Classic Timing Analyzer report for Ozy_Janus
Sun Mar 16 20:52:31 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'CLK_12MHZ'
 12. Clock Hold: 'PCLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                     ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 10.821 ns                        ; GPIO[23]                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 23.903 ns                        ; got_sync                                                ; DEBUG_LED2                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 13.989 ns                        ; MCLK_12MHZ                                              ; CLK_MCLK                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -0.246 ns                        ; MDOUT                                                   ; q[0]                                                    ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 4.013 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 59.45 MHz ( period = 16.820 ns ) ; frequency[9]                                            ; SPI:Alex_SPI_Tx|data_count[3]                           ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 12.085 ns ; 48.00 MHz ( period = 20.833 ns ) ; 114.31 MHz ( period = 8.748 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.039 ns ; 48.00 MHz ( period = 20.833 ns ) ; 263.57 MHz ( period = 3.794 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 34.734 ns ; 12.50 MHz ( period = 80.000 ns ) ; 94.95 MHz ( period = 10.532 ns ) ; CCcount[2]                                              ; CC~reg0                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 35.424 ns ; 12.29 MHz ( period = 81.380 ns ) ; 94.95 MHz ( period = 10.532 ns ) ; CCcount[2]                                              ; CC~reg0                                                 ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -2.623 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; loop_counter[3]                                         ; loop_counter[3]                                         ; IFCLK      ; IFCLK      ; 30           ;
; Clock Hold: 'CLK_12MHZ'      ; -1.955 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; loop_counter[3]                                         ; loop_counter[3]                                         ; CLK_12MHZ  ; CLK_12MHZ  ; 10           ;
; Clock Hold: 'PCLK_12MHZ'     ; -1.955 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; loop_counter[3]                                         ; loop_counter[3]                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 10           ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd      ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.213 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                         ;                                                         ;            ;            ; 50           ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 4.013 ns                                ; 59.45 MHz ( period = 16.820 ns )                    ; frequency[9]                                                                        ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 22.482 ns               ;
; 4.013 ns                                ; 59.45 MHz ( period = 16.820 ns )                    ; frequency[9]                                                                        ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 22.482 ns               ;
; 4.013 ns                                ; 59.45 MHz ( period = 16.820 ns )                    ; frequency[9]                                                                        ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 22.482 ns               ;
; 4.013 ns                                ; 59.45 MHz ( period = 16.820 ns )                    ; frequency[9]                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 22.482 ns               ;
; 4.013 ns                                ; 59.45 MHz ( period = 16.820 ns )                    ; frequency[9]                                                                        ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 22.482 ns               ;
; 4.314 ns                                ; 60.54 MHz ( period = 16.519 ns )                    ; Selector5~825_OTERM313_OTERM337                                                     ; Selector6~565_OTERM311                                                                                                                                   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.478 ns                 ; 13.164 ns               ;
; 4.430 ns                                ; 60.96 MHz ( period = 16.403 ns )                    ; frequency[8]                                                                        ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.074 ns               ;
; 4.430 ns                                ; 60.96 MHz ( period = 16.403 ns )                    ; frequency[8]                                                                        ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.074 ns               ;
; 4.430 ns                                ; 60.96 MHz ( period = 16.403 ns )                    ; frequency[8]                                                                        ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.074 ns               ;
; 4.430 ns                                ; 60.96 MHz ( period = 16.403 ns )                    ; frequency[8]                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.074 ns               ;
; 4.430 ns                                ; 60.96 MHz ( period = 16.403 ns )                    ; frequency[8]                                                                        ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.074 ns               ;
; 4.477 ns                                ; 61.14 MHz ( period = 16.356 ns )                    ; frequency[10]                                                                       ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.027 ns               ;
; 4.477 ns                                ; 61.14 MHz ( period = 16.356 ns )                    ; frequency[10]                                                                       ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.027 ns               ;
; 4.477 ns                                ; 61.14 MHz ( period = 16.356 ns )                    ; frequency[10]                                                                       ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.027 ns               ;
; 4.477 ns                                ; 61.14 MHz ( period = 16.356 ns )                    ; frequency[10]                                                                       ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.027 ns               ;
; 4.477 ns                                ; 61.14 MHz ( period = 16.356 ns )                    ; frequency[10]                                                                       ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.504 ns                 ; 22.027 ns               ;
; 4.482 ns                                ; 84.26 MHz ( period = 11.868 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.485 ns                  ; 5.003 ns                ;
; 4.558 ns                                ; 61.44 MHz ( period = 16.275 ns )                    ; Selector4~571_OTERM345_OTERM357                                                     ; Selector6~565_OTERM311                                                                                                                                   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.478 ns                 ; 12.920 ns               ;
; 4.593 ns                                ; 61.58 MHz ( period = 16.240 ns )                    ; Selector5~825_OTERM313_OTERM337                                                     ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.479 ns                 ; 12.886 ns               ;
; 4.652 ns                                ; 86.75 MHz ( period = 11.528 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.485 ns                  ; 4.833 ns                ;
; 4.767 ns                                ; 62.24 MHz ( period = 16.066 ns )                    ; Selector5~824_OTERM353                                                              ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.460 ns                 ; 12.693 ns               ;
; 4.804 ns                                ; 62.39 MHz ( period = 16.029 ns )                    ; frequency[5]                                                                        ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.691 ns               ;
; 4.804 ns                                ; 62.39 MHz ( period = 16.029 ns )                    ; frequency[5]                                                                        ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.691 ns               ;
; 4.804 ns                                ; 62.39 MHz ( period = 16.029 ns )                    ; frequency[5]                                                                        ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.691 ns               ;
; 4.804 ns                                ; 62.39 MHz ( period = 16.029 ns )                    ; frequency[5]                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.691 ns               ;
; 4.804 ns                                ; 62.39 MHz ( period = 16.029 ns )                    ; frequency[5]                                                                        ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.691 ns               ;
; 4.804 ns                                ; 62.39 MHz ( period = 16.029 ns )                    ; Selector5~825_OTERM313_OTERM335                                                     ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.460 ns                 ; 12.656 ns               ;
; 4.828 ns                                ; 62.48 MHz ( period = 16.005 ns )                    ; frequency[12]                                                                       ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.679 ns               ;
; 4.828 ns                                ; 62.48 MHz ( period = 16.005 ns )                    ; frequency[12]                                                                       ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.679 ns               ;
; 4.828 ns                                ; 62.48 MHz ( period = 16.005 ns )                    ; frequency[12]                                                                       ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.679 ns               ;
; 4.828 ns                                ; 62.48 MHz ( period = 16.005 ns )                    ; frequency[12]                                                                       ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.679 ns               ;
; 4.828 ns                                ; 62.48 MHz ( period = 16.005 ns )                    ; frequency[12]                                                                       ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.679 ns               ;
; 4.837 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; Selector4~571_OTERM345_OTERM357                                                     ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.479 ns                 ; 12.642 ns               ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.036 ns                  ; 2.194 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.036 ns                  ; 2.194 ns                ;
; 4.842 ns                                ; 89.70 MHz ( period = 11.148 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.056 ns                  ; 2.214 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.046 ns                  ; 2.200 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.046 ns                  ; 2.200 ns                ;
; 4.846 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.066 ns                  ; 2.220 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.065 ns                  ; 2.215 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.065 ns                  ; 2.215 ns                ;
; 4.850 ns                                ; 89.83 MHz ( period = 11.132 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.235 ns                ;
; 4.888 ns                                ; 90.45 MHz ( period = 11.056 ns )                    ; register[6]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.079 ns                  ; 2.191 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.055 ns                  ; 2.165 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.055 ns                  ; 2.165 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.075 ns                  ; 2.185 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.089 ns                  ; 2.195 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.089 ns                  ; 2.195 ns                ;
; 4.894 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 2.215 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.185 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.085 ns                  ; 2.185 ns                ;
; 4.900 ns                                ; 90.65 MHz ( period = 11.032 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.105 ns                  ; 2.205 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.072 ns                  ; 2.170 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.072 ns                  ; 2.170 ns                ;
; 4.902 ns                                ; 90.68 MHz ( period = 11.028 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.092 ns                  ; 2.190 ns                ;
; 4.994 ns                                ; 63.14 MHz ( period = 15.839 ns )                    ; frequency[2]                                                                        ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.501 ns               ;
; 4.994 ns                                ; 63.14 MHz ( period = 15.839 ns )                    ; frequency[2]                                                                        ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.501 ns               ;
; 4.994 ns                                ; 63.14 MHz ( period = 15.839 ns )                    ; frequency[2]                                                                        ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.501 ns               ;
; 4.994 ns                                ; 63.14 MHz ( period = 15.839 ns )                    ; frequency[2]                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.501 ns               ;
; 4.994 ns                                ; 63.14 MHz ( period = 15.839 ns )                    ; frequency[2]                                                                        ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.501 ns               ;
; 5.017 ns                                ; 63.23 MHz ( period = 15.816 ns )                    ; frequency[1]                                                                        ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.478 ns               ;
; 5.017 ns                                ; 63.23 MHz ( period = 15.816 ns )                    ; frequency[1]                                                                        ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.478 ns               ;
; 5.017 ns                                ; 63.23 MHz ( period = 15.816 ns )                    ; frequency[1]                                                                        ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.478 ns               ;
; 5.017 ns                                ; 63.23 MHz ( period = 15.816 ns )                    ; frequency[1]                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.478 ns               ;
; 5.017 ns                                ; 63.23 MHz ( period = 15.816 ns )                    ; frequency[1]                                                                        ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.495 ns                 ; 21.478 ns               ;
; 5.044 ns                                ; 63.34 MHz ( period = 15.789 ns )                    ; frequency[3]                                                                        ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.496 ns                 ; 21.452 ns               ;
; 5.044 ns                                ; 63.34 MHz ( period = 15.789 ns )                    ; frequency[3]                                                                        ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.496 ns                 ; 21.452 ns               ;
; 5.044 ns                                ; 63.34 MHz ( period = 15.789 ns )                    ; frequency[3]                                                                        ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.496 ns                 ; 21.452 ns               ;
; 5.044 ns                                ; 63.34 MHz ( period = 15.789 ns )                    ; frequency[3]                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.496 ns                 ; 21.452 ns               ;
; 5.044 ns                                ; 63.34 MHz ( period = 15.789 ns )                    ; frequency[3]                                                                        ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.496 ns                 ; 21.452 ns               ;
; 5.046 ns                                ; 63.34 MHz ( period = 15.787 ns )                    ; frequency[12]                                                                       ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.510 ns                 ; 21.464 ns               ;
; 5.047 ns                                ; 63.35 MHz ( period = 15.786 ns )                    ; Selector4~571_OTERM345_OTERM355                                                     ; Selector6~565_OTERM311                                                                                                                                   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.478 ns                 ; 12.431 ns               ;
; 5.048 ns                                ; 63.35 MHz ( period = 15.785 ns )                    ; frequency[10]                                                                       ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.459 ns               ;
; 5.062 ns                                ; 63.41 MHz ( period = 15.771 ns )                    ; Selector5~825_OTERM313_OTERM333                                                     ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.460 ns                 ; 12.398 ns               ;
; 5.067 ns                                ; 93.48 MHz ( period = 10.698 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.487 ns                  ; 4.420 ns                ;
; 5.070 ns                                ; 93.53 MHz ( period = 10.692 ns )                    ; register[10]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.026 ns                  ; 1.956 ns                ;
; 5.080 ns                                ; 93.69 MHz ( period = 10.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.448 ns                 ; 7.368 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.360 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.360 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.360 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.360 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.360 ns                ;
; 5.086 ns                                ; 93.81 MHz ( period = 10.660 ns )                    ; Equal8~104_OTERM269                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.487 ns                  ; 4.401 ns                ;
; 5.102 ns                                ; 94.09 MHz ( period = 10.628 ns )                    ; register[11]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.044 ns                  ; 1.942 ns                ;
; 5.144 ns                                ; 94.82 MHz ( period = 10.546 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.448 ns                 ; 7.304 ns                ;
; 5.149 ns                                ; 94.91 MHz ( period = 10.536 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.296 ns                ;
; 5.149 ns                                ; 94.91 MHz ( period = 10.536 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.296 ns                ;
; 5.149 ns                                ; 94.91 MHz ( period = 10.536 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.296 ns                ;
; 5.149 ns                                ; 94.91 MHz ( period = 10.536 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.296 ns                ;
; 5.149 ns                                ; 94.91 MHz ( period = 10.536 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.445 ns                 ; 7.296 ns                ;
; 5.179 ns                                ; 95.47 MHz ( period = 10.474 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.487 ns                  ; 4.308 ns                ;
; 5.188 ns                                ; 95.64 MHz ( period = 10.456 ns )                    ; register[4]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.079 ns                  ; 1.891 ns                ;
; 5.190 ns                                ; 63.93 MHz ( period = 15.643 ns )                    ; frequency[13]                                                                       ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.317 ns               ;
; 5.190 ns                                ; 63.93 MHz ( period = 15.643 ns )                    ; frequency[13]                                                                       ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.317 ns               ;
; 5.190 ns                                ; 63.93 MHz ( period = 15.643 ns )                    ; frequency[13]                                                                       ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.317 ns               ;
; 5.190 ns                                ; 63.93 MHz ( period = 15.643 ns )                    ; frequency[13]                                                                       ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.317 ns               ;
; 5.190 ns                                ; 63.93 MHz ( period = 15.643 ns )                    ; frequency[13]                                                                       ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 26.507 ns                 ; 21.317 ns               ;
; 5.198 ns                                ; 95.82 MHz ( period = 10.436 ns )                    ; register[8]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.088 ns                  ; 1.890 ns                ;
; 5.215 ns                                ; 64.03 MHz ( period = 15.618 ns )                    ; Selector5~825_OTERM313_OTERM337                                                     ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.478 ns                 ; 12.263 ns               ;
; 5.226 ns                                ; 96.34 MHz ( period = 10.380 ns )                    ; register[7]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.079 ns                  ; 1.853 ns                ;
; 5.238 ns                                ; 96.56 MHz ( period = 10.356 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.084 ns                  ; 1.846 ns                ;
; 5.247 ns                                ; 96.73 MHz ( period = 10.338 ns )                    ; register[9]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.106 ns                  ; 1.859 ns                ;
; 5.251 ns                                ; 96.81 MHz ( period = 10.330 ns )                    ; register[1]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.053 ns                  ; 1.802 ns                ;
; 5.277 ns                                ; 97.30 MHz ( period = 10.278 ns )                    ; register[12]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.053 ns                  ; 1.776 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.281 ns                                ; 97.37 MHz ( period = 10.270 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.523 ns                  ; 4.242 ns                ;
; 5.282 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.528 ns                  ; 4.246 ns                ;
; 5.282 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.528 ns                  ; 4.246 ns                ;
; 5.282 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.528 ns                  ; 4.246 ns                ;
; 5.282 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.528 ns                  ; 4.246 ns                ;
; 5.282 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.528 ns                  ; 4.246 ns                ;
; 5.282 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.528 ns                  ; 4.246 ns                ;
; 5.282 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.528 ns                  ; 4.246 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 35.424 ns                               ; 94.95 MHz ( period = 10.532 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.003 ns                ;
; 35.594 ns                               ; 98.12 MHz ( period = 10.192 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.833 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.978 ns                 ; 2.194 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.978 ns                 ; 2.194 ns                ;
; 35.784 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.998 ns                 ; 2.214 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.988 ns                 ; 2.200 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.988 ns                 ; 2.200 ns                ;
; 35.788 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.008 ns                 ; 2.220 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.007 ns                 ; 2.215 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.007 ns                 ; 2.215 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.235 ns                ;
; 35.830 ns                               ; 102.88 MHz ( period = 9.720 ns )                    ; register[6]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.021 ns                 ; 2.191 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.997 ns                 ; 2.165 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.997 ns                 ; 2.165 ns                ;
; 35.832 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.017 ns                 ; 2.185 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.031 ns                 ; 2.195 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.031 ns                 ; 2.195 ns                ;
; 35.836 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.051 ns                 ; 2.215 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.185 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.027 ns                 ; 2.185 ns                ;
; 35.842 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 2.205 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.014 ns                 ; 2.170 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.014 ns                 ; 2.170 ns                ;
; 35.844 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.034 ns                 ; 2.190 ns                ;
; 36.009 ns                               ; 106.81 MHz ( period = 9.362 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.420 ns                ;
; 36.012 ns                               ; 106.88 MHz ( period = 9.356 ns )                    ; register[10]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.968 ns                 ; 1.956 ns                ;
; 36.021 ns                               ; 107.09 MHz ( period = 9.338 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.389 ns                 ; 7.368 ns                ;
; 36.026 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.360 ns                ;
; 36.026 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.360 ns                ;
; 36.026 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.360 ns                ;
; 36.026 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.360 ns                ;
; 36.026 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.360 ns                ;
; 36.028 ns                               ; 107.25 MHz ( period = 9.324 ns )                    ; Equal8~104_OTERM269                                                                 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.401 ns                ;
; 36.044 ns                               ; 107.62 MHz ( period = 9.292 ns )                    ; register[11]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.986 ns                 ; 1.942 ns                ;
; 36.085 ns                               ; 108.58 MHz ( period = 9.210 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.389 ns                 ; 7.304 ns                ;
; 36.090 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.296 ns                ;
; 36.090 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.296 ns                ;
; 36.090 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.296 ns                ;
; 36.090 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.296 ns                ;
; 36.090 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 7.296 ns                ;
; 36.121 ns                               ; 109.43 MHz ( period = 9.138 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.308 ns                ;
; 36.130 ns                               ; 109.65 MHz ( period = 9.120 ns )                    ; register[4]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.021 ns                 ; 1.891 ns                ;
; 36.140 ns                               ; 109.89 MHz ( period = 9.100 ns )                    ; register[8]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.030 ns                 ; 1.890 ns                ;
; 36.168 ns                               ; 110.57 MHz ( period = 9.044 ns )                    ; register[7]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.021 ns                 ; 1.853 ns                ;
; 36.180 ns                               ; 110.86 MHz ( period = 9.020 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.026 ns                 ; 1.846 ns                ;
; 36.189 ns                               ; 111.09 MHz ( period = 9.002 ns )                    ; register[9]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.048 ns                 ; 1.859 ns                ;
; 36.193 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; register[1]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.995 ns                 ; 1.802 ns                ;
; 36.219 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; register[12]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.995 ns                 ; 1.776 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.223 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.465 ns                 ; 4.242 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.470 ns                 ; 4.246 ns                ;
; 36.228 ns                               ; 112.06 MHz ( period = 8.924 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.445 ns                 ; 4.217 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.005 ns                 ; 1.744 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.005 ns                 ; 1.744 ns                ;
; 36.261 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.025 ns                 ; 1.764 ns                ;
; 36.324 ns                               ; 114.52 MHz ( period = 8.732 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.445 ns                 ; 4.121 ns                ;
; 36.379 ns                               ; 115.98 MHz ( period = 8.622 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.050 ns                ;
; 36.387 ns                               ; 116.20 MHz ( period = 8.606 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.389 ns                 ; 7.002 ns                ;
; 36.392 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 6.994 ns                ;
; 36.392 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 6.994 ns                ;
; 36.392 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 6.994 ns                ;
; 36.392 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 6.994 ns                ;
; 36.392 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.386 ns                 ; 6.994 ns                ;
; 36.427 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; I2SAudioOut:I2SAO|data[4]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.002 ns                ;
; 36.466 ns                               ; 118.37 MHz ( period = 8.448 ns )                    ; register[13]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.996 ns                 ; 1.530 ns                ;
; 36.484 ns                               ; 118.88 MHz ( period = 8.412 ns )                    ; register[5]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.997 ns                 ; 1.513 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.497 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.928 ns                ;
; 36.499 ns                               ; 119.30 MHz ( period = 8.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.412 ns                 ; 3.913 ns                ;
; 36.511 ns                               ; 119.65 MHz ( period = 8.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.389 ns                 ; 6.878 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; 36.512 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.423 ns                 ; 3.911 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 34.734 ns                               ; 94.95 MHz ( period = 10.532 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 5.003 ns                ;
; 34.904 ns                               ; 98.12 MHz ( period = 10.192 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 4.833 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.288 ns                 ; 2.194 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.288 ns                 ; 2.194 ns                ;
; 35.094 ns                               ; 101.92 MHz ( period = 9.812 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 2.214 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.298 ns                 ; 2.200 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.298 ns                 ; 2.200 ns                ;
; 35.098 ns                               ; 102.00 MHz ( period = 9.804 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.318 ns                 ; 2.220 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.317 ns                 ; 2.215 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.317 ns                 ; 2.215 ns                ;
; 35.102 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.235 ns                ;
; 35.140 ns                               ; 102.88 MHz ( period = 9.720 ns )                    ; register[6]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.331 ns                 ; 2.191 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 2.165 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 2.165 ns                ;
; 35.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.327 ns                 ; 2.185 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.341 ns                 ; 2.195 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.341 ns                 ; 2.195 ns                ;
; 35.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.361 ns                 ; 2.215 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.185 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.337 ns                 ; 2.185 ns                ;
; 35.152 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.357 ns                 ; 2.205 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.324 ns                 ; 2.170 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.324 ns                 ; 2.170 ns                ;
; 35.154 ns                               ; 103.18 MHz ( period = 9.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.344 ns                 ; 2.190 ns                ;
; 35.319 ns                               ; 106.81 MHz ( period = 9.362 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.739 ns                 ; 4.420 ns                ;
; 35.322 ns                               ; 106.88 MHz ( period = 9.356 ns )                    ; register[10]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.278 ns                 ; 1.956 ns                ;
; 35.331 ns                               ; 107.09 MHz ( period = 9.338 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.699 ns                 ; 7.368 ns                ;
; 35.336 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.360 ns                ;
; 35.336 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.360 ns                ;
; 35.336 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.360 ns                ;
; 35.336 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.360 ns                ;
; 35.336 ns                               ; 107.20 MHz ( period = 9.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.360 ns                ;
; 35.338 ns                               ; 107.25 MHz ( period = 9.324 ns )                    ; Equal8~104_OTERM269                                                                 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.739 ns                 ; 4.401 ns                ;
; 35.354 ns                               ; 107.62 MHz ( period = 9.292 ns )                    ; register[11]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.296 ns                 ; 1.942 ns                ;
; 35.395 ns                               ; 108.58 MHz ( period = 9.210 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.699 ns                 ; 7.304 ns                ;
; 35.400 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.296 ns                ;
; 35.400 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.296 ns                ;
; 35.400 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.296 ns                ;
; 35.400 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.296 ns                ;
; 35.400 ns                               ; 108.70 MHz ( period = 9.200 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 7.296 ns                ;
; 35.431 ns                               ; 109.43 MHz ( period = 9.138 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.739 ns                 ; 4.308 ns                ;
; 35.440 ns                               ; 109.65 MHz ( period = 9.120 ns )                    ; register[4]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.331 ns                 ; 1.891 ns                ;
; 35.450 ns                               ; 109.89 MHz ( period = 9.100 ns )                    ; register[8]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.340 ns                 ; 1.890 ns                ;
; 35.478 ns                               ; 110.57 MHz ( period = 9.044 ns )                    ; register[7]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.331 ns                 ; 1.853 ns                ;
; 35.490 ns                               ; 110.86 MHz ( period = 9.020 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.336 ns                 ; 1.846 ns                ;
; 35.499 ns                               ; 111.09 MHz ( period = 9.002 ns )                    ; register[9]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.358 ns                 ; 1.859 ns                ;
; 35.503 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; register[1]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 1.802 ns                ;
; 35.529 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; register[12]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 1.776 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.533 ns                               ; 111.93 MHz ( period = 8.934 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.775 ns                 ; 4.242 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.780 ns                 ; 4.246 ns                ;
; 35.538 ns                               ; 112.06 MHz ( period = 8.924 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.755 ns                 ; 4.217 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.315 ns                 ; 1.744 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.315 ns                 ; 1.744 ns                ;
; 35.571 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.335 ns                 ; 1.764 ns                ;
; 35.634 ns                               ; 114.52 MHz ( period = 8.732 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.755 ns                 ; 4.121 ns                ;
; 35.689 ns                               ; 115.98 MHz ( period = 8.622 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.739 ns                 ; 4.050 ns                ;
; 35.697 ns                               ; 116.20 MHz ( period = 8.606 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.699 ns                 ; 7.002 ns                ;
; 35.702 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 6.994 ns                ;
; 35.702 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 6.994 ns                ;
; 35.702 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 6.994 ns                ;
; 35.702 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 6.994 ns                ;
; 35.702 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.696 ns                 ; 6.994 ns                ;
; 35.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; I2SAudioOut:I2SAO|data[4]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.739 ns                 ; 4.002 ns                ;
; 35.776 ns                               ; 118.37 MHz ( period = 8.448 ns )                    ; register[13]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.306 ns                 ; 1.530 ns                ;
; 35.794 ns                               ; 118.88 MHz ( period = 8.412 ns )                    ; register[5]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 1.513 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.807 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.928 ns                ;
; 35.809 ns                               ; 119.30 MHz ( period = 8.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.722 ns                 ; 3.913 ns                ;
; 35.821 ns                               ; 119.65 MHz ( period = 8.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.699 ns                 ; 6.878 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; 35.822 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.733 ns                 ; 3.911 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 12.085 ns                               ; 114.31 MHz ( period = 8.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.979 ns                 ; 6.894 ns                ;
; 13.258 ns                               ; 132.01 MHz ( period = 7.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.979 ns                 ; 5.721 ns                ;
; 13.382 ns                               ; 134.21 MHz ( period = 7.451 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.979 ns                 ; 5.597 ns                ;
; 13.395 ns                               ; 134.44 MHz ( period = 7.438 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.979 ns                 ; 5.584 ns                ;
; 13.728 ns                               ; 140.75 MHz ( period = 7.105 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 6.633 ns                ;
; 13.738 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.979 ns                 ; 5.241 ns                ;
; 13.984 ns                               ; 146.01 MHz ( period = 6.849 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.979 ns                 ; 4.995 ns                ;
; 14.919 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 5.442 ns                ;
; 15.081 ns                               ; 173.85 MHz ( period = 5.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 5.280 ns                ;
; 15.084 ns                               ; 173.94 MHz ( period = 5.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 5.277 ns                ;
; 15.094 ns                               ; 174.25 MHz ( period = 5.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 5.267 ns                ;
; 15.343 ns                               ; 182.15 MHz ( period = 5.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.836 ns                ;
; 15.389 ns                               ; 183.69 MHz ( period = 5.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.790 ns                ;
; 15.528 ns                               ; 188.50 MHz ( period = 5.305 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.651 ns                ;
; 15.629 ns                               ; 192.16 MHz ( period = 5.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.550 ns                ;
; 15.665 ns                               ; 193.50 MHz ( period = 5.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 4.924 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.504 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 4.914 ns                ;
; 15.706 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.655 ns                ;
; 15.711 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.448 ns                ;
; 15.711 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.448 ns                ;
; 15.711 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.448 ns                ;
; 15.711 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.448 ns                ;
; 15.711 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.448 ns                ;
; 15.711 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.448 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.642 ns                ;
; 15.725 ns                               ; 195.77 MHz ( period = 5.108 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.454 ns                ;
; 15.744 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.415 ns                ;
; 15.744 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.415 ns                ;
; 15.744 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.415 ns                ;
; 15.744 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.415 ns                ;
; 15.744 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.415 ns                ;
; 15.744 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.415 ns                ;
; 15.767 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.412 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.366 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.365 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.325 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.325 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.325 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.325 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.325 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.325 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.490 ns                ;
; 15.920 ns                               ; 203.54 MHz ( period = 4.913 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.979 ns                 ; 3.059 ns                ;
; 15.952 ns                               ; 204.88 MHz ( period = 4.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.227 ns                ;
; 15.966 ns                               ; 205.47 MHz ( period = 4.867 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.395 ns                ;
; 15.979 ns                               ; 206.02 MHz ( period = 4.854 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.382 ns                ;
; 15.998 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.161 ns                ;
; 15.998 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.161 ns                ;
; 15.998 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.161 ns                ;
; 15.998 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.161 ns                ;
; 15.998 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.161 ns                ;
; 15.998 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.161 ns                ;
; 16.011 ns                               ; 207.38 MHz ( period = 4.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.168 ns                ;
; 16.026 ns                               ; 208.03 MHz ( period = 4.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.925 ns                ;
; 16.028 ns                               ; 208.12 MHz ( period = 4.805 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.923 ns                ;
; 16.029 ns                               ; 208.16 MHz ( period = 4.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.922 ns                ;
; 16.031 ns                               ; 208.25 MHz ( period = 4.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.920 ns                ;
; 16.044 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.115 ns                ;
; 16.044 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.115 ns                ;
; 16.044 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.115 ns                ;
; 16.044 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.115 ns                ;
; 16.044 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.115 ns                ;
; 16.044 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.115 ns                ;
; 16.062 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.299 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.093 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.093 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.093 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.093 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.093 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 6.093 ns                ;
; 16.072 ns                               ; 210.04 MHz ( period = 4.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.879 ns                ;
; 16.074 ns                               ; 210.13 MHz ( period = 4.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.877 ns                ;
; 16.075 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.876 ns                ;
; 16.077 ns                               ; 210.26 MHz ( period = 4.756 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.874 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.030 ns                ;
; 16.150 ns                               ; 213.54 MHz ( period = 4.683 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 6.029 ns                ;
; 16.183 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.976 ns                ;
; 16.183 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.976 ns                ;
; 16.183 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.976 ns                ;
; 16.183 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.976 ns                ;
; 16.183 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.976 ns                ;
; 16.183 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.976 ns                ;
; 16.211 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.740 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.738 ns                ;
; 16.214 ns                               ; 216.50 MHz ( period = 4.619 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.737 ns                ;
; 16.216 ns                               ; 216.59 MHz ( period = 4.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.735 ns                ;
; 16.232 ns                               ; 217.34 MHz ( period = 4.601 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.129 ns                ;
; 16.252 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.109 ns                ;
; 16.308 ns                               ; 220.99 MHz ( period = 4.525 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.053 ns                ;
; 16.314 ns                               ; 221.29 MHz ( period = 4.519 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.637 ns                ;
; 16.316 ns                               ; 221.39 MHz ( period = 4.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.635 ns                ;
; 16.317 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.634 ns                ;
; 16.319 ns                               ; 221.53 MHz ( period = 4.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.632 ns                ;
; 16.321 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.380 ns                 ; 3.059 ns                ;
; 16.322 ns                               ; 221.68 MHz ( period = 4.511 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 4.039 ns                ;
; 16.347 ns                               ; 222.92 MHz ( period = 4.486 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.604 ns                ;
; 16.349 ns                               ; 223.02 MHz ( period = 4.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.602 ns                ;
; 16.350 ns                               ; 223.06 MHz ( period = 4.483 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.601 ns                ;
; 16.352 ns                               ; 223.16 MHz ( period = 4.481 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.599 ns                ;
; 16.378 ns                               ; 224.47 MHz ( period = 4.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.983 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.779 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.779 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.779 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.779 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.779 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.779 ns                ;
; 16.391 ns                               ; 225.12 MHz ( period = 4.442 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.970 ns                ;
; 16.392 ns                               ; 225.17 MHz ( period = 4.441 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.969 ns                ;
; 16.405 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.956 ns                ;
; 16.408 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.543 ns                ;
; 16.410 ns                               ; 226.09 MHz ( period = 4.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.541 ns                ;
; 16.411 ns                               ; 226.14 MHz ( period = 4.422 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.540 ns                ;
; 16.413 ns                               ; 226.24 MHz ( period = 4.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.538 ns                ;
; 16.436 ns                               ; 227.43 MHz ( period = 4.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 5.743 ns                ;
; 16.437 ns                               ; 227.48 MHz ( period = 4.396 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.514 ns                ;
; 16.439 ns                               ; 227.58 MHz ( period = 4.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.512 ns                ;
; 16.440 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.511 ns                ;
; 16.442 ns                               ; 227.74 MHz ( period = 4.391 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.509 ns                ;
; 16.568 ns                               ; 234.47 MHz ( period = 4.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.793 ns                ;
; 16.574 ns                               ; 234.80 MHz ( period = 4.259 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 5.605 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.578 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.578 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.578 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.578 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.578 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.159 ns                 ; 5.578 ns                ;
; 16.669 ns                               ; 240.15 MHz ( period = 4.164 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.282 ns                ;
; 16.671 ns                               ; 240.27 MHz ( period = 4.162 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.280 ns                ;
; 16.672 ns                               ; 240.33 MHz ( period = 4.161 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.279 ns                ;
; 16.674 ns                               ; 240.44 MHz ( period = 4.159 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 5.277 ns                ;
; 16.685 ns                               ; 241.08 MHz ( period = 4.148 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.341 ns                 ; 3.656 ns                ;
; 16.708 ns                               ; 242.42 MHz ( period = 4.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.187 ns                 ; 2.479 ns                ;
; 16.734 ns                               ; 243.96 MHz ( period = 4.099 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.627 ns                ;
; 16.748 ns                               ; 244.80 MHz ( period = 4.085 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.613 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.812 ns                ;
; 16.796 ns                               ; 247.71 MHz ( period = 4.037 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.341 ns                 ; 3.545 ns                ;
; 16.843 ns                               ; 250.63 MHz ( period = 3.990 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.797 ns                 ; 3.954 ns                ;
; 16.856 ns                               ; 251.45 MHz ( period = 3.977 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.733 ns                ;
; 16.866 ns                               ; 252.08 MHz ( period = 3.967 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.723 ns                ;
; 16.903 ns                               ; 254.45 MHz ( period = 3.930 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 5.276 ns                ;
; 16.936 ns                               ; 256.61 MHz ( period = 3.897 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 5.243 ns                ;
; 16.980 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.381 ns                ;
; 16.994 ns                               ; 260.48 MHz ( period = 3.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.361 ns                 ; 3.367 ns                ;
; 17.173 ns                               ; 273.22 MHz ( period = 3.660 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 5.006 ns                ;
; 17.175 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 5.004 ns                ;
; 17.185 ns                               ; 274.12 MHz ( period = 3.648 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.404 ns                ;
; 17.198 ns                               ; 275.10 MHz ( period = 3.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.391 ns                ;
; 17.198 ns                               ; 275.10 MHz ( period = 3.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.391 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 4.973 ns                ;
; 17.208 ns                               ; 275.86 MHz ( period = 3.625 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 4.971 ns                ;
; 17.211 ns                               ; 276.09 MHz ( period = 3.622 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.378 ns                ;
; 17.257 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.332 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 4.921 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.319 ns                ;
; 17.360 ns                               ; 287.94 MHz ( period = 3.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.209 ns                ;
; 17.402 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 4.549 ns                ;
; 17.404 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 4.547 ns                ;
; 17.405 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 4.546 ns                ;
; 17.406 ns                               ; 291.80 MHz ( period = 3.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.163 ns                ;
; 17.407 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.951 ns                 ; 4.544 ns                ;
; 17.433 ns                               ; 294.12 MHz ( period = 3.400 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.136 ns                ;
; 17.465 ns                               ; 296.91 MHz ( period = 3.368 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.104 ns                ;
; 17.479 ns                               ; 298.15 MHz ( period = 3.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.090 ns                ;
; 17.509 ns                               ; 300.84 MHz ( period = 3.324 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 3.461 ns                ;
; 17.515 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.074 ns                ;
; 17.528 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 4.651 ns                ;
; 17.530 ns                               ; 302.76 MHz ( period = 3.303 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 4.649 ns                ;
; 17.541 ns                               ; 303.77 MHz ( period = 3.292 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.048 ns                ;
; 17.542 ns                               ; 303.86 MHz ( period = 3.291 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 3.428 ns                ;
; 17.545 ns                               ; 304.14 MHz ( period = 3.288 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.024 ns                ;
; 17.554 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 3.035 ns                ;
; 17.561 ns                               ; 305.62 MHz ( period = 3.272 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.008 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 2.976 ns                ;
; 17.618 ns                               ; 311.04 MHz ( period = 3.215 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.951 ns                ;
; 17.632 ns                               ; 312.40 MHz ( period = 3.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 3.338 ns                ;
; 17.648 ns                               ; 313.97 MHz ( period = 3.185 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.921 ns                ;
; 17.681 ns                               ; 317.26 MHz ( period = 3.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.888 ns                ;
; 17.684 ns                               ; 317.56 MHz ( period = 3.149 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.885 ns                ;
; 17.694 ns                               ; 318.57 MHz ( period = 3.139 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.875 ns                ;
; 17.730 ns                               ; 322.27 MHz ( period = 3.103 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.839 ns                ;
; 17.742 ns                               ; 323.52 MHz ( period = 3.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.827 ns                ;
; 17.771 ns                               ; 326.58 MHz ( period = 3.062 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.798 ns                ;
; 17.787 ns                               ; 328.30 MHz ( period = 3.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 2.802 ns                ;
; 17.796 ns                               ; 329.27 MHz ( period = 3.037 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 3.174 ns                ;
; 17.800 ns                               ; 329.71 MHz ( period = 3.033 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 2.789 ns                ;
; 17.815 ns                               ; 331.35 MHz ( period = 3.018 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.754 ns                ;
; 17.819 ns                               ; 331.79 MHz ( period = 3.014 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.750 ns                ;
; 17.842 ns                               ; 334.34 MHz ( period = 2.991 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 3.128 ns                ;
; 17.859 ns                               ; 336.25 MHz ( period = 2.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.589 ns                 ; 2.730 ns                ;
; 17.864 ns                               ; 336.81 MHz ( period = 2.969 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 3.106 ns                ;
; 17.869 ns                               ; 337.38 MHz ( period = 2.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.700 ns                ;
; 17.981 ns                               ; 350.63 MHz ( period = 2.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 2.989 ns                ;
; 17.991 ns                               ; 351.86 MHz ( period = 2.842 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 4.188 ns                ;
; 18.003 ns                               ; 353.36 MHz ( period = 2.830 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.566 ns                ;
; 18.018 ns                               ; 355.24 MHz ( period = 2.815 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.551 ns                ;
; 18.066 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.503 ns                ;
; 18.178 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.970 ns                 ; 2.792 ns                ;
; 18.214 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.355 ns                ;
; 18.261 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.179 ns                 ; 3.918 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.039 ns ; 263.57 MHz ( period = 3.794 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.531 ns                ;
; 17.039 ns ; 263.57 MHz ( period = 3.794 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.531 ns                ;
; 17.039 ns ; 263.57 MHz ( period = 3.794 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.531 ns                ;
; 17.039 ns ; 263.57 MHz ( period = 3.794 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.531 ns                ;
; 17.039 ns ; 263.57 MHz ( period = 3.794 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.531 ns                ;
; 17.040 ns ; 263.64 MHz ( period = 3.793 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.530 ns                ;
; 17.040 ns ; 263.64 MHz ( period = 3.793 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.530 ns                ;
; 17.040 ns ; 263.64 MHz ( period = 3.793 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.530 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.351 ns ; 287.19 MHz ( period = 3.482 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.219 ns                ;
; 17.621 ns ; 311.33 MHz ( period = 3.212 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.949 ns                ;
; 17.621 ns ; 311.33 MHz ( period = 3.212 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.949 ns                ;
; 17.621 ns ; 311.33 MHz ( period = 3.212 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.949 ns                ;
; 17.621 ns ; 311.33 MHz ( period = 3.212 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.949 ns                ;
; 17.621 ns ; 311.33 MHz ( period = 3.212 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.949 ns                ;
; 17.622 ns ; 311.43 MHz ( period = 3.211 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.948 ns                ;
; 17.622 ns ; 311.43 MHz ( period = 3.211 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.948 ns                ;
; 17.622 ns ; 311.43 MHz ( period = 3.211 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.948 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 17.933 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.637 ns                ;
; 19.354 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.215 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.623 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; loop_counter[4]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; loop_counter[6]                                                                                                                                        ; loop_counter[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; Equal2~197_OTERM157                                                                                                                                    ; Equal2~197_OTERM157                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; Selector22~685_RESYN266_OTERM287                                                                                                                       ; Selector22~685_RESYN266_OTERM287                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; Equal2~198_OTERM283                                                                                                                                    ; Equal2~198_OTERM283                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -2.623 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.124 ns                   ; 0.501 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.092 ns                   ; 2.913 ns                 ;
; -0.169 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; I2SAudioOut:I2SIQO|data[2]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 0.501 ns                 ;
; -0.169 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 0.501 ns                 ;
; -0.169 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; I2SAudioOut:I2SIQO|data[9]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 0.501 ns                 ;
; -0.169 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; I2SAudioOut:I2SIQO|data[8]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                                               ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                                       ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                                              ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                                         ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                                              ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                                               ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                                               ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                                                        ; state_sync.0000                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                                                   ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                                          ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                                                        ; state_sync.0100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                                              ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                                            ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                                            ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                                            ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                                            ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.904 ns                                ; Rx_control_4[7]                                                                                                                                        ; frequency[7]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 1.552 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.667 ns                   ; 2.219 ns                 ;
; 1.552 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.667 ns                   ; 2.219 ns                 ;
; 1.552 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.667 ns                   ; 2.219 ns                 ;
; 1.552 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.667 ns                   ; 2.219 ns                 ;
; 1.552 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.667 ns                   ; 2.219 ns                 ;
; 1.767 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.669 ns                   ; 2.436 ns                 ;
; 1.770 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.440 ns                 ;
; 1.776 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.757 ns                   ; 2.533 ns                 ;
; 1.779 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.449 ns                 ;
; 1.781 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.451 ns                 ;
; 1.836 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.506 ns                 ;
; 1.860 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.530 ns                 ;
; 1.870 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.089 ns                   ; 1.959 ns                 ;
; 1.879 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.549 ns                 ;
; 1.882 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.552 ns                 ;
; 1.891 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.999 ns                 ;
; 1.901 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.571 ns                 ;
; 1.910 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.580 ns                 ;
; 1.936 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.669 ns                   ; 2.605 ns                 ;
; 1.942 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.612 ns                 ;
; 1.951 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.671 ns                   ; 2.622 ns                 ;
; 1.951 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.621 ns                 ;
; 1.953 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.623 ns                 ;
; 1.972 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.642 ns                 ;
; 1.978 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.649 ns                   ; 2.627 ns                 ;
; 1.991 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.661 ns                 ;
; 1.995 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.677 ns                   ; 2.672 ns                 ;
; 2.001 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.671 ns                   ; 2.672 ns                 ;
; 2.003 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.673 ns                 ;
; 2.016 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.686 ns                 ;
; 2.017 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.687 ns                 ;
; 2.018 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.688 ns                 ;
; 2.018 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.646 ns                   ; 2.664 ns                 ;
; 2.028 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.669 ns                   ; 2.697 ns                 ;
; 2.032 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.702 ns                 ;
; 2.041 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.711 ns                 ;
; 2.044 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.649 ns                   ; 2.693 ns                 ;
; 2.051 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM47                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.649 ns                   ; 2.700 ns                 ;
; 2.056 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.726 ns                 ;
; 2.058 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.728 ns                 ;
; 2.058 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.728 ns                 ;
; 2.062 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.731 ns                   ; 2.793 ns                 ;
; 2.062 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.732 ns                 ;
; 2.065 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.735 ns                 ;
; 2.071 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.688 ns                   ; 2.759 ns                 ;
; 2.073 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.672 ns                   ; 2.745 ns                 ;
; 2.075 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.745 ns                 ;
; 2.076 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.672 ns                   ; 2.748 ns                 ;
; 2.076 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.688 ns                   ; 2.764 ns                 ;
; 2.077 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.747 ns                 ;
; 2.085 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.755 ns                 ;
; 2.088 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.758 ns                 ;
; 2.090 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.760 ns                 ;
; 2.094 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.764 ns                 ;
; 2.096 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.766 ns                 ;
; 2.096 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.688 ns                   ; 2.784 ns                 ;
; 2.096 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.766 ns                 ;
; 2.097 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.669 ns                   ; 2.766 ns                 ;
; 2.098 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 2.204 ns                 ;
; 2.105 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.677 ns                   ; 2.782 ns                 ;
; 2.106 ns                                ; state_FX[2]                                                                                                                                            ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.108 ns                 ;
; 2.108 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.669 ns                   ; 2.777 ns                 ;
; 2.110 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 2.216 ns                 ;
; 2.116 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.786 ns                 ;
; 2.119 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.789 ns                 ;
; 2.123 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.671 ns                   ; 2.794 ns                 ;
; 2.125 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.795 ns                 ;
; 2.130 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.671 ns                   ; 2.801 ns                 ;
; 2.130 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.671 ns                   ; 2.801 ns                 ;
; 2.130 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.671 ns                   ; 2.801 ns                 ;
; 2.130 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.671 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.131 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.801 ns                 ;
; 2.132 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.802 ns                 ;
; 2.134 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.747 ns                   ; 2.881 ns                 ;
; 2.134 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.649 ns                   ; 2.783 ns                 ;
; 2.141 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.811 ns                 ;
; 2.147 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.817 ns                 ;
; 2.148 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.818 ns                 ;
; 2.150 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.114 ns                   ; 2.264 ns                 ;
; 2.150 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.127 ns                   ; 2.277 ns                 ;
; 2.150 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.649 ns                   ; 2.799 ns                 ;
; 2.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.755 ns                   ; 2.906 ns                 ;
; 2.151 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.821 ns                 ;
; 2.153 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.114 ns                   ; 2.267 ns                 ;
; 2.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.122 ns                   ; 2.276 ns                 ;
; 2.155 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.825 ns                 ;
; 2.156 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.826 ns                 ;
; 2.157 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.730 ns                   ; 2.887 ns                 ;
; 2.157 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.827 ns                 ;
; 2.157 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.827 ns                 ;
; 2.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.728 ns                   ; 2.889 ns                 ;
; 2.162 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.749 ns                   ; 2.911 ns                 ;
; 2.162 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.763 ns                   ; 2.925 ns                 ;
; 2.162 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.132 ns                   ; 2.294 ns                 ;
; 2.162 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.765 ns                   ; 2.927 ns                 ;
; 2.163 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.833 ns                 ;
; 2.166 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.836 ns                 ;
; 2.170 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.840 ns                 ;
; 2.170 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.840 ns                 ;
; 2.172 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.649 ns                   ; 2.821 ns                 ;
; 2.176 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.178 ns                 ;
; 2.178 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.669 ns                   ; 2.847 ns                 ;
; 2.179 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.135 ns                   ; 2.314 ns                 ;
; 2.179 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.778 ns                   ; 2.957 ns                 ;
; 2.179 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.849 ns                 ;
; 2.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 2.186 ns                 ;
; 2.184 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.854 ns                 ;
; 2.185 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.122 ns                   ; 2.307 ns                 ;
; 2.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.135 ns                   ; 2.321 ns                 ;
; 2.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.087 ns                   ; 2.274 ns                 ;
; 2.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.116 ns                   ; 2.303 ns                 ;
; 2.187 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.857 ns                 ;
; 2.188 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.135 ns                   ; 2.323 ns                 ;
; 2.189 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.138 ns                   ; 2.327 ns                 ;
; 2.189 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 2.295 ns                 ;
; 2.190 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.192 ns                 ;
; 2.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.089 ns                   ; 2.280 ns                 ;
; 2.191 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.861 ns                 ;
; 2.192 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.194 ns                 ;
; 2.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.127 ns                   ; 2.320 ns                 ;
; 2.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.136 ns                   ; 2.329 ns                 ;
; 2.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 2.302 ns                 ;
; 2.194 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.864 ns                 ;
; 2.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.136 ns                   ; 2.332 ns                 ;
; 2.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.116 ns                   ; 2.312 ns                 ;
; 2.198 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.122 ns                   ; 2.320 ns                 ;
; 2.198 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.089 ns                   ; 2.287 ns                 ;
; 2.198 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.198 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[3]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 2.195 ns                 ;
; 2.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.138 ns                   ; 2.338 ns                 ;
; 2.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.770 ns                   ; 2.970 ns                 ;
; 2.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.127 ns                   ; 2.327 ns                 ;
; 2.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 2.306 ns                 ;
; 2.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.138 ns                   ; 2.339 ns                 ;
; 2.202 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.132 ns                   ; 2.334 ns                 ;
; 2.202 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.872 ns                 ;
; 2.202 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.872 ns                 ;
; 2.203 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.132 ns                   ; 2.335 ns                 ;
; 2.203 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.873 ns                 ;
; 2.204 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.087 ns                   ; 2.291 ns                 ;
; 2.204 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.670 ns                   ; 2.874 ns                 ;
; 2.205 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 2.313 ns                 ;
; 2.205 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.136 ns                   ; 2.341 ns                 ;
; 2.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.136 ns                   ; 2.342 ns                 ;
; 2.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[1]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 2.203 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -1.955 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[4]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[6]                                                                                                                                        ; loop_counter[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; Equal2~197_OTERM157                                                                                                                                    ; Equal2~197_OTERM157                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; Selector22~685_RESYN266_OTERM287                                                                                                                       ; Selector22~685_RESYN266_OTERM287                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; Equal2~198_OTERM283                                                                                                                                    ; Equal2~198_OTERM283                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; I2SAudioOut:I2SIQO|data[2]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; I2SAudioOut:I2SIQO|data[9]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; I2SAudioOut:I2SIQO|data[8]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.435 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.436 ns                 ;
; 2.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.440 ns                 ;
; 2.444 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.089 ns                   ; 2.533 ns                 ;
; 2.447 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.449 ns                 ;
; 2.449 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.504 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.506 ns                 ;
; 2.528 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.530 ns                 ;
; 2.547 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.549 ns                 ;
; 2.550 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.552 ns                 ;
; 2.569 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.571 ns                 ;
; 2.578 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.580 ns                 ;
; 2.604 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.605 ns                 ;
; 2.610 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.612 ns                 ;
; 2.619 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.622 ns                 ;
; 2.619 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.621 ns                 ;
; 2.621 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.623 ns                 ;
; 2.640 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.642 ns                 ;
; 2.646 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.627 ns                 ;
; 2.659 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.661 ns                 ;
; 2.663 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 2.672 ns                 ;
; 2.669 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.672 ns                 ;
; 2.671 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.673 ns                 ;
; 2.684 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.686 ns                 ;
; 2.685 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.687 ns                 ;
; 2.686 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.688 ns                 ;
; 2.686 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.022 ns                  ; 2.664 ns                 ;
; 2.696 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.697 ns                 ;
; 2.700 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.702 ns                 ;
; 2.709 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.711 ns                 ;
; 2.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.693 ns                 ;
; 2.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM47                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.700 ns                 ;
; 2.724 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.726 ns                 ;
; 2.726 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.728 ns                 ;
; 2.726 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.728 ns                 ;
; 2.730 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.063 ns                   ; 2.793 ns                 ;
; 2.730 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.732 ns                 ;
; 2.733 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.735 ns                 ;
; 2.739 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.020 ns                   ; 2.759 ns                 ;
; 2.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 2.745 ns                 ;
; 2.743 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.745 ns                 ;
; 2.744 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 2.748 ns                 ;
; 2.744 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.020 ns                   ; 2.764 ns                 ;
; 2.745 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.747 ns                 ;
; 2.753 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.756 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.758 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.760 ns                 ;
; 2.762 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.764 ns                 ;
; 2.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.020 ns                   ; 2.784 ns                 ;
; 2.764 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.765 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.766 ns                 ;
; 2.773 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 2.782 ns                 ;
; 2.776 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.777 ns                 ;
; 2.784 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.786 ns                 ;
; 2.787 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.789 ns                 ;
; 2.791 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.794 ns                 ;
; 2.793 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.795 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.800 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.802 ns                 ;
; 2.802 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.079 ns                   ; 2.881 ns                 ;
; 2.802 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.783 ns                 ;
; 2.809 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.811 ns                 ;
; 2.815 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.817 ns                 ;
; 2.816 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.818 ns                 ;
; 2.818 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.799 ns                 ;
; 2.819 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.087 ns                   ; 2.906 ns                 ;
; 2.819 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.821 ns                 ;
; 2.823 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.825 ns                 ;
; 2.824 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.826 ns                 ;
; 2.825 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.062 ns                   ; 2.887 ns                 ;
; 2.825 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.827 ns                 ;
; 2.825 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.827 ns                 ;
; 2.829 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 2.889 ns                 ;
; 2.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.081 ns                   ; 2.911 ns                 ;
; 2.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.095 ns                   ; 2.925 ns                 ;
; 2.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.097 ns                   ; 2.927 ns                 ;
; 2.831 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.833 ns                 ;
; 2.834 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.836 ns                 ;
; 2.838 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.840 ns                 ;
; 2.838 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.840 ns                 ;
; 2.840 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.821 ns                 ;
; 2.846 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.847 ns                 ;
; 2.847 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.110 ns                   ; 2.957 ns                 ;
; 2.847 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.849 ns                 ;
; 2.852 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.854 ns                 ;
; 2.855 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.857 ns                 ;
; 2.859 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.861 ns                 ;
; 2.862 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.864 ns                 ;
; 2.868 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.102 ns                   ; 2.970 ns                 ;
; 2.870 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.872 ns                 ;
; 2.870 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.872 ns                 ;
; 2.871 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.873 ns                 ;
; 2.872 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.874 ns                 ;
; 2.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.023 ns                  ; 2.852 ns                 ;
; 2.882 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.884 ns                 ;
; 2.886 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.888 ns                 ;
; 2.888 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 2.892 ns                 ;
; 2.889 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.891 ns                 ;
; 2.899 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.901 ns                 ;
; 2.902 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM57                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.883 ns                 ;
; 2.905 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.907 ns                 ;
; 2.905 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.907 ns                 ;
; 2.909 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 2.889 ns                 ;
; 2.909 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.911 ns                 ;
; 2.917 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.920 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.923 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.925 ns                 ;
; 2.930 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.932 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.935 ns                                ; TX_state[0]                                                                                                                                            ; Tx_data[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 2.945 ns                 ;
; 2.938 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.938 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.023 ns                  ; 2.915 ns                 ;
; 2.940 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.022 ns                  ; 2.918 ns                 ;
; 2.943 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.945 ns                 ;
; 2.944 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.946 ns                 ;
; 2.945 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.947 ns                 ;
; 2.965 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM49                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 2.945 ns                 ;
; 2.974 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.955 ns                 ;
; 2.976 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.978 ns                 ;
; 2.978 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM57                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 2.958 ns                 ;
; 2.984 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.986 ns                 ;
; 2.986 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.988 ns                 ;
; 2.988 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM55                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.969 ns                 ;
; 2.988 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.969 ns                 ;
; 2.992 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.994 ns                 ;
; 2.996 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.015 ns                   ; 3.011 ns                 ;
; 2.996 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 3.003 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.005 ns                 ;
; 3.008 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM57                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.989 ns                 ;
; 3.009 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.011 ns                 ;
; 3.010 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.012 ns                 ;
; 3.010 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.012 ns                 ;
; 3.012 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.993 ns                 ;
; 3.014 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM51                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.995 ns                 ;
; 3.014 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.016 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -1.955 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[4]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; loop_counter[6]                                                                                                                                        ; loop_counter[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; Equal2~197_OTERM157                                                                                                                                    ; Equal2~197_OTERM157                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; Selector22~685_RESYN266_OTERM287                                                                                                                       ; Selector22~685_RESYN266_OTERM287                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; Equal2~198_OTERM283                                                                                                                                    ; Equal2~198_OTERM283                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; -1.955 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.456 ns                   ; 0.501 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; I2SAudioOut:I2SIQO|data[2]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; I2SAudioOut:I2SIQO|data[9]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; I2SAudioOut:I2SIQO|data[8]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 2.219 ns                 ;
; 2.435 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.436 ns                 ;
; 2.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.440 ns                 ;
; 2.444 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.089 ns                   ; 2.533 ns                 ;
; 2.447 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.449 ns                 ;
; 2.449 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.504 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.506 ns                 ;
; 2.528 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.530 ns                 ;
; 2.547 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.549 ns                 ;
; 2.550 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.552 ns                 ;
; 2.569 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.571 ns                 ;
; 2.578 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.580 ns                 ;
; 2.604 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.605 ns                 ;
; 2.610 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.612 ns                 ;
; 2.619 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.622 ns                 ;
; 2.619 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.621 ns                 ;
; 2.621 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.623 ns                 ;
; 2.640 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.642 ns                 ;
; 2.646 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.627 ns                 ;
; 2.659 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.661 ns                 ;
; 2.663 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 2.672 ns                 ;
; 2.669 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.672 ns                 ;
; 2.671 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.673 ns                 ;
; 2.684 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.686 ns                 ;
; 2.685 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.687 ns                 ;
; 2.686 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.688 ns                 ;
; 2.686 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.022 ns                  ; 2.664 ns                 ;
; 2.696 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.697 ns                 ;
; 2.700 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.702 ns                 ;
; 2.709 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.711 ns                 ;
; 2.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.693 ns                 ;
; 2.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM47                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.700 ns                 ;
; 2.724 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.726 ns                 ;
; 2.726 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.728 ns                 ;
; 2.726 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.728 ns                 ;
; 2.730 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.063 ns                   ; 2.793 ns                 ;
; 2.730 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.732 ns                 ;
; 2.733 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.735 ns                 ;
; 2.739 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.020 ns                   ; 2.759 ns                 ;
; 2.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 2.745 ns                 ;
; 2.743 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.745 ns                 ;
; 2.744 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 2.748 ns                 ;
; 2.744 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.020 ns                   ; 2.764 ns                 ;
; 2.745 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.747 ns                 ;
; 2.753 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.756 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.758 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.760 ns                 ;
; 2.762 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.764 ns                 ;
; 2.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.020 ns                   ; 2.784 ns                 ;
; 2.764 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.765 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.766 ns                 ;
; 2.773 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 2.782 ns                 ;
; 2.776 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.777 ns                 ;
; 2.784 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.786 ns                 ;
; 2.787 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.789 ns                 ;
; 2.791 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.794 ns                 ;
; 2.793 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.795 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.798 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.799 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.800 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.802 ns                 ;
; 2.802 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.079 ns                   ; 2.881 ns                 ;
; 2.802 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.783 ns                 ;
; 2.809 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.811 ns                 ;
; 2.815 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.817 ns                 ;
; 2.816 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.818 ns                 ;
; 2.818 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.799 ns                 ;
; 2.819 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.087 ns                   ; 2.906 ns                 ;
; 2.819 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.821 ns                 ;
; 2.823 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.825 ns                 ;
; 2.824 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.826 ns                 ;
; 2.825 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.062 ns                   ; 2.887 ns                 ;
; 2.825 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.827 ns                 ;
; 2.825 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.827 ns                 ;
; 2.829 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 2.889 ns                 ;
; 2.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.081 ns                   ; 2.911 ns                 ;
; 2.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.095 ns                   ; 2.925 ns                 ;
; 2.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.097 ns                   ; 2.927 ns                 ;
; 2.831 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.833 ns                 ;
; 2.834 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.836 ns                 ;
; 2.838 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.840 ns                 ;
; 2.838 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.840 ns                 ;
; 2.840 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.821 ns                 ;
; 2.846 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 2.847 ns                 ;
; 2.847 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.110 ns                   ; 2.957 ns                 ;
; 2.847 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.849 ns                 ;
; 2.852 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.854 ns                 ;
; 2.855 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.857 ns                 ;
; 2.859 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.861 ns                 ;
; 2.862 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.864 ns                 ;
; 2.868 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.102 ns                   ; 2.970 ns                 ;
; 2.870 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.872 ns                 ;
; 2.870 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.872 ns                 ;
; 2.871 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.873 ns                 ;
; 2.872 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.874 ns                 ;
; 2.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.023 ns                  ; 2.852 ns                 ;
; 2.882 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.884 ns                 ;
; 2.886 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.888 ns                 ;
; 2.888 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 2.892 ns                 ;
; 2.889 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.891 ns                 ;
; 2.899 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.901 ns                 ;
; 2.902 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM57                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.883 ns                 ;
; 2.905 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.907 ns                 ;
; 2.905 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.907 ns                 ;
; 2.909 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 2.889 ns                 ;
; 2.909 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.911 ns                 ;
; 2.917 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.920 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.922 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.925 ns                 ;
; 2.923 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.925 ns                 ;
; 2.930 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.932 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.934 ns                 ;
; 2.935 ns                                ; TX_state[0]                                                                                                                                            ; Tx_data[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 2.945 ns                 ;
; 2.938 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.938 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.023 ns                  ; 2.915 ns                 ;
; 2.940 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.022 ns                  ; 2.918 ns                 ;
; 2.943 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.945 ns                 ;
; 2.944 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.946 ns                 ;
; 2.945 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.947 ns                 ;
; 2.965 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM49                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 2.945 ns                 ;
; 2.974 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.955 ns                 ;
; 2.976 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.978 ns                 ;
; 2.978 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM57                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 2.958 ns                 ;
; 2.984 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[24]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.986 ns                 ;
; 2.986 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.988 ns                 ;
; 2.988 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM55                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.969 ns                 ;
; 2.988 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.969 ns                 ;
; 2.992 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.994 ns                 ;
; 2.996 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.015 ns                   ; 3.011 ns                 ;
; 2.996 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 3.003 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[20]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.005 ns                 ;
; 3.008 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM57                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.989 ns                 ;
; 3.009 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.011 ns                 ;
; 3.010 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.012 ns                 ;
; 3.010 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.012 ns                 ;
; 3.012 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.993 ns                 ;
; 3.014 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM51                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 2.995 ns                 ;
; 3.014 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[18]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.016 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 1.170 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.191 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.257 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.261 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.273 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.275 ns                 ;
; 1.278 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.280 ns                 ;
; 1.510 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.542 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.544 ns                 ;
; 1.661 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.666 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.668 ns                 ;
; 1.668 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.670 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 2.110 ns                 ;
; 1.723 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.726 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.728 ns                 ;
; 1.733 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.737 ns                 ;
; 1.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.751 ns                 ;
; 1.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.754 ns                 ;
; 1.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.756 ns                 ;
; 1.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.780 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.782 ns                 ;
; 1.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.795 ns                 ;
; 1.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.814 ns                 ;
; 1.819 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.831 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.833 ns                 ;
; 1.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.840 ns                 ;
; 1.913 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.915 ns                 ;
; 1.913 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.915 ns                 ;
; 1.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.916 ns                 ;
; 1.920 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.922 ns                 ;
; 1.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.954 ns                 ;
; 1.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.958 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.974 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.001 ns                 ;
; 2.009 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.011 ns                 ;
; 2.038 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.040 ns                 ;
; 2.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.087 ns                 ;
; 2.124 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.126 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.181 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.188 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 2.591 ns                 ;
; 2.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.196 ns                 ;
; 2.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.227 ns                 ;
; 2.257 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.259 ns                 ;
; 2.267 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.269 ns                 ;
; 2.304 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 3.916 ns                 ;
; 2.306 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 3.918 ns                 ;
; 2.353 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.355 ns                 ;
; 2.388 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.390 ns                 ;
; 2.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 2.792 ns                 ;
; 2.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.503 ns                 ;
; 2.549 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.551 ns                 ;
; 2.560 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 2.582 ns                 ;
; 2.564 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.566 ns                 ;
; 2.576 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 2.598 ns                 ;
; 2.576 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.188 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.587 ns                 ;
; 2.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 2.989 ns                 ;
; 2.599 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 2.621 ns                 ;
; 2.698 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.700 ns                 ;
; 2.703 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 3.106 ns                 ;
; 2.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 2.730 ns                 ;
; 2.724 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.726 ns                 ;
; 2.725 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 3.128 ns                 ;
; 2.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.754 ns                 ;
; 2.767 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 2.789 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.772 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 3.174 ns                 ;
; 2.780 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 2.802 ns                 ;
; 2.883 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.885 ns                 ;
; 2.886 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.888 ns                 ;
; 2.919 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.921 ns                 ;
; 2.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.951 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 2.976 ns                 ;
; 3.013 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.035 ns                 ;
; 3.025 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 3.428 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.048 ns                 ;
; 3.037 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.649 ns                 ;
; 3.039 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.651 ns                 ;
; 3.058 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 3.461 ns                 ;
; 3.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.090 ns                 ;
; 3.134 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.136 ns                 ;
; 3.160 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.544 ns                 ;
; 3.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.546 ns                 ;
; 3.163 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.547 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.549 ns                 ;
; 3.269 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.881 ns                 ;
; 3.271 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.883 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.319 ns                 ;
; 3.298 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.910 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.912 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.686 ns                 ;
; 3.308 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.692 ns                 ;
; 3.309 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.921 ns                 ;
; 3.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.332 ns                 ;
; 3.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.332 ns                 ;
; 3.330 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.714 ns                 ;
; 3.339 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 4.723 ns                 ;
; 3.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.378 ns                 ;
; 3.359 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.971 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 4.973 ns                 ;
; 3.369 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.391 ns                 ;
; 3.369 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.391 ns                 ;
; 3.382 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.404 ns                 ;
; 3.392 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.004 ns                 ;
; 3.394 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.006 ns                 ;
; 3.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.107 ns                 ;
; 3.497 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.109 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.097 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.097 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.097 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.097 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.097 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.097 ns                 ;
; 3.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.153 ns                 ;
; 3.570 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.182 ns                 ;
; 3.573 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.367 ns                 ;
; 3.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.381 ns                 ;
; 3.631 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.243 ns                 ;
; 3.634 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.246 ns                 ;
; 3.636 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.248 ns                 ;
; 3.664 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.276 ns                 ;
; 3.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.292 ns                 ;
; 3.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.294 ns                 ;
; 3.710 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.732 ns                 ;
; 3.724 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.230 ns                   ; 3.954 ns                 ;
; 3.726 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.022 ns                   ; 3.748 ns                 ;
; 3.727 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.111 ns                 ;
; 3.733 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.117 ns                 ;
; 3.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.139 ns                 ;
; 3.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.148 ns                 ;
; 3.767 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.379 ns                 ;
; 3.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.226 ns                  ; 3.545 ns                 ;
; 3.819 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.613 ns                 ;
; 3.833 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.627 ns                 ;
; 3.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -1.380 ns                  ; 2.479 ns                 ;
; 3.882 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.226 ns                  ; 3.656 ns                 ;
; 3.891 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.685 ns                 ;
; 3.893 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.277 ns                 ;
; 3.895 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.279 ns                 ;
; 3.896 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.280 ns                 ;
; 3.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.282 ns                 ;
; 3.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.518 ns                 ;
; 3.924 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.308 ns                 ;
; 3.930 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.314 ns                 ;
; 3.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.336 ns                 ;
; 3.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.612 ns                   ; 5.564 ns                 ;
; 3.961 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.345 ns                 ;
; 3.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.578 ns                 ;
; 3.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.578 ns                 ;
; 3.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.578 ns                 ;
; 3.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.578 ns                 ;
; 3.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.578 ns                 ;
; 3.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.578 ns                 ;
; 3.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.793 ns                 ;
; 4.009 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.803 ns                 ;
; 4.063 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.447 ns                 ;
; 4.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.453 ns                 ;
; 4.091 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.475 ns                 ;
; 4.100 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.484 ns                 ;
; 4.109 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.493 ns                 ;
; 4.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.499 ns                 ;
; 4.137 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.521 ns                 ;
; 4.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.530 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.956 ns                 ;
; 4.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.969 ns                 ;
; 4.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.970 ns                 ;
; 4.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.779 ns                 ;
; 4.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.779 ns                 ;
; 4.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.779 ns                 ;
; 4.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.779 ns                 ;
; 4.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.779 ns                 ;
; 4.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.592 ns                   ; 5.779 ns                 ;
; 4.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 3.983 ns                 ;
; 4.215 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.599 ns                 ;
; 4.217 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.601 ns                 ;
; 4.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.602 ns                 ;
; 4.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.604 ns                 ;
; 4.245 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 4.039 ns                 ;
; 4.246 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -1.187 ns                  ; 3.059 ns                 ;
; 4.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.632 ns                 ;
; 4.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.634 ns                 ;
; 4.251 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.635 ns                 ;
; 4.253 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.384 ns                   ; 5.637 ns                 ;
; 4.259 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 4.053 ns                 ;
; 4.282 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.206 ns                  ; 4.076 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.213 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.634 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.637 ns                 ;
; 2.945 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.948 ns                 ;
; 2.945 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.948 ns                 ;
; 2.945 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.948 ns                 ;
; 2.946 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.949 ns                 ;
; 2.946 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.949 ns                 ;
; 2.946 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.949 ns                 ;
; 2.946 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.949 ns                 ;
; 2.946 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.949 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.216 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.219 ns                 ;
; 3.527 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.530 ns                 ;
; 3.527 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.530 ns                 ;
; 3.527 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.530 ns                 ;
; 3.528 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.531 ns                 ;
; 3.528 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.531 ns                 ;
; 3.528 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.531 ns                 ;
; 3.528 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.531 ns                 ;
; 3.528 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.531 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 10.821 ns  ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 9.020 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 8.559 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 8.182 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 7.891 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 7.568 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 7.002 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.903 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.873 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.663 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 6.640 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.342 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.301 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 6.106 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.078 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 6.048 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.025 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.945 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.925 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.907 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.878 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.858 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.853 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 5.774 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 5.772 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.729 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 5.729 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 5.706 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.650 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.612 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.561 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.559 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.531 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 5.527 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.460 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.448 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.396 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.363 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.335 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.312 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.294 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.192 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 4.520 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.408 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 4.206 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.069 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.996 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.634 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 2.525 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 1.402 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 23.903 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 23.621 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.832 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.768 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.466 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.342 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 18.828 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; IFCLK      ;
; N/A   ; None         ; 18.751 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; IFCLK      ;
; N/A   ; None         ; 18.692 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 18.628 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 18.438 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; IFCLK      ;
; N/A   ; None         ; 18.326 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 18.292 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 18.202 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 17.957 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; IFCLK      ;
; N/A   ; None         ; 17.899 ns  ; CC~reg0                                                                                                                        ; CC             ; IFCLK      ;
; N/A   ; None         ; 17.866 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; IFCLK      ;
; N/A   ; None         ; 17.822 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 17.497 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.485 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; IFCLK      ;
; N/A   ; None         ; 17.433 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.158 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.131 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.094 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.007 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 16.792 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.668 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 15.493 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; CLK_12MHZ  ;
; N/A   ; None         ; 15.416 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; CLK_12MHZ  ;
; N/A   ; None         ; 15.357 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 15.293 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 15.154 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; PCLK_12MHZ ;
; N/A   ; None         ; 15.103 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; CLK_12MHZ  ;
; N/A   ; None         ; 15.077 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; PCLK_12MHZ ;
; N/A   ; None         ; 15.018 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 14.991 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 14.957 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 14.954 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 14.867 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 14.764 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; PCLK_12MHZ ;
; N/A   ; None         ; 14.652 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 14.622 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; CLK_12MHZ  ;
; N/A   ; None         ; 14.618 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 14.564 ns  ; CC~reg0                                                                                                                        ; CC             ; CLK_12MHZ  ;
; N/A   ; None         ; 14.531 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; CLK_12MHZ  ;
; N/A   ; None         ; 14.528 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 14.487 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 14.449 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; IFCLK      ;
; N/A   ; None         ; 14.283 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; PCLK_12MHZ ;
; N/A   ; None         ; 14.225 ns  ; CC~reg0                                                                                                                        ; CC             ; PCLK_12MHZ ;
; N/A   ; None         ; 14.192 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; PCLK_12MHZ ;
; N/A   ; None         ; 14.150 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; CLK_12MHZ  ;
; N/A   ; None         ; 14.148 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 13.811 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; PCLK_12MHZ ;
; N/A   ; None         ; 13.575 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1     ; IFCLK      ;
; N/A   ; None         ; 13.214 ns  ; conf[0]                                                                                                                        ; DEBUG_LED0     ; IFCLK      ;
; N/A   ; None         ; 12.953 ns  ; conf[0]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.845 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.442 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 12.285 ns  ; conf[1]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.280 ns  ; got_sync                                                                                                                       ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 11.617 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 11.611 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 11.589 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 11.582 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 11.568 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 11.566 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 11.524 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 11.242 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 11.241 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 11.238 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 11.224 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 11.213 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 11.201 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 11.114 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; CLK_12MHZ  ;
; N/A   ; None         ; 10.835 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 10.832 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 10.775 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; PCLK_12MHZ ;
; N/A   ; None         ; 8.548 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 8.519 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]       ; FX2_CLK    ;
; N/A   ; None         ; 8.518 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]       ; FX2_CLK    ;
; N/A   ; None         ; 8.513 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 8.513 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 8.513 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 8.493 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]       ; FX2_CLK    ;
; N/A   ; None         ; 8.417 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 8.417 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 8.417 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 8.397 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 8.223 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]       ; FX2_CLK    ;
; N/A   ; None         ; 8.216 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]       ; FX2_CLK    ;
; N/A   ; None         ; 8.197 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]        ; FX2_CLK    ;
; N/A   ; None         ; 8.171 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 8.171 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 8.162 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]        ; FX2_CLK    ;
; N/A   ; None         ; 8.161 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 8.151 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]       ; FX2_CLK    ;
; N/A   ; None         ; 8.151 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 8.070 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 8.060 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 8.050 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 8.040 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 8.004 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK      ;
; N/A   ; None         ; 7.982 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK      ;
; N/A   ; None         ; 7.817 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]        ; FX2_CLK    ;
; N/A   ; None         ; 7.810 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]        ; FX2_CLK    ;
; N/A   ; None         ; 7.809 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]        ; FX2_CLK    ;
; N/A   ; None         ; 7.804 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]        ; FX2_CLK    ;
; N/A   ; None         ; 7.800 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]        ; FX2_CLK    ;
; N/A   ; None         ; 7.754 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]        ; FX2_CLK    ;
; N/A   ; None         ; 7.652 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK      ;
; N/A   ; None         ; 7.491 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 7.449 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]        ; FX2_CLK    ;
; N/A   ; None         ; 7.413 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]        ; FX2_CLK    ;
; N/A   ; None         ; 7.323 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK      ;
; N/A   ; None         ; 7.034 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO         ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 13.989 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 9.618 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 9.279 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.871 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                           ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th  ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; -0.246 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; -0.468 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -0.608 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; -1.591 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -3.581 ns  ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -3.803 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -3.920 ns  ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -3.940 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.943 ns  ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -4.142 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -4.254 ns  ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.282 ns  ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -4.926 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -5.028 ns  ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.046 ns  ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.069 ns  ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.097 ns  ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.130 ns  ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.182 ns  ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.194 ns  ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.261 ns  ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.265 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -5.293 ns  ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.295 ns  ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.346 ns  ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.384 ns  ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.440 ns  ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.463 ns  ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -5.463 ns  ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -5.506 ns  ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.508 ns  ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -5.587 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -5.592 ns  ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.612 ns  ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.641 ns  ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.659 ns  ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.679 ns  ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.759 ns  ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.782 ns  ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.812 ns  ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.840 ns  ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.076 ns  ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.607 ns  ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -6.637 ns  ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.302 ns  ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -7.625 ns  ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -7.916 ns  ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -8.293 ns  ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -8.754 ns  ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -10.555 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sun Mar 16 20:52:27 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected gated clock "CLK_MCLK~140" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~141" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~166" as buffer
    Info: Detected gated clock "BCLK~167" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 4.013 ns for clock "IFCLK" between source register "frequency[9]" and destination register "SPI:Alex_SPI_Tx|data_count[3]"
    Info: Fmax is 59.45 MHz (period= 16.82 ns)
    Info: + Largest register to register requirement is 26.495 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 5.926 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 11.416 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.775 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'conf[1]'
                Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 6.168 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 7: + IC(0.756 ns) + CELL(0.000 ns) = 6.924 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 8: + IC(0.879 ns) + CELL(0.970 ns) = 8.773 ns; Loc. = LCFF_X31_Y10_N13; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(1.109 ns) + CELL(0.000 ns) = 9.882 ns; Loc. = CLKCTRL_G6; Fanout = 153; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.868 ns) + CELL(0.666 ns) = 11.416 ns; Loc. = LCFF_X21_Y9_N25; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
                Info: Total cell delay = 5.099 ns ( 44.67 % )
                Info: Total interconnect delay = 6.317 ns ( 55.33 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.490 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 5.490 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 6; REG Node = 'frequency[9]'
                Info: Total cell delay = 2.766 ns ( 50.38 % )
                Info: Total interconnect delay = 2.724 ns ( 49.62 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 22.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 6; REG Node = 'frequency[9]'
        Info: 2: + IC(2.770 ns) + CELL(0.206 ns) = 2.976 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan0~1023'
        Info: 3: + IC(2.091 ns) + CELL(0.624 ns) = 5.691 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'LPF_select:Alex_LPF_select|LessThan0~1025'
        Info: 4: + IC(1.441 ns) + CELL(0.206 ns) = 7.338 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan0~1028'
        Info: 5: + IC(1.388 ns) + CELL(0.651 ns) = 9.377 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan0~1029'
        Info: 6: + IC(1.512 ns) + CELL(0.651 ns) = 11.540 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 3; COMB Node = 'LPF_select:Alex_LPF_select|LessThan0~1032'
        Info: 7: + IC(2.258 ns) + CELL(0.370 ns) = 14.168 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 3; COMB Node = 'LPF_select:Alex_LPF_select|LPF[5]~192'
        Info: 8: + IC(2.243 ns) + CELL(0.370 ns) = 16.781 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~234_RESYN168_BDD169'
        Info: 9: + IC(1.423 ns) + CELL(0.614 ns) = 18.818 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~234'
        Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 19.389 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~235'
        Info: 11: + IC(0.678 ns) + CELL(0.589 ns) = 20.656 ns; Loc. = LCCOMB_X22_Y9_N26; Fanout = 5; COMB Node = 'SPI:Alex_SPI_Tx|Selector0~16'
        Info: 12: + IC(0.971 ns) + CELL(0.855 ns) = 22.482 ns; Loc. = LCFF_X21_Y9_N25; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
        Info: Total cell delay = 5.342 ns ( 23.76 % )
        Info: Total interconnect delay = 17.140 ns ( 76.24 % )
Info: Slack time is 35.424 ns for clock "CLK_12MHZ" between source register "CCcount[2]" and destination register "CC~reg0"
    Info: Fmax is 94.95 MHz (period= 10.532 ns)
    Info: + Largest register to register requirement is 40.427 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 8.779 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.865 ns) + CELL(0.651 ns) = 3.501 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(0.756 ns) + CELL(0.000 ns) = 4.257 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 4: + IC(0.879 ns) + CELL(0.970 ns) = 6.106 ns; Loc. = LCFF_X31_Y10_N13; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(1.109 ns) + CELL(0.000 ns) = 7.215 ns; Loc. = CLKCTRL_G6; Fanout = 153; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.898 ns) + CELL(0.666 ns) = 8.779 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 3.272 ns ( 37.27 % )
                Info: Total interconnect delay = 5.507 ns ( 62.73 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 8.778 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.865 ns) + CELL(0.651 ns) = 3.501 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(0.756 ns) + CELL(0.000 ns) = 4.257 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 4: + IC(0.879 ns) + CELL(0.970 ns) = 6.106 ns; Loc. = LCFF_X31_Y10_N13; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(1.109 ns) + CELL(0.000 ns) = 7.215 ns; Loc. = CLKCTRL_G6; Fanout = 153; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.897 ns) + CELL(0.666 ns) = 8.778 ns; Loc. = LCFF_X22_Y7_N3; Fanout = 15; REG Node = 'CCcount[2]'
                Info: Total cell delay = 3.272 ns ( 37.28 % )
                Info: Total interconnect delay = 5.506 ns ( 62.72 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N3; Fanout = 15; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.811 ns) + CELL(0.206 ns) = 1.017 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'Mux6~553_RESYN224_BDD225'
        Info: 3: + IC(0.378 ns) + CELL(0.366 ns) = 1.761 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'Mux6~553'
        Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 2.505 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'Mux6~554'
        Info: 5: + IC(0.396 ns) + CELL(0.650 ns) = 3.551 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 1; COMB Node = 'Mux6~557'
        Info: 6: + IC(0.389 ns) + CELL(0.206 ns) = 4.146 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'Mux6~564'
        Info: 7: + IC(0.379 ns) + CELL(0.370 ns) = 4.895 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 1; COMB Node = 'Mux6~566'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.003 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.276 ns ( 45.49 % )
        Info: Total interconnect delay = 2.727 ns ( 54.51 % )
Info: Slack time is 34.734 ns for clock "PCLK_12MHZ" between source register "CCcount[2]" and destination register "CC~reg0"
    Info: Fmax is 94.95 MHz (period= 10.532 ns)
    Info: + Largest register to register requirement is 39.737 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.401 ns) + CELL(0.206 ns) = 2.602 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 3.918 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 5.767 ns; Loc. = LCFF_X31_Y10_N13; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.109 ns) + CELL(0.000 ns) = 6.876 ns; Loc. = CLKCTRL_G6; Fanout = 153; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.898 ns) + CELL(0.666 ns) = 8.440 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 3.043 ns ( 36.05 % )
                Info: Total interconnect delay = 5.397 ns ( 63.95 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 8.439 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.401 ns) + CELL(0.206 ns) = 2.602 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 3.918 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 5.767 ns; Loc. = LCFF_X31_Y10_N13; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.109 ns) + CELL(0.000 ns) = 6.876 ns; Loc. = CLKCTRL_G6; Fanout = 153; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.897 ns) + CELL(0.666 ns) = 8.439 ns; Loc. = LCFF_X22_Y7_N3; Fanout = 15; REG Node = 'CCcount[2]'
                Info: Total cell delay = 3.043 ns ( 36.06 % )
                Info: Total interconnect delay = 5.396 ns ( 63.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N3; Fanout = 15; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.811 ns) + CELL(0.206 ns) = 1.017 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'Mux6~553_RESYN224_BDD225'
        Info: 3: + IC(0.378 ns) + CELL(0.366 ns) = 1.761 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'Mux6~553'
        Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 2.505 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 1; COMB Node = 'Mux6~554'
        Info: 5: + IC(0.396 ns) + CELL(0.650 ns) = 3.551 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 1; COMB Node = 'Mux6~557'
        Info: 6: + IC(0.389 ns) + CELL(0.206 ns) = 4.146 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'Mux6~564'
        Info: 7: + IC(0.379 ns) + CELL(0.370 ns) = 4.895 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 1; COMB Node = 'Mux6~566'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.003 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.276 ns ( 45.49 % )
        Info: Total interconnect delay = 2.727 ns ( 54.51 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 12.085 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: Fmax is 114.31 MHz (period= 8.748 ns)
    Info: + Largest register to register requirement is 18.979 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.590 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.592 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.931 ns) + CELL(0.666 ns) = 2.592 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 64.08 % )
                Info: Total interconnect delay = 0.931 ns ( 35.92 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.182 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.521 ns) + CELL(0.666 ns) = 4.182 ns; Loc. = LCFF_X15_Y3_N11; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
                Info: Total cell delay = 1.661 ns ( 39.72 % )
                Info: Total interconnect delay = 2.521 ns ( 60.28 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.894 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N11; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
        Info: 2: + IC(1.580 ns) + CELL(0.651 ns) = 2.231 ns; Loc. = LCCOMB_X16_Y3_N26; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~226'
        Info: 3: + IC(0.405 ns) + CELL(0.589 ns) = 3.225 ns; Loc. = LCCOMB_X16_Y3_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 4: + IC(3.209 ns) + CELL(0.460 ns) = 6.894 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.700 ns ( 24.66 % )
        Info: Total interconnect delay = 5.194 ns ( 75.34 % )
Info: Slack time is 17.039 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 263.57 MHz (period= 3.794 ns)
    Info: + Largest register to register requirement is 20.570 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.882 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X16_Y3_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 62.66 % )
                Info: Total interconnect delay = 1.076 ns ( 37.34 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.881 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.936 ns) + CELL(0.666 ns) = 2.881 ns; Loc. = LCFF_X15_Y3_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.69 % )
                Info: Total interconnect delay = 1.075 ns ( 37.31 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.531 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.476 ns) + CELL(0.499 ns) = 0.975 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.702 ns) + CELL(0.370 ns) = 2.047 ns; Loc. = LCCOMB_X16_Y3_N4; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.629 ns) + CELL(0.855 ns) = 3.531 ns; Loc. = LCFF_X16_Y3_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.724 ns ( 48.82 % )
        Info: Total interconnect delay = 1.807 ns ( 51.18 % )
Info: Minimum slack time is -2.623 ns for clock "IFCLK" between source register "loop_counter[3]" and destination register "loop_counter[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 1; COMB Node = 'loop_counter[3]_OTERM321'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.124 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.122 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 13.092 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.775 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 2; REG Node = 'conf[0]'
                Info: 6: + IC(0.437 ns) + CELL(0.624 ns) = 6.836 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 7: + IC(0.756 ns) + CELL(0.000 ns) = 7.592 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 8: + IC(0.879 ns) + CELL(0.970 ns) = 9.441 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.450 ns) + CELL(0.624 ns) = 10.515 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 10: + IC(1.004 ns) + CELL(0.000 ns) = 11.519 ns; Loc. = CLKCTRL_G4; Fanout = 260; COMB Node = 'BCLK~167clkctrl'
                Info: 11: + IC(0.907 ns) + CELL(0.666 ns) = 13.092 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
                Info: Total cell delay = 5.954 ns ( 45.48 % )
                Info: Total interconnect delay = 7.138 ns ( 54.52 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 9.970 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.775 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'conf[1]'
                Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 6.168 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 7: + IC(1.019 ns) + CELL(0.206 ns) = 7.393 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 8: + IC(1.004 ns) + CELL(0.000 ns) = 8.397 ns; Loc. = CLKCTRL_G4; Fanout = 260; COMB Node = 'BCLK~167clkctrl'
                Info: 9: + IC(0.907 ns) + CELL(0.666 ns) = 9.970 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
                Info: Total cell delay = 4.335 ns ( 43.48 % )
                Info: Total interconnect delay = 5.635 ns ( 56.52 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 30 path(s). See Report window for details.
Info: Minimum slack time is -1.955 ns for clock "CLK_12MHZ" between source register "loop_counter[3]" and destination register "loop_counter[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 1; COMB Node = 'loop_counter[3]_OTERM321'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 2.456 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.454 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 9.757 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.865 ns) + CELL(0.651 ns) = 3.501 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(0.756 ns) + CELL(0.000 ns) = 4.257 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 4: + IC(0.879 ns) + CELL(0.970 ns) = 6.106 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 5: + IC(0.450 ns) + CELL(0.624 ns) = 7.180 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 6: + IC(1.004 ns) + CELL(0.000 ns) = 8.184 ns; Loc. = CLKCTRL_G4; Fanout = 260; COMB Node = 'BCLK~167clkctrl'
                Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 9.757 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
                Info: Total cell delay = 3.896 ns ( 39.93 % )
                Info: Total interconnect delay = 5.861 ns ( 60.07 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.303 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.865 ns) + CELL(0.651 ns) = 3.501 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.726 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 4: + IC(1.004 ns) + CELL(0.000 ns) = 5.730 ns; Loc. = CLKCTRL_G4; Fanout = 260; COMB Node = 'BCLK~167clkctrl'
                Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 7.303 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
                Info: Total cell delay = 2.508 ns ( 34.34 % )
                Info: Total interconnect delay = 4.795 ns ( 65.66 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 10 path(s). See Report window for details.
Info: Minimum slack time is -1.955 ns for clock "PCLK_12MHZ" between source register "loop_counter[3]" and destination register "loop_counter[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 1; COMB Node = 'loop_counter[3]_OTERM321'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 2.456 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.454 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 9.418 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.401 ns) + CELL(0.206 ns) = 2.602 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 3.918 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 5.767 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.450 ns) + CELL(0.624 ns) = 6.841 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 7: + IC(1.004 ns) + CELL(0.000 ns) = 7.845 ns; Loc. = CLKCTRL_G4; Fanout = 260; COMB Node = 'BCLK~167clkctrl'
                Info: 8: + IC(0.907 ns) + CELL(0.666 ns) = 9.418 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
                Info: Total cell delay = 3.667 ns ( 38.94 % )
                Info: Total interconnect delay = 5.751 ns ( 61.06 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 6.964 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.401 ns) + CELL(0.206 ns) = 2.602 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(1.019 ns) + CELL(0.206 ns) = 4.387 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 5: + IC(1.004 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G4; Fanout = 260; COMB Node = 'BCLK~167clkctrl'
                Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 6.964 ns; Loc. = LCFF_X16_Y8_N25; Fanout = 4; REG Node = 'loop_counter[3]'
                Info: Total cell delay = 2.279 ns ( 32.73 % )
                Info: Total interconnect delay = 4.685 ns ( 67.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 10 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.592 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.931 ns) + CELL(0.666 ns) = 2.592 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.08 % )
                Info: Total interconnect delay = 0.931 ns ( 35.92 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.592 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.931 ns) + CELL(0.666 ns) = 2.592 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.08 % )
                Info: Total interconnect delay = 0.931 ns ( 35.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.213 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.755 ns) + CELL(0.460 ns) = 1.215 ns; Loc. = LCFF_X15_Y3_N21; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 37.86 % )
        Info: Total interconnect delay = 0.755 ns ( 62.14 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.881 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.936 ns) + CELL(0.666 ns) = 2.881 ns; Loc. = LCFF_X15_Y3_N21; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 62.69 % )
                Info: Total interconnect delay = 1.075 ns ( 37.31 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.881 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.936 ns) + CELL(0.666 ns) = 2.881 ns; Loc. = LCFF_X15_Y3_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.69 % )
                Info: Total interconnect delay = 1.075 ns ( 37.31 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" (data pin = "GPIO[23]", clock pin = "SPI_SCK") is 10.821 ns
    Info: + Longest pin to register delay is 13.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'GPIO[23]'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X30_Y0_N0; Fanout = 1; COMB Node = 'GPIO[23]~0'
        Info: 3: + IC(7.214 ns) + CELL(0.589 ns) = 8.777 ns; Loc. = LCCOMB_X16_Y3_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~225'
        Info: 4: + IC(0.392 ns) + CELL(0.615 ns) = 9.784 ns; Loc. = LCCOMB_X16_Y3_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 5: + IC(3.209 ns) + CELL(0.460 ns) = 13.453 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 2.638 ns ( 19.61 % )
        Info: Total interconnect delay = 10.815 ns ( 80.39 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(0.931 ns) + CELL(0.666 ns) = 2.592 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.661 ns ( 64.08 % )
        Info: Total interconnect delay = 0.931 ns ( 35.92 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "got_sync" is 23.903 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.460 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 5.460 ns; Loc. = LCFF_X23_Y10_N31; Fanout = 4; REG Node = 'got_sync'
        Info: Total cell delay = 2.766 ns ( 50.66 % )
        Info: Total interconnect delay = 2.694 ns ( 49.34 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 18.139 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N31; Fanout = 4; REG Node = 'got_sync'
        Info: 2: + IC(10.849 ns) + CELL(0.650 ns) = 11.499 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 6; COMB Node = 'Alex_data[0]'
        Info: 3: + IC(3.544 ns) + CELL(3.096 ns) = 18.139 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 3.746 ns ( 20.65 % )
        Info: Total interconnect delay = 14.393 ns ( 79.35 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 13.989 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'MCLK_12MHZ'
    Info: 2: + IC(5.693 ns) + CELL(0.624 ns) = 7.312 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
    Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 7.872 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
    Info: 4: + IC(2.861 ns) + CELL(3.256 ns) = 13.989 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 5.081 ns ( 36.32 % )
    Info: Total interconnect delay = 8.908 ns ( 63.68 % )
Info: th for register "q[0]" (data pin = "MDOUT", clock pin = "IFCLK") is -0.246 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 13.082 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.775 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 2; REG Node = 'conf[0]'
        Info: 6: + IC(0.437 ns) + CELL(0.624 ns) = 6.836 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 3; COMB Node = 'CLK_MCLK~141'
        Info: 7: + IC(0.756 ns) + CELL(0.000 ns) = 7.592 ns; Loc. = CLKCTRL_G7; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
        Info: 8: + IC(0.879 ns) + CELL(0.970 ns) = 9.441 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 9: + IC(0.450 ns) + CELL(0.624 ns) = 10.515 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'BCLK~167'
        Info: 10: + IC(1.004 ns) + CELL(0.000 ns) = 11.519 ns; Loc. = CLKCTRL_G4; Fanout = 260; COMB Node = 'BCLK~167clkctrl'
        Info: 11: + IC(0.897 ns) + CELL(0.666 ns) = 13.082 ns; Loc. = LCFF_X15_Y11_N7; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 5.954 ns ( 45.51 % )
        Info: Total interconnect delay = 7.128 ns ( 54.49 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 13.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; PIN Node = 'MDOUT'
        Info: 2: + IC(6.010 ns) + CELL(0.206 ns) = 7.191 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'select_DOUT~7'
        Info: 3: + IC(6.129 ns) + CELL(0.206 ns) = 13.526 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 1; COMB Node = 'q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 13.634 ns; Loc. = LCFF_X15_Y11_N7; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.495 ns ( 10.97 % )
        Info: Total interconnect delay = 12.139 ns ( 89.03 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Allocated 112 megabytes of memory during processing
    Info: Processing ended: Sun Mar 16 20:52:31 2008
    Info: Elapsed time: 00:00:04


