============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 21 2019  03:50:30 pm
  Module:                 FME_PIPE_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clock_name)            launch                                          0 R 
U_crtl
  estado_atual_reg[1]/CP                                        0             0 R 
  estado_atual_reg[1]/QN      HS65_LS_DFPRQNX18       1 13.0   39  +158     158 R 
  fopt302/A                                                          +0     158   
  fopt302/Z                   HS65_LS_CNIVX34         2 20.4   25   +34     191 F 
  g201/A                                                             +0     192   
  g201/Z                      HS65_LS_NAND2X43        1 27.5   26   +28     220 R 
  g200/A                                                             +0     220   
  g200/Z                      HS65_LS_CNIVX82        13 78.2   30   +34     254 F 
U_crtl/inp_source 
g1336/A                                                              +0     254   
g1336/Z                       HS65_LS_BFX62           2 30.4   20   +56     309 F 
g1331/A                                                              +0     310   
g1331/Z                       HS65_LS_IVX44           4 49.1   39   +33     343 R 
g1327/A                                                              +0     343   
g1327/Z                       HS65_LS_IVX53           8 70.8   36   +43     386 F 
g1254/B                                                              +0     386   
g1254/Z                       HS65_LS_NAND2AX29       1 22.6   31   +33     419 R 
g1090/B                                                              +0     419   
g1090/Z                       HS65_LS_NAND2X57       10 72.4   50   +48     467 F 
U_inter/linha[2][4] 
  PUs[6].U_F2_U_1/x[4] 
    addinc_U_S0_add_18_16/A[6] 
      g352/A                                                         +0     467   
      g352/Z                  HS65_LS_IVX35           2  8.5   20   +27     494 R 
      g349/B                                                         +0     494   
      g349/Z                  HS65_LS_AND2X18         3 21.5   45   +70     564 R 
      g317/B                                                         +0     564   
      g317/Z                  HS65_LS_AOI12X23        2  9.0   33   +35     599 F 
      g306/B                                                         +0     599   
      g306/Z                  HS65_LS_OA12X18         1  9.3   26   +75     674 F 
      g299/C                                                         +0     674   
      g299/Z                  HS65_LS_OAI12X18        1 11.6   43   +30     705 R 
      g291/B                                                         +0     705   
      g291/Z                  HS65_LS_XOR2X35         5 28.3   38   +82     787 R 
    addinc_U_S0_add_18_16/Z[7] 
    g30/A                                                            +0     787   
    g30/Z                     HS65_LS_IVX18           2 10.8   22   +31     818 F 
    addinc_U_S1_add_18_16/B[7] 
      g381/B                                                         +0     818   
      g381/Z                  HS65_LS_NOR2X13         3 15.2   63   +48     866 R 
      g363/A                                                         +0     866   
      g363/Z                  HS65_LS_NOR2X13         2 15.3   41   +56     923 F 
      g352/A                                                         +0     923   
      g352/Z                  HS65_LS_AOI21X17        1 12.5   49   +56     979 R 
      g339/A                                                         +0     979   
      g339/Z                  HS65_LS_NAND2X29        5 36.2   50   +58    1037 F 
      g336/C                                                         +0    1037   
      g336/Z                  HS65_LS_NAND3AX13       1  5.1   28   +32    1069 R 
      g332/B                                                         +0    1070   
      g332/Z                  HS65_LS_NAND2X7         1  6.4   42   +42    1112 F 
      g323/A                                                         +0    1112   
      g323/Z                  HS65_LSS_XNOR2X6        1  3.8   38   +75    1186 F 
    addinc_U_S1_add_18_16/Z[11] 
  PUs[6].U_F2_U_1/y1[11] 
  PUs[6].U_F2_U_p2/input[11] 
    output_reg[11]/D     <<<  HS65_LS_DFPQX9                         +0    1186   
    output_reg[11]/CP         setup                             0  +104    1290 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                      1390 R 
                              adjustments                          -100    1290   
----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[6].U_F2_U_p2/output_reg[11]/D
