Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/joaqu/Desktop/UTN/Tecnicas digitales I/elevador/Mejoras/Elevador_3pisos_Final/Test_fallas_elevador_isim_beh.exe -prj C:/Users/joaqu/Desktop/UTN/Tecnicas digitales I/elevador/Mejoras/Elevador_3pisos_Final/Test_fallas_elevador_beh.prj work.Test_fallas_elevador work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/joaqu/Desktop/UTN/Tecnicas digitales I/elevador/Mejoras/Elevador_3pisos_Final/divisor_frc_VM.v" into library work
Analyzing Verilog file "C:/Users/joaqu/Desktop/UTN/Tecnicas digitales I/elevador/Mejoras/Elevador_3pisos_Final/Elevador_3pisos.v" into library work
Analyzing Verilog file "C:/Users/joaqu/Desktop/UTN/Tecnicas digitales I/elevador/Mejoras/Elevador_3pisos_Final/Test_fallas_elevador.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module divisor_frc_VM
Compiling module Elevador_3pisos
Compiling module Test_fallas_elevador
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/joaqu/Desktop/UTN/Tecnicas digitales I/elevador/Mejoras/Elevador_3pisos_Final/Test_fallas_elevador_isim_beh.exe
Fuse Memory Usage: 29216 KB
Fuse CPU Usage: 562 ms
