input file: ../layer_shapes/CONV/ResNet50/resnet50_1.yaml
input file: ../arch_designs/vector_256.yaml
input file: ./timeloop-mapper.map.yaml
input file: ../layout/resnet50/SRCQPMNHW_Cx32_1.yaml
Start Parsering Crypto
No Crypto specified
Start Parsering Layout
Dimension Order: C-0, M-1, R-2, S-3, N-4, P-5, Q-6
Rank List: S R C Q P M N H W 

Target: RegisterFile
 num_read_ports: 2, num_write_ports: 2
  Data space: Weights
  Type: interline
    Rank: M dimension=1-M, factor=1
    Rank: C dimension=0-C, factor=1
    Rank: R dimension=2-R, factor=1
    Rank: S dimension=3-S, factor=1
  Data space: Inputs
  Type: interline
    Rank: W dimension=(3,6)-(S,Q), factor=1
    Rank: H dimension=(2,5)-(R,P), factor=1
    Rank: N dimension=4-N, factor=1
    Rank: C dimension=0-C, factor=1
  Data space: Outputs
  Type: interline
    Rank: N dimension=4-N, factor=1
    Rank: M dimension=1-M, factor=1
    Rank: P dimension=5-P, factor=1
    Rank: Q dimension=6-Q, factor=1
  Data space: Weights
  Type: intraline
    Rank: C dimension=0-C, factor=1
    Rank: M dimension=1-M, factor=1
    Rank: R dimension=2-R, factor=1
    Rank: S dimension=3-S, factor=1
  Data space: Inputs
  Type: intraline
    Rank: N dimension=4-N, factor=1
    Rank: C dimension=0-C, factor=1
    Rank: H dimension=(2,5)-(R,P), factor=1
    Rank: W dimension=(3,6)-(S,Q), factor=1
  Data space: Outputs
  Type: intraline
    Rank: N dimension=4-N, factor=1
    Rank: M dimension=1-M, factor=1
    Rank: Q dimension=6-Q, factor=1
    Rank: P dimension=5-P, factor=1
Target: GlobalBuffer
 num_read_ports: 2, num_write_ports: 2
  Data space: Weights
  Type: interline
    Rank: M dimension=1-M, factor=1
    Rank: C dimension=0-C, factor=1
    Rank: R dimension=2-R, factor=3
    Rank: S dimension=3-S, factor=3
  Data space: Inputs
  Type: interline
    Rank: W dimension=(3,6)-(S,Q), factor=1
    Rank: H dimension=(2,5)-(R,P), factor=1
    Rank: N dimension=4-N, factor=1
    Rank: C dimension=0-C, factor=1
  Data space: Outputs
  Type: interline
    Rank: N dimension=4-N, factor=1
    Rank: M dimension=1-M, factor=1
    Rank: P dimension=5-P, factor=28
    Rank: Q dimension=6-Q, factor=4
  Data space: Weights
  Type: intraline
    Rank: M dimension=1-M, factor=1
    Rank: C dimension=0-C, factor=3
    Rank: R dimension=2-R, factor=3
    Rank: S dimension=3-S, factor=3
  Data space: Inputs
  Type: intraline
    Rank: W dimension=(3,6)-(S,Q), factor=3
    Rank: H dimension=(2,5)-(R,P), factor=3
    Rank: N dimension=4-N, factor=1
    Rank: C dimension=0-C, factor=3
  Data space: Outputs
  Type: intraline
    Rank: N dimension=4-N, factor=1
    Rank: M dimension=1-M, factor=1
    Rank: P dimension=5-P, factor=1
    Rank: Q dimension=6-Q, factor=32
Target: MainMemory
 num_read_ports: 2, num_write_ports: 2
  Data space: Weights
  Type: interline
    Rank: M dimension=1-M, factor=64
    Rank: C dimension=0-C, factor=1
    Rank: R dimension=2-R, factor=3
    Rank: S dimension=3-S, factor=3
  Data space: Inputs
  Type: interline
    Rank: W dimension=(3,6)-(S,Q), factor=75
    Rank: H dimension=(2,5)-(R,P), factor=75
    Rank: N dimension=4-N, factor=1
    Rank: C dimension=0-C, factor=1
  Data space: Outputs
  Type: interline
    Rank: N dimension=4-N, factor=1
    Rank: M dimension=1-M, factor=64
    Rank: P dimension=5-P, factor=112
    Rank: Q dimension=6-Q, factor=4
  Data space: Weights
  Type: intraline
    Rank: M dimension=1-M, factor=1
    Rank: C dimension=0-C, factor=3
    Rank: R dimension=2-R, factor=3
    Rank: S dimension=3-S, factor=3
  Data space: Inputs
  Type: intraline
    Rank: W dimension=(3,6)-(S,Q), factor=3
    Rank: H dimension=(2,5)-(R,P), factor=3
    Rank: N dimension=4-N, factor=1
    Rank: C dimension=0-C, factor=3
  Data space: Outputs
  Type: intraline
    Rank: N dimension=4-N, factor=1
    Rank: M dimension=1-M, factor=1
    Rank: P dimension=5-P, factor=1
    Rank: Q dimension=6-Q, factor=32
mapping analysis
iter->dimension=6-Q in [0, 2, 1) iter->residual_end=2
iter->dimension=5-P in [0, 28, 1) iter->residual_end=28
iter->dimension=1-M in [0, 4, 1) iter->residual_end=4
iter->dimension=6-Q in [0, 2, 1) iter->residual_end=2
iter->dimension=2-R in [0, 7, 1) iter->residual_end=7
iter->dimension=3-S in [0, 7, 1) iter->residual_end=7
iter->dimension=5-P in [0, 4, 1) iter->residual_end=4
iter->dimension=1-M in [0, 16, 1) iter->residual_end=16
iter->dimension=0-C in [0, 3, 1) iter->residual_end=3
iter->dimension=6-Q in [0, 28, 1) iter->residual_end=28
nest->storage_tiling_boundaries[0]=0
nest->storage_tiling_boundaries[1]=7
nest->storage_tiling_boundaries[2]=9
Evaluate Storage Level 0 -- RegisterFile
start layout evaluation
# PreCheck -- return if there is no spatial request or subtile=1
mapping Parallelism: Q28 
subtile size: 
Skip bank conflict analysis because of (1) no spatial access request and (2) subtile size = 1;

 data space id = 0  metadata_action -- fine_grained_data_accesses: 21952
 data space id = 0  metadata_action -- fine_grained_data_accesses: 614656
 data space id = 2  metadata_action -- fine_grained_data_accesses: 602112
 data space id = 2  metadata_action -- fine_grained_data_accesses: 614656
Evaluate Storage Level 1 -- GlobalBuffer
start layout evaluation
# PreCheck -- return if there is no spatial request or subtile=1
mapping Parallelism: C3X M16X P4X S7 R7 Q2 M4 
subtile size: Q28 
compute_cycles=28
tile.GetDataSpaceName()=Weights
## Phase 2 -- spatial bank conflict checking
 *** step 1 *** 
 *** step 2 *** 
 *** step 3 *** 
rank_id C mapping_parallelism=3 binding_parallelism=3
rank_id M mapping_parallelism=16 binding_parallelism=1
 *** step 4 *** 
rank:M	 Accesses[x lines]:16   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 16  frequency counts = 1

rank:M	 Accesses[x + 1 lines]:17	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 17  frequency counts = 0

rank:M	 Accesses[x lines]:16   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 32  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:17	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 34  frequency counts = 0

average lines requested = 16  total counts = 1 total_data_requested=48  compute_cycles=1
average line requested (layout modeling) = 16 average lines requested (bandwidth modeling) = 1.5 bw/layout = 0.09375
spatial-check: bank conflict slowdown caused by Weights is 0.125
## Phase 3 -- next subtile bank conflict checking
 *** step 1 *** 
all related rank has mapping parallelism = 1
subtile-check: bank conflict slowdown caused by Weights is 1
overall bank conflict slowdown caused by Weights is 1

spatial_check_num_access_ratio_bw_over_layout=0.09375 subtile_check_num_access_ratio_bw_over_layout=1
num_access_ratio=0.09375
num of lines before correction = 9408  after correction =100352
num of lines before correction = 1053696  after correction =11239424
tile.GetDataSpaceName()=Inputs
## Phase 2 -- spatial bank conflict checking
 *** step 1 *** 
rank:W  dimension: 3 6 
rank:H  dimension: 2 5 
 *** step 2 *** 
 *** step 3 *** 
rank_id C mapping_parallelism=3 binding_parallelism=3
rank_id H mapping_parallelism=7 binding_parallelism=3
 *** step 4 *** 
rank:H	 Accesses[x lines]:3   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 3  frequency counts = 1

rank:H	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 4  frequency counts = 0

rank:H	 Accesses[x lines]:3   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 6  frequency counts = 0

rank:H	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 8  frequency counts = 0

average lines requested = 3  total counts = 1 total_data_requested=21  compute_cycles=1
average line requested (layout modeling) = 3 average lines requested (bandwidth modeling) = 0.65625 bw/layout = 0.21875
spatial-check: bank conflict slowdown caused by Inputs is 0.5
## Phase 3 -- next subtile bank conflict checking
 *** step 1 *** 
rank:W  dimension: 3 6 
rank:H  dimension: 2 5 
 *** step 2 *** 
 *** step 3 *** 
rank_id W mapping_parallelism=55 binding_parallelism=3
 *** step 4 *** 
rank:W	 Accesses[x lines]:19   	  frequency_counts:1
Current bucket: total lines requested = 19  frequency counts = 1

rank:W	 Accesses[x + 1 lines]:20	  frequency_counts:0
Current bucket: total lines requested = 20  frequency counts = 0

average lines requested = 19  total counts = 1 total_data_requested=55  compute_cycles=28
average line requested (layout modeling) = 19 average lines requested (bandwidth modeling) = 1.71875 bw/layout = 0.0904605
subtile-check: bank conflict slowdown caused by Inputs is 1
overall bank conflict slowdown caused by Inputs is 1

spatial_check_num_access_ratio_bw_over_layout=0.21875 subtile_check_num_access_ratio_bw_over_layout=0.0904605
num_access_ratio=0.0197882
num of lines before correction = 160758  after correction =8123915
num of lines before correction = 7375872  after correction =372740170
tile.GetDataSpaceName()=Outputs
Skipping masked data space Outputs
overall_slowdown_ = 1


 data space id = 0  metadata_action -- fine_grained_data_accesses: 100352
 data space id = 0  metadata_action -- fine_grained_data_accesses: 11239424
 data space id = 1  metadata_action -- fine_grained_data_accesses: 8123915
 data space id = 1  metadata_action -- fine_grained_data_accesses: 372740170
Evaluate Storage Level 2 -- MainMemory
start layout evaluation
# PreCheck -- return if there is no spatial request or subtile=1
mapping Parallelism: P28 Q2 
subtile size: Q28 C3X M16X P4X S7 R7 Q2 M4 
compute_cycles=10976
tile.GetDataSpaceName()=Weights
## Phase 2 -- spatial bank conflict checking
spatial-check: bank conflict slowdown caused by Weights is 0
## Phase 3 -- next subtile bank conflict checking
 *** step 1 *** 
 *** step 2 *** 
 *** step 3 *** 
rank_id S mapping_parallelism=7 binding_parallelism=3
rank_id R mapping_parallelism=7 binding_parallelism=3
rank_id C mapping_parallelism=3 binding_parallelism=3
rank_id M mapping_parallelism=64 binding_parallelism=1
 *** step 4 *** 
rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 576  frequency counts = 1

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 585  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 1152  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 1170  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 768  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 780  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 1536  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x lines]:3   	  frequency_counts:1
Current bucket: total lines requested = 1560  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 768  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 780  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 1536  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x lines]:3   	  frequency_counts:1
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 1560  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 1024  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 1040  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 2048  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
rank:R	 Accesses[x + 1 lines]:4	  frequency_counts:0
rank:S	 Accesses[x + 1 lines]:4	  frequency_counts:0
Current bucket: total lines requested = 2080  frequency counts = 0

average lines requested = 576  total counts = 1 total_data_requested=9408  compute_cycles=10976
average line requested (layout modeling) = 576 average lines requested (bandwidth modeling) = 294 bw/layout = 0.510417
subtile-check: bank conflict slowdown caused by Weights is 1
overall bank conflict slowdown caused by Weights is 1

spatial_check_num_access_ratio_bw_over_layout=0 subtile_check_num_access_ratio_bw_over_layout=0.510417
num_access_ratio=0
num of lines before correction = 9408  after correction =0
tile.GetDataSpaceName()=Inputs
## Phase 2 -- spatial bank conflict checking
spatial-check: bank conflict slowdown caused by Inputs is 0
## Phase 3 -- next subtile bank conflict checking
 *** step 1 *** 
rank:W  dimension: 3 6 
rank:H  dimension: 2 5 
 *** step 2 *** 
 *** step 3 *** 
rank_id C mapping_parallelism=3 binding_parallelism=3
rank_id H mapping_parallelism=13 binding_parallelism=3
rank_id W mapping_parallelism=117 binding_parallelism=3
 *** step 4 *** 
rank:W	 Accesses[x lines]:39   	  frequency_counts:1
rank:H	 Accesses[x lines]:5   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 195  frequency counts = 1

rank:W	 Accesses[x + 1 lines]:40	  frequency_counts:0
rank:H	 Accesses[x lines]:5   	  frequency_counts:1
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 200  frequency counts = 0

rank:W	 Accesses[x lines]:39   	  frequency_counts:1
rank:H	 Accesses[x + 1 lines]:6	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 234  frequency counts = 0

rank:W	 Accesses[x + 1 lines]:40	  frequency_counts:0
rank:H	 Accesses[x + 1 lines]:6	  frequency_counts:0
rank:C	 Accesses[x lines]:1   	  frequency_counts:1
Current bucket: total lines requested = 240  frequency counts = 0

rank:W	 Accesses[x lines]:39   	  frequency_counts:1
rank:H	 Accesses[x lines]:5   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 390  frequency counts = 0

rank:W	 Accesses[x + 1 lines]:40	  frequency_counts:0
rank:H	 Accesses[x lines]:5   	  frequency_counts:1
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 400  frequency counts = 0

rank:W	 Accesses[x lines]:39   	  frequency_counts:1
rank:H	 Accesses[x + 1 lines]:6	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 468  frequency counts = 0

rank:W	 Accesses[x + 1 lines]:40	  frequency_counts:0
rank:H	 Accesses[x + 1 lines]:6	  frequency_counts:0
rank:C	 Accesses[x + 1 lines]:2	  frequency_counts:0
Current bucket: total lines requested = 480  frequency counts = 0

average lines requested = 195  total counts = 1 total_data_requested=4563  compute_cycles=10976
average line requested (layout modeling) = 195 average lines requested (bandwidth modeling) = 142.594 bw/layout = 0.73125
subtile-check: bank conflict slowdown caused by Inputs is 1
overall bank conflict slowdown caused by Inputs is 1

spatial_check_num_access_ratio_bw_over_layout=0 subtile_check_num_access_ratio_bw_over_layout=0.73125
num_access_ratio=0
num of lines before correction = 160758  after correction =0
tile.GetDataSpaceName()=Outputs
## Phase 2 -- spatial bank conflict checking
spatial-check: bank conflict slowdown caused by Outputs is 0
## Phase 3 -- next subtile bank conflict checking
 *** step 1 *** 
 *** step 2 *** 
 *** step 3 *** 
rank_id Q mapping_parallelism=56 binding_parallelism=32
rank_id P mapping_parallelism=4 binding_parallelism=1
rank_id M mapping_parallelism=64 binding_parallelism=1
 *** step 4 *** 
rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:P	 Accesses[x lines]:4   	  frequency_counts:1
rank:Q	 Accesses[x lines]:2   	  frequency_counts:2
Current bucket: total lines requested = 512  frequency counts = 2

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:P	 Accesses[x lines]:4   	  frequency_counts:1
rank:Q	 Accesses[x lines]:2   	  frequency_counts:2
Current bucket: total lines requested = 520  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:P	 Accesses[x + 1 lines]:5	  frequency_counts:0
rank:Q	 Accesses[x lines]:2   	  frequency_counts:2
Current bucket: total lines requested = 640  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:P	 Accesses[x + 1 lines]:5	  frequency_counts:0
rank:Q	 Accesses[x lines]:2   	  frequency_counts:2
Current bucket: total lines requested = 650  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:P	 Accesses[x lines]:4   	  frequency_counts:1
rank:Q	 Accesses[x + 1 lines]:3	  frequency_counts:2
Current bucket: total lines requested = 768  frequency counts = 2

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:P	 Accesses[x lines]:4   	  frequency_counts:1
rank:Q	 Accesses[x + 1 lines]:3	  frequency_counts:2
Current bucket: total lines requested = 780  frequency counts = 0

rank:M	 Accesses[x lines]:64   	  frequency_counts:1
rank:P	 Accesses[x + 1 lines]:5	  frequency_counts:0
rank:Q	 Accesses[x + 1 lines]:3	  frequency_counts:2
Current bucket: total lines requested = 960  frequency counts = 0

rank:M	 Accesses[x + 1 lines]:65	  frequency_counts:0
rank:P	 Accesses[x + 1 lines]:5	  frequency_counts:0
rank:Q	 Accesses[x + 1 lines]:3	  frequency_counts:2
Current bucket: total lines requested = 975  frequency counts = 0

average lines requested = 2560  total counts = 4 total_data_requested=14336  compute_cycles=10976
average line requested (layout modeling) = 640 average lines requested (bandwidth modeling) = 448 bw/layout = 0.7
subtile-check: bank conflict slowdown caused by Outputs is 1
overall bank conflict slowdown caused by Outputs is 1

spatial_check_num_access_ratio_bw_over_layout=0 subtile_check_num_access_ratio_bw_over_layout=0.7
num_access_ratio=0
num of lines before correction = 802816  after correction =0
overall_slowdown_ = 1


Utilization = 0.75 | pJ/Compute =   24.721 | Cycles = 614656
