impl_lib: AAA_SAR_lay
impl_cell: AAA_Comp_Tri
root_dir: gen_outputs/bag_sar
lay_class: xbase.layout.mos.top.GenericWrapper
#lay_class: bag3_digital.layout.stdcells.util.STDCellWrapper

params:
#  draw_taps: True
  cls_name: skywater130_bag3_sar_adc.layout.sar_comp.SARCompCore
  params:
    substrate_row: False
    vertical_out: True
    seg_dict:
      preamp:
        in: 8
        cas: 16
        os: 2
        load: 8
        tail: 12
      half_latch:
        in: 12
        cp: 12
        tail: 16
      dyn_latch:
        in: 16
        nfb: 12
        pfb: 18
        tail: 20
    w_dict:
      preamp:
        in: 84
        cas: 84
        os: 84
        load: 110
        tail: 84
      half_latch:
        tail: 110
        in: 84
        cp: 110
      dyn_latch:
        in: 84
        nfb: 84
        pfb: 110
        tail: 84
    pinfo:
      tiles:
        - name: ptap_tile0
        - name: preamp_tile
        - name: ntap_tile0
          flip: True
        - name: half_latch_tile
          flip: True
        - name: ptap_tile1
        - name: dynamic_latch_tile
        - name: ntap_tile1
          flip: True
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths:
            sig: {2: 1}
            clk: {2: 1}
            sup: {2: 1}
          tr_spaces: {}
        place_info:
          ntap_tile0:
            priority: 2
            row_specs:
              - mos_type: ntap
                width: 84
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile0:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ntap_tile1:
            priority: 2
            row_specs:
              - mos_type: ntap
                width: 84
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile1:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          half_latch_tile:
            priority: 1
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sig<0:1>']
                top_wires: ['sig<0:1>']
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
                flip: True
          dynamic_latch_tile:
            priority: 1
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sig<0:1>']
                top_wires: ['sig<0:1>']
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:2>']
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:2>']
                flip: True
          preamp_tile:
            priority: 1
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sig<0:1>']
                top_wires: ['sig<0:2>']
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                top_wires: ['sig<0:2>']
                flip: True
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                top_wires: ['sig<0:2>']
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
                flip: True
        abut_list:
          - edges: [[ptap_tile0, 1], [preamp_tile, 0]]
          - edges: [[ntap_tile0, 1], [preamp_tile, 1]]
          - edges: [[ntap_tile0, 0], [half_latch_tile, 1]]
          - edges: [[ptap_tile1, 0], [half_latch_tile, 0]]
          - edges: [[ntap_tile1, 1], [dynamic_latch_tile, 1]]
          - edges: [[ptap_tile1, 1], [dynamic_latch_tile, 0]]
