// Seed: 723491946
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (id_3);
  wire id_4, id_5, id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  bufif0 primCall (id_1, id_2, id_4);
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = -1;
endmodule
module module_3 ();
  assign id_1 = id_1;
  assign id_2 = id_2;
  always if (id_1) id_1 = -1;
  wire id_3;
  assign id_1 = 1'h0;
endmodule
