Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 22:40:32 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.440        0.000                      0                  695        0.089        0.000                      0                  695        3.750        0.000                       0                   384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.440        0.000                      0                  695        0.089        0.000                      0                  695        3.750        0.000                       0                   384  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 2.435ns (43.450%)  route 3.169ns (56.550%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.368 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.691 r  U_CLOCK/clk_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.691    U_CLOCK/clk_counter_reg[24]_i_1_n_6
    SLICE_X10Y16         FDCE                                         r  U_CLOCK/clk_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.444    14.785    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_CLOCK/clk_counter_reg[25]/C
                         clock pessimism              0.273    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X10Y16         FDCE (Setup_fdce_C_D)        0.109    15.132    U_CLOCK/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 2.351ns (42.589%)  route 3.169ns (57.411%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.368 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.607 r  U_CLOCK/clk_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.607    U_CLOCK/clk_counter_reg[24]_i_1_n_5
    SLICE_X10Y16         FDCE                                         r  U_CLOCK/clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.444    14.785    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_CLOCK/clk_counter_reg[26]/C
                         clock pessimism              0.273    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X10Y16         FDCE (Setup_fdce_C_D)        0.109    15.132    U_CLOCK/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 2.331ns (42.380%)  route 3.169ns (57.620%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.368 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.587 r  U_CLOCK/clk_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.587    U_CLOCK/clk_counter_reg[24]_i_1_n_7
    SLICE_X10Y16         FDCE                                         r  U_CLOCK/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.444    14.785    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  U_CLOCK/clk_counter_reg[24]/C
                         clock pessimism              0.273    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X10Y16         FDCE (Setup_fdce_C_D)        0.109    15.132    U_CLOCK/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.318ns (42.244%)  route 3.169ns (57.756%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.574 r  U_CLOCK/clk_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.574    U_CLOCK/clk_counter_reg[20]_i_1_n_6
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.445    14.786    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[21]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.109    15.133    U_CLOCK/clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 2.310ns (42.159%)  route 3.169ns (57.841%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.566 r  U_CLOCK/clk_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.566    U_CLOCK/clk_counter_reg[20]_i_1_n_4
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.445    14.786    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[23]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.109    15.133    U_CLOCK/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.234ns (41.346%)  route 3.169ns (58.654%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.490 r  U_CLOCK/clk_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.490    U_CLOCK/clk_counter_reg[20]_i_1_n_5
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.445    14.786    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[22]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.109    15.133    U_CLOCK/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 2.214ns (41.128%)  route 3.169ns (58.872%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.251    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.470 r  U_CLOCK/clk_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.470    U_CLOCK/clk_counter_reg[20]_i_1_n_7
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.445    14.786    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  U_CLOCK/clk_counter_reg[20]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.109    15.133    U_CLOCK/clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.201ns (40.985%)  route 3.169ns (59.015%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.457 r  U_CLOCK/clk_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.457    U_CLOCK/clk_counter_reg[16]_i_1_n_6
    SLICE_X10Y14         FDCE                                         r  U_CLOCK/clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.446    14.787    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  U_CLOCK/clk_counter_reg[17]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y14         FDCE (Setup_fdce_C_D)        0.109    15.134    U_CLOCK/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 2.193ns (40.897%)  route 3.169ns (59.103%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.449 r  U_CLOCK/clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.449    U_CLOCK/clk_counter_reg[16]_i_1_n_4
    SLICE_X10Y14         FDCE                                         r  U_CLOCK/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.446    14.787    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  U_CLOCK/clk_counter_reg[19]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y14         FDCE (Setup_fdce_C_D)        0.109    15.134    U_CLOCK/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 2.117ns (40.048%)  route 3.169ns (59.952%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.566     5.087    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CLOCK/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_CLOCK/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.676     6.281    U_CLOCK/clk_counter_reg[7]
    SLICE_X11Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.405 r  U_CLOCK/o_sec[5]_i_10/O
                         net (fo=2, routed)           0.949     7.354    U_CLOCK/o_sec[5]_i_10_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.478 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=1, routed)           0.712     8.190    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.314 r  U_CLOCK/clk_counter[0]_i_7/O
                         net (fo=28, routed)          0.832     9.146    U_CLOCK/clk_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  U_CLOCK/clk_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.270    U_CLOCK/clk_counter[0]_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.783 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.017    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.373 r  U_CLOCK/clk_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.373    U_CLOCK/clk_counter_reg[16]_i_1_n_5
    SLICE_X10Y14         FDCE                                         r  U_CLOCK/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         1.446    14.787    U_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  U_CLOCK/clk_counter_reg[18]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y14         FDCE (Setup_fdce_C_D)        0.109    15.134    U_CLOCK/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.204     1.782    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD3
    SLICE_X10Y22         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.692    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=22, routed)          0.278     1.855    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.553     1.436    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=22, routed)          0.278     1.855    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=383, routed)         0.823     1.950    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y20    U_Btn_DB_CLEAR/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y18    U_Btn_DB_MIN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y18    U_Btn_DB_RUN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y18    U_Btn_DB_RUN/prev_rx_done_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y18    U_Btn_DB_SEC/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y16    U_CLOCK/btn_hour_processed_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y13    U_CLOCK/btn_min_processed_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y16   U_CLOCK/btn_sec_processed_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y15   U_CLOCK/clk_counter_reg[21]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y25    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK



