<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/jutilisepingouin/Zepha/Programmation/fpga/synth/impl/gwsynthesis/synth.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/jutilisepingouin/Zepha/Programmation/fpga/synth/src/synth.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 20 13:46:41 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>162</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>91</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>nclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fctrl/nclkbuf_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>226.918(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>nclk</td>
<td>100.000(MHz)</td>
<td>412.286(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>nclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>nclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.593</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.372</td>
</tr>
<tr>
<td>2</td>
<td>5.593</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.372</td>
</tr>
<tr>
<td>3</td>
<td>5.593</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.372</td>
</tr>
<tr>
<td>4</td>
<td>5.593</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.372</td>
</tr>
<tr>
<td>5</td>
<td>5.593</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.372</td>
</tr>
<tr>
<td>6</td>
<td>5.656</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/nclkbuf_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.309</td>
</tr>
<tr>
<td>7</td>
<td>5.737</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.228</td>
</tr>
<tr>
<td>8</td>
<td>5.737</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.228</td>
</tr>
<tr>
<td>9</td>
<td>5.737</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.228</td>
</tr>
<tr>
<td>10</td>
<td>5.737</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.228</td>
</tr>
<tr>
<td>11</td>
<td>5.737</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_10_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.228</td>
</tr>
<tr>
<td>12</td>
<td>5.737</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_11_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.228</td>
</tr>
<tr>
<td>13</td>
<td>5.741</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.224</td>
</tr>
<tr>
<td>14</td>
<td>5.741</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.224</td>
</tr>
<tr>
<td>15</td>
<td>5.741</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.224</td>
</tr>
<tr>
<td>16</td>
<td>5.741</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.224</td>
</tr>
<tr>
<td>17</td>
<td>5.748</td>
<td>fctrl/count_max_1_s1/Q</td>
<td>fctrl/counter_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.217</td>
</tr>
<tr>
<td>18</td>
<td>5.835</td>
<td>fctrl/count_max_0_s0/Q</td>
<td>fctrl/nclkbuf_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.130</td>
</tr>
<tr>
<td>19</td>
<td>6.380</td>
<td>fctrl/upbuf_s0/Q</td>
<td>fctrl/count_max_10_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.585</td>
</tr>
<tr>
<td>20</td>
<td>6.380</td>
<td>fctrl/upbuf_s0/Q</td>
<td>fctrl/count_max_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.585</td>
</tr>
<tr>
<td>21</td>
<td>6.380</td>
<td>fctrl/upbuf_s0/Q</td>
<td>fctrl/count_max_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.585</td>
</tr>
<tr>
<td>22</td>
<td>6.380</td>
<td>fctrl/upbuf_s0/Q</td>
<td>fctrl/count_max_11_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.585</td>
</tr>
<tr>
<td>23</td>
<td>6.380</td>
<td>fctrl/upbuf_s0/Q</td>
<td>fctrl/count_max_13_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.585</td>
</tr>
<tr>
<td>24</td>
<td>6.388</td>
<td>fctrl/upbuf_s0/Q</td>
<td>fctrl/count_max_12_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.577</td>
</tr>
<tr>
<td>25</td>
<td>6.571</td>
<td>fctrl/upbuf_s0/Q</td>
<td>fctrl/count_max_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.394</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>saw/addr_2_s0/Q</td>
<td>saw/addr_2_s0/D</td>
<td>nclk:[R]</td>
<td>nclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>saw/addr_6_s0/Q</td>
<td>saw/addr_6_s0/D</td>
<td>nclk:[R]</td>
<td>nclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>fctrl/counter_0_s0/Q</td>
<td>fctrl/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>fctrl/counter_2_s0/Q</td>
<td>fctrl/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>fctrl/counter_6_s0/Q</td>
<td>fctrl/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>fctrl/counter_8_s0/Q</td>
<td>fctrl/counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>fctrl/counter_14_s0/Q</td>
<td>fctrl/counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>fctrl/counter_12_s0/Q</td>
<td>fctrl/counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.430</td>
<td>fctrl/count_max_12_s1/Q</td>
<td>fctrl/count_max_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>10</td>
<td>0.542</td>
<td>fctrl/counter_4_s0/Q</td>
<td>fctrl/counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>11</td>
<td>0.542</td>
<td>fctrl/counter_7_s0/Q</td>
<td>fctrl/counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>12</td>
<td>0.542</td>
<td>fctrl/counter_10_s0/Q</td>
<td>fctrl/counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>13</td>
<td>0.542</td>
<td>fctrl/counter_11_s0/Q</td>
<td>fctrl/counter_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>14</td>
<td>0.542</td>
<td>saw/addr_3_s0/Q</td>
<td>saw/addr_3_s0/D</td>
<td>nclk:[R]</td>
<td>nclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>15</td>
<td>0.542</td>
<td>saw/addr_4_s0/Q</td>
<td>saw/addr_4_s0/D</td>
<td>nclk:[R]</td>
<td>nclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>16</td>
<td>0.546</td>
<td>fctrl/count_max_5_s1/Q</td>
<td>fctrl/count_max_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>17</td>
<td>0.546</td>
<td>fctrl/counter_13_s0/Q</td>
<td>fctrl/counter_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>18</td>
<td>0.547</td>
<td>fctrl/count_max_8_s1/Q</td>
<td>fctrl/count_max_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>19</td>
<td>0.547</td>
<td>fctrl/counter_15_s0/Q</td>
<td>fctrl/counter_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>20</td>
<td>0.547</td>
<td>saw/addr_5_s0/Q</td>
<td>saw/addr_5_s0/D</td>
<td>nclk:[R]</td>
<td>nclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>21</td>
<td>0.549</td>
<td>saw/addr_7_s0/Q</td>
<td>saw/addr_7_s0/D</td>
<td>nclk:[R]</td>
<td>nclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>22</td>
<td>0.550</td>
<td>fctrl/counter_3_s0/Q</td>
<td>fctrl/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>23</td>
<td>0.550</td>
<td>fctrl/count_max_9_s1/Q</td>
<td>fctrl/count_max_10_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>24</td>
<td>0.556</td>
<td>fctrl/count_max_7_s1/Q</td>
<td>fctrl/count_max_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>25</td>
<td>0.557</td>
<td>saw/addr_0_s0/Q</td>
<td>saw/addr_0_s0/D</td>
<td>nclk:[R]</td>
<td>nclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/downbuf_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/counter_15_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/counter_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/counter_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/count_max_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/count_max_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/counter_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/count_max_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/count_max_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fctrl/counter_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.701</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">fctrl/counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>fctrl/counter_1_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>fctrl/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 19.557%; route: 3.285, 75.137%; tC2Q: 0.232, 5.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.701</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>fctrl/counter_2_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>fctrl/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 19.557%; route: 3.285, 75.137%; tC2Q: 0.232, 5.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.701</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td style=" font-weight:bold;">fctrl/counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td>fctrl/counter_3_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[1][B]</td>
<td>fctrl/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 19.557%; route: 3.285, 75.137%; tC2Q: 0.232, 5.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.701</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td style=" font-weight:bold;">fctrl/counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td>fctrl/counter_4_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[2][A]</td>
<td>fctrl/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 19.557%; route: 3.285, 75.137%; tC2Q: 0.232, 5.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.701</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][B]</td>
<td style=" font-weight:bold;">fctrl/counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][B]</td>
<td>fctrl/counter_5_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[2][B]</td>
<td>fctrl/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 19.557%; route: 3.285, 75.137%; tC2Q: 0.232, 5.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/nclkbuf_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>fctrl/n46_s48/I1</td>
</tr>
<tr>
<td>9.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s48/F</td>
</tr>
<tr>
<td>9.638</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" font-weight:bold;">fctrl/nclkbuf_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 25.481%; route: 2.979, 69.135%; tC2Q: 0.232, 5.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.557</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>fctrl/counter_6_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>fctrl/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.224%; route: 3.141, 74.289%; tC2Q: 0.232, 5.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.557</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">fctrl/counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>fctrl/counter_7_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>fctrl/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.224%; route: 3.141, 74.289%; tC2Q: 0.232, 5.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.557</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>fctrl/counter_8_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>fctrl/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.224%; route: 3.141, 74.289%; tC2Q: 0.232, 5.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.557</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td style=" font-weight:bold;">fctrl/counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td>fctrl/counter_9_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[1][B]</td>
<td>fctrl/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.224%; route: 3.141, 74.289%; tC2Q: 0.232, 5.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.557</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">fctrl/counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>fctrl/counter_10_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>fctrl/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.224%; route: 3.141, 74.289%; tC2Q: 0.232, 5.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.557</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" font-weight:bold;">fctrl/counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>fctrl/counter_11_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>fctrl/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.224%; route: 3.141, 74.289%; tC2Q: 0.232, 5.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.553</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>fctrl/counter_12_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>fctrl/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.241%; route: 3.137, 74.267%; tC2Q: 0.232, 5.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.553</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" font-weight:bold;">fctrl/counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>fctrl/counter_13_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>fctrl/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.241%; route: 3.137, 74.267%; tC2Q: 0.232, 5.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.553</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>fctrl/counter_14_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>fctrl/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.241%; route: 3.137, 74.267%; tC2Q: 0.232, 5.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.553</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" font-weight:bold;">fctrl/counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td>fctrl/counter_15_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C28[1][B]</td>
<td>fctrl/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.241%; route: 3.137, 74.267%; tC2Q: 0.232, 5.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/Q</td>
</tr>
<tr>
<td>7.467</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>fctrl/n46_s32/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s32/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>fctrl/n46_s33/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s33/COUT</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>fctrl/n46_s34/CIN</td>
</tr>
<tr>
<td>7.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s34/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>fctrl/n46_s35/CIN</td>
</tr>
<tr>
<td>7.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s35/COUT</td>
</tr>
<tr>
<td>7.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>fctrl/n46_s36/CIN</td>
</tr>
<tr>
<td>7.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s36/COUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>fctrl/n46_s37/CIN</td>
</tr>
<tr>
<td>7.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s37/COUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>fctrl/n46_s38/CIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s38/COUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>fctrl/n46_s39/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s39/COUT</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>fctrl/n46_s40/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s40/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>fctrl/n46_s41/CIN</td>
</tr>
<tr>
<td>7.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s41/COUT</td>
</tr>
<tr>
<td>7.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>fctrl/n46_s42/CIN</td>
</tr>
<tr>
<td>7.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s42/COUT</td>
</tr>
<tr>
<td>7.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>fctrl/n46_s43/CIN</td>
</tr>
<tr>
<td>7.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s43/COUT</td>
</tr>
<tr>
<td>7.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>fctrl/n46_s44/CIN</td>
</tr>
<tr>
<td>7.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s44/COUT</td>
</tr>
<tr>
<td>7.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>fctrl/n46_s45/CIN</td>
</tr>
<tr>
<td>7.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n46_s45/COUT</td>
</tr>
<tr>
<td>7.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>fctrl/n46_s46/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n46_s46/COUT</td>
</tr>
<tr>
<td>8.862</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>fctrl/n98_s3/I1</td>
</tr>
<tr>
<td>9.189</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">fctrl/n98_s3/F</td>
</tr>
<tr>
<td>9.547</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>fctrl/counter_0_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>fctrl/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 20.274%; route: 3.130, 74.225%; tC2Q: 0.232, 5.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/nclkbuf_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>fctrl/count_max_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_0_s0/Q</td>
</tr>
<tr>
<td>7.384</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C24[0][A]</td>
<td>fctrl/n64_s32/CIN</td>
</tr>
<tr>
<td>7.419</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s32/COUT</td>
</tr>
<tr>
<td>7.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C24[0][B]</td>
<td>fctrl/n64_s33/CIN</td>
</tr>
<tr>
<td>7.454</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n64_s33/COUT</td>
</tr>
<tr>
<td>7.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C24[1][A]</td>
<td>fctrl/n64_s34/CIN</td>
</tr>
<tr>
<td>7.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s34/COUT</td>
</tr>
<tr>
<td>7.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C24[1][B]</td>
<td>fctrl/n64_s35/CIN</td>
</tr>
<tr>
<td>7.525</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n64_s35/COUT</td>
</tr>
<tr>
<td>7.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C24[2][A]</td>
<td>fctrl/n64_s36/CIN</td>
</tr>
<tr>
<td>7.560</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s36/COUT</td>
</tr>
<tr>
<td>7.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C24[2][B]</td>
<td>fctrl/n64_s37/CIN</td>
</tr>
<tr>
<td>7.595</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n64_s37/COUT</td>
</tr>
<tr>
<td>7.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[0][A]</td>
<td>fctrl/n64_s38/CIN</td>
</tr>
<tr>
<td>7.630</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s38/COUT</td>
</tr>
<tr>
<td>7.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[0][B]</td>
<td>fctrl/n64_s39/CIN</td>
</tr>
<tr>
<td>7.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n64_s39/COUT</td>
</tr>
<tr>
<td>7.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>fctrl/n64_s40/CIN</td>
</tr>
<tr>
<td>7.701</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s40/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td>fctrl/n64_s41/CIN</td>
</tr>
<tr>
<td>7.736</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n64_s41/COUT</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[2][A]</td>
<td>fctrl/n64_s42/CIN</td>
</tr>
<tr>
<td>7.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s42/COUT</td>
</tr>
<tr>
<td>7.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[2][B]</td>
<td>fctrl/n64_s43/CIN</td>
</tr>
<tr>
<td>7.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n64_s43/COUT</td>
</tr>
<tr>
<td>7.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>fctrl/n64_s44/CIN</td>
</tr>
<tr>
<td>7.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s44/COUT</td>
</tr>
<tr>
<td>7.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>fctrl/n64_s45/CIN</td>
</tr>
<tr>
<td>7.877</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n64_s45/COUT</td>
</tr>
<tr>
<td>7.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>fctrl/n64_s46/CIN</td>
</tr>
<tr>
<td>7.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s46/COUT</td>
</tr>
<tr>
<td>8.561</td>
<td>0.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>fctrl/n64_s48/I1</td>
</tr>
<tr>
<td>9.131</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n64_s48/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" font-weight:bold;">fctrl/nclkbuf_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 26.587%; route: 2.800, 67.796%; tC2Q: 0.232, 5.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/upbuf_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>fctrl/upbuf_s0/CLK</td>
</tr>
<tr>
<td>5.560</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">fctrl/upbuf_s0/Q</td>
</tr>
<tr>
<td>5.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>fctrl/n9_s4/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s4/F</td>
</tr>
<tr>
<td>7.253</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>fctrl/n9_s0/I3</td>
</tr>
<tr>
<td>7.715</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s0/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>fctrl/count_max_15_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">fctrl/count_max_15_s3/F</td>
</tr>
<tr>
<td>8.914</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_10_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>fctrl/count_max_10_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>fctrl/count_max_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 36.125%; route: 2.059, 57.432%; tC2Q: 0.231, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/upbuf_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>fctrl/upbuf_s0/CLK</td>
</tr>
<tr>
<td>5.560</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">fctrl/upbuf_s0/Q</td>
</tr>
<tr>
<td>5.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>fctrl/n9_s4/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s4/F</td>
</tr>
<tr>
<td>7.253</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>fctrl/n9_s0/I3</td>
</tr>
<tr>
<td>7.715</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s0/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>fctrl/count_max_15_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">fctrl/count_max_15_s3/F</td>
</tr>
<tr>
<td>8.914</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>fctrl/count_max_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 36.125%; route: 2.059, 57.432%; tC2Q: 0.231, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/upbuf_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>fctrl/upbuf_s0/CLK</td>
</tr>
<tr>
<td>5.560</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">fctrl/upbuf_s0/Q</td>
</tr>
<tr>
<td>5.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>fctrl/n9_s4/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s4/F</td>
</tr>
<tr>
<td>7.253</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>fctrl/n9_s0/I3</td>
</tr>
<tr>
<td>7.715</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s0/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>fctrl/count_max_15_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">fctrl/count_max_15_s3/F</td>
</tr>
<tr>
<td>8.914</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" font-weight:bold;">fctrl/count_max_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>fctrl/count_max_2_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>fctrl/count_max_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 36.125%; route: 2.059, 57.432%; tC2Q: 0.231, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/upbuf_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>fctrl/upbuf_s0/CLK</td>
</tr>
<tr>
<td>5.560</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">fctrl/upbuf_s0/Q</td>
</tr>
<tr>
<td>5.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>fctrl/n9_s4/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s4/F</td>
</tr>
<tr>
<td>7.253</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>fctrl/n9_s0/I3</td>
</tr>
<tr>
<td>7.715</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s0/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>fctrl/count_max_15_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">fctrl/count_max_15_s3/F</td>
</tr>
<tr>
<td>8.914</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td style=" font-weight:bold;">fctrl/count_max_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>fctrl/count_max_11_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>fctrl/count_max_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 36.125%; route: 2.059, 57.432%; tC2Q: 0.231, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/upbuf_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>fctrl/upbuf_s0/CLK</td>
</tr>
<tr>
<td>5.560</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">fctrl/upbuf_s0/Q</td>
</tr>
<tr>
<td>5.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>fctrl/n9_s4/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s4/F</td>
</tr>
<tr>
<td>7.253</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>fctrl/n9_s0/I3</td>
</tr>
<tr>
<td>7.715</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s0/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>fctrl/count_max_15_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">fctrl/count_max_15_s3/F</td>
</tr>
<tr>
<td>8.914</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>fctrl/count_max_13_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>fctrl/count_max_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 36.125%; route: 2.059, 57.432%; tC2Q: 0.231, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/upbuf_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>fctrl/upbuf_s0/CLK</td>
</tr>
<tr>
<td>5.560</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">fctrl/upbuf_s0/Q</td>
</tr>
<tr>
<td>5.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>fctrl/n9_s4/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s4/F</td>
</tr>
<tr>
<td>7.253</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>fctrl/n9_s0/I3</td>
</tr>
<tr>
<td>7.715</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s0/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>fctrl/count_max_15_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">fctrl/count_max_15_s3/F</td>
</tr>
<tr>
<td>8.907</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>fctrl/count_max_12_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>fctrl/count_max_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 36.199%; route: 2.051, 57.344%; tC2Q: 0.231, 6.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/upbuf_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>fctrl/upbuf_s0/CLK</td>
</tr>
<tr>
<td>5.560</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">fctrl/upbuf_s0/Q</td>
</tr>
<tr>
<td>5.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>fctrl/n9_s4/I0</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s4/F</td>
</tr>
<tr>
<td>7.253</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>fctrl/n9_s0/I3</td>
</tr>
<tr>
<td>7.715</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">fctrl/n9_s0/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>fctrl/count_max_15_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">fctrl/count_max_15_s3/F</td>
</tr>
<tr>
<td>8.723</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>fctrl/count_max_3_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>fctrl/count_max_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 38.158%; route: 1.868, 55.036%; tC2Q: 0.231, 6.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw/addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw/addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>saw/addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.106</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">saw/addr_2_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td>saw/n12_s/I1</td>
</tr>
<tr>
<td>2.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" background: #97FFFF;">saw/n12_s/SUM</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">saw/addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>saw/addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>saw/addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw/addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>saw/addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.106</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">saw/addr_6_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td>saw/n8_s/I1</td>
</tr>
<tr>
<td>2.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">saw/n8_s/SUM</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">saw/addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>saw/addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>saw/addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>fctrl/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_0_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>fctrl/n63_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n63_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>fctrl/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>fctrl/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>fctrl/counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_2_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>fctrl/n61_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n61_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>fctrl/counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>fctrl/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>fctrl/counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_6_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[0][A]</td>
<td>fctrl/n57_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n57_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>fctrl/counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>fctrl/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>fctrl/counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_8_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[1][A]</td>
<td>fctrl/n55_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n55_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>fctrl/counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>fctrl/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>fctrl/counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_14_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>fctrl/n49_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n49_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">fctrl/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>fctrl/counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>fctrl/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>fctrl/counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_12_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[0][A]</td>
<td>fctrl/n51_s/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n51_s/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">fctrl/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>fctrl/counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>fctrl/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>fctrl/count_max_12_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_12_s1/Q</td>
</tr>
<tr>
<td>3.792</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>fctrl/n13_s0/I0</td>
</tr>
<tr>
<td>4.024</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n13_s0/F</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>fctrl/count_max_12_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>fctrl/count_max_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td>fctrl/counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C26[2][A]</td>
<td style=" font-weight:bold;">fctrl/counter_4_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[2][A]</td>
<td>fctrl/n59_s/I1</td>
</tr>
<tr>
<td>4.136</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n59_s/SUM</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td style=" font-weight:bold;">fctrl/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td>fctrl/counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[2][A]</td>
<td>fctrl/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>fctrl/counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">fctrl/counter_7_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C27[0][B]</td>
<td>fctrl/n56_s/I1</td>
</tr>
<tr>
<td>4.136</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n56_s/SUM</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">fctrl/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>fctrl/counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>fctrl/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>fctrl/counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">fctrl/counter_10_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C27[2][A]</td>
<td>fctrl/n53_s/I1</td>
</tr>
<tr>
<td>4.136</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">fctrl/n53_s/SUM</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">fctrl/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>fctrl/counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>fctrl/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>fctrl/counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C27[2][B]</td>
<td style=" font-weight:bold;">fctrl/counter_11_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C27[2][B]</td>
<td>fctrl/n52_s/I1</td>
</tr>
<tr>
<td>4.136</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n52_s/SUM</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" font-weight:bold;">fctrl/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>fctrl/counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>fctrl/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw/addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw/addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>saw/addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">saw/addr_3_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[1][B]</td>
<td>saw/n11_s/I1</td>
</tr>
<tr>
<td>2.458</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">saw/n11_s/SUM</td>
</tr>
<tr>
<td>2.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">saw/addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>saw/addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>saw/addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw/addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw/addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>saw/addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">saw/addr_4_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][A]</td>
<td>saw/n10_s/I1</td>
</tr>
<tr>
<td>2.458</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">saw/n10_s/SUM</td>
</tr>
<tr>
<td>2.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">saw/addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>saw/addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>saw/addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>fctrl/count_max_5_s1/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">fctrl/count_max_5_s1/Q</td>
</tr>
<tr>
<td>3.907</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>fctrl/n21_s0/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">fctrl/n21_s0/F</td>
</tr>
<tr>
<td>4.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>fctrl/count_max_4_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>fctrl/count_max_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>fctrl/counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C28[0][B]</td>
<td style=" font-weight:bold;">fctrl/counter_13_s0/Q</td>
</tr>
<tr>
<td>3.907</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>fctrl/n50_s/I1</td>
</tr>
<tr>
<td>4.139</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">fctrl/n50_s/SUM</td>
</tr>
<tr>
<td>4.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" font-weight:bold;">fctrl/counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>fctrl/counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>fctrl/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>fctrl/count_max_8_s1/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C30[2][B]</td>
<td style=" font-weight:bold;">fctrl/count_max_8_s1/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>fctrl/n18_s0/I1</td>
</tr>
<tr>
<td>4.141</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n18_s0/F</td>
</tr>
<tr>
<td>4.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">fctrl/count_max_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>fctrl/count_max_7_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>fctrl/count_max_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td>fctrl/counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C28[1][B]</td>
<td style=" font-weight:bold;">fctrl/counter_15_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>fctrl/n48_s/I1</td>
</tr>
<tr>
<td>4.141</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n48_s/SUM</td>
</tr>
<tr>
<td>4.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" font-weight:bold;">fctrl/counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td>fctrl/counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][B]</td>
<td>fctrl/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw/addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>saw/addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">saw/addr_5_s0/Q</td>
</tr>
<tr>
<td>2.231</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][B]</td>
<td>saw/n9_s/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" background: #97FFFF;">saw/n9_s/SUM</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">saw/addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>saw/addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>saw/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw/addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw/addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>saw/addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">saw/addr_7_s0/Q</td>
</tr>
<tr>
<td>2.232</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td>saw/n7_s/I1</td>
</tr>
<tr>
<td>2.464</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">saw/n7_s/SUM</td>
</tr>
<tr>
<td>2.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">saw/addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>saw/addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>saw/addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.432%; route: 0.127, 22.672%; tC2Q: 0.201, 35.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td>fctrl/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C26[1][B]</td>
<td style=" font-weight:bold;">fctrl/counter_3_s0/Q</td>
</tr>
<tr>
<td>3.911</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][B]</td>
<td>fctrl/n60_s/I1</td>
</tr>
<tr>
<td>4.143</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td style=" background: #97FFFF;">fctrl/n60_s/SUM</td>
</tr>
<tr>
<td>4.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td style=" font-weight:bold;">fctrl/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][B]</td>
<td>fctrl/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][B]</td>
<td>fctrl/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.390%; route: 0.128, 22.750%; tC2Q: 0.201, 35.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>fctrl/count_max_9_s1/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_9_s1/Q</td>
</tr>
<tr>
<td>3.912</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>fctrl/n15_s0/I0</td>
</tr>
<tr>
<td>4.144</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">fctrl/n15_s0/F</td>
</tr>
<tr>
<td>4.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">fctrl/count_max_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>fctrl/count_max_10_s2/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>fctrl/count_max_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>fctrl/count_max_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fctrl/count_max_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>fctrl/count_max_7_s1/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">fctrl/count_max_7_s1/Q</td>
</tr>
<tr>
<td>3.918</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>fctrl/n17_s0/I0</td>
</tr>
<tr>
<td>4.150</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">fctrl/n17_s0/F</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" font-weight:bold;">fctrl/count_max_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>fctrl/count_max_8_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>fctrl/count_max_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.943%; route: 0.134, 23.586%; tC2Q: 0.201, 35.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>saw/addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.106</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">saw/addr_0_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>saw/n14_s2/I0</td>
</tr>
<tr>
<td>2.473</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" background: #97FFFF;">saw/n14_s2/F</td>
</tr>
<tr>
<td>2.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">saw/addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R29C26[2][A]</td>
<td>fctrl/nclkbuf_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>saw/addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>saw/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.904, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/downbuf_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/downbuf_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/downbuf_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/count_max_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/count_max_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/count_max_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/count_max_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/count_max_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/count_max_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/count_max_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/count_max_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/count_max_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/count_max_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/count_max_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/count_max_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fctrl/counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>fctrl/counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>fctrl/counter_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>33</td>
<td>clk_d</td>
<td>5.593</td>
<td>3.468</td>
</tr>
<tr>
<td>18</td>
<td>fctrl/count_max[12]</td>
<td>6.469</td>
<td>0.913</td>
</tr>
<tr>
<td>16</td>
<td>fctrl/n98_8</td>
<td>5.593</td>
<td>0.583</td>
</tr>
<tr>
<td>15</td>
<td>fctrl/n12_10</td>
<td>6.891</td>
<td>0.604</td>
</tr>
<tr>
<td>13</td>
<td>fctrl/count_max_15_8</td>
<td>6.380</td>
<td>0.916</td>
</tr>
<tr>
<td>8</td>
<td>nclk</td>
<td>7.575</td>
<td>3.030</td>
</tr>
<tr>
<td>8</td>
<td>saw/n16_4</td>
<td>7.575</td>
<td>0.910</td>
</tr>
<tr>
<td>5</td>
<td>fctrl/counter[15]</td>
<td>8.095</td>
<td>0.577</td>
</tr>
<tr>
<td>5</td>
<td>fctrl/count_max[6]</td>
<td>6.267</td>
<td>0.904</td>
</tr>
<tr>
<td>5</td>
<td>fctrl/count_max[7]</td>
<td>6.299</td>
<td>0.907</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C49</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
