#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x139e183b0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x139e2e1c0_0 .var "CLK", 0 0;
v0x139e2e260_0 .var "CLR", 0 0;
v0x139e2e300_0 .var "SET", 0 0;
v0x139e2e390_0 .net "q", 3 0, L_0x139e2ec10;  1 drivers
S_0x139e1c4d0 .scope module, "counter" "johnson_counter" 2 7, 3 3 0, S_0x139e183b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SET";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /OUTPUT 4 "q";
L_0x139e2e440 .functor NOT 1, v0x139e2d850_0, C4<0>, C4<0>, C4<0>;
L_0x139e2e670 .functor NOT 1, L_0x139e2e5d0, C4<0>, C4<0>, C4<0>;
L_0x139e2e920 .functor NOT 1, L_0x139e2e880, C4<0>, C4<0>, C4<0>;
L_0x139e2eb40 .functor NOT 1, L_0x139e2eaa0, C4<0>, C4<0>, C4<0>;
v0x139e2dba0_0 .net "CLK", 0 0, v0x139e2e1c0_0;  1 drivers
v0x139e2dcb0_0 .net "CLR", 0 0, v0x139e2e260_0;  1 drivers
v0x139e2ddc0_0 .net "SET", 0 0, v0x139e2e300_0;  1 drivers
v0x139e2ded0_0 .net *"_ivl_15", 0 0, L_0x139e2e880;  1 drivers
v0x139e2df60_0 .net *"_ivl_23", 0 0, L_0x139e2eaa0;  1 drivers
v0x139e2dff0_0 .net *"_ivl_7", 0 0, L_0x139e2e5d0;  1 drivers
v0x139e2e080_0 .net "q", 3 0, L_0x139e2ec10;  alias, 1 drivers
v0x139e2e110_0 .net "q_not3", 0 0, v0x139e2d850_0;  1 drivers
L_0x139e2e4d0 .part L_0x139e2ec10, 0, 1;
L_0x139e2e5d0 .part L_0x139e2ec10, 0, 1;
L_0x139e2e740 .part L_0x139e2ec10, 1, 1;
L_0x139e2e880 .part L_0x139e2ec10, 1, 1;
L_0x139e2e9d0 .part L_0x139e2ec10, 2, 1;
L_0x139e2eaa0 .part L_0x139e2ec10, 2, 1;
L_0x139e2ec10 .concat8 [ 1 1 1 1], v0x139e2c030_0, v0x139e2c820_0, v0x139e2d030_0, v0x139e2d7a0_0;
S_0x139e1a440 .scope module, "sr0" "sr_latch" 3 10, 4 1 0, S_0x139e1c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SET";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "R";
    .port_info 5 /OUTPUT 1 "Q";
    .port_info 6 /OUTPUT 1 "Q_not";
v0x139e1b8d0_0 .net "CLK", 0 0, v0x139e2e1c0_0;  alias, 1 drivers
v0x139e2bf90_0 .net "CLR", 0 0, v0x139e2e260_0;  alias, 1 drivers
v0x139e2c030_0 .var "Q", 0 0;
v0x139e2c0e0_0 .var "Q_not", 0 0;
v0x139e2c180_0 .net "R", 0 0, L_0x139e2e440;  1 drivers
v0x139e2c260_0 .net "S", 0 0, v0x139e2d850_0;  alias, 1 drivers
v0x139e2c300_0 .net "SET", 0 0, v0x139e2e300_0;  alias, 1 drivers
E_0x139e0cb90/0 .event negedge, v0x139e2bf90_0, v0x139e2c300_0;
E_0x139e0cb90/1 .event posedge, v0x139e1b8d0_0;
E_0x139e0cb90 .event/or E_0x139e0cb90/0, E_0x139e0cb90/1;
S_0x139e2c450 .scope module, "sr1" "sr_latch" 3 19, 4 1 0, S_0x139e1c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SET";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "R";
    .port_info 5 /OUTPUT 1 "Q";
    .port_info 6 /OUTPUT 1 "Q_not";
v0x139e2c6c0_0 .net "CLK", 0 0, v0x139e2e1c0_0;  alias, 1 drivers
v0x139e2c770_0 .net "CLR", 0 0, v0x139e2e260_0;  alias, 1 drivers
v0x139e2c820_0 .var "Q", 0 0;
v0x139e2c8d0_0 .var "Q_not", 0 0;
v0x139e2c960_0 .net "R", 0 0, L_0x139e2e670;  1 drivers
v0x139e2ca30_0 .net "S", 0 0, L_0x139e2e4d0;  1 drivers
v0x139e2cac0_0 .net "SET", 0 0, v0x139e2e300_0;  alias, 1 drivers
S_0x139e2cbf0 .scope module, "sr2" "sr_latch" 3 27, 4 1 0, S_0x139e1c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SET";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "R";
    .port_info 5 /OUTPUT 1 "Q";
    .port_info 6 /OUTPUT 1 "Q_not";
v0x139e2ce80_0 .net "CLK", 0 0, v0x139e2e1c0_0;  alias, 1 drivers
v0x139e2cf50_0 .net "CLR", 0 0, v0x139e2e260_0;  alias, 1 drivers
v0x139e2d030_0 .var "Q", 0 0;
v0x139e2d0c0_0 .var "Q_not", 0 0;
v0x139e2d150_0 .net "R", 0 0, L_0x139e2e920;  1 drivers
v0x139e2d220_0 .net "S", 0 0, L_0x139e2e740;  1 drivers
v0x139e2d2b0_0 .net "SET", 0 0, v0x139e2e300_0;  alias, 1 drivers
S_0x139e2d410 .scope module, "sr3" "sr_latch" 3 35, 4 1 0, S_0x139e1c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SET";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "R";
    .port_info 5 /OUTPUT 1 "Q";
    .port_info 6 /OUTPUT 1 "Q_not";
v0x139e2d680_0 .net "CLK", 0 0, v0x139e2e1c0_0;  alias, 1 drivers
v0x139e2d710_0 .net "CLR", 0 0, v0x139e2e260_0;  alias, 1 drivers
v0x139e2d7a0_0 .var "Q", 0 0;
v0x139e2d850_0 .var "Q_not", 0 0;
v0x139e2d900_0 .net "R", 0 0, L_0x139e2eb40;  1 drivers
v0x139e2d9d0_0 .net "S", 0 0, L_0x139e2e9d0;  1 drivers
v0x139e2da60_0 .net "SET", 0 0, v0x139e2e300_0;  alias, 1 drivers
    .scope S_0x139e1a440;
T_0 ;
    %wait E_0x139e0cb90;
    %load/vec4 v0x139e2c300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c0e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x139e2bf90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c0e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x139e2c260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x139e2c180_0;
    %inv;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c0e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x139e2c260_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %load/vec4 v0x139e2c180_0;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c0e0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x139e2c260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v0x139e2c180_0;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2c030_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2c0e0_0, 0;
T_0.10 ;
T_0.8 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x139e2c450;
T_1 ;
    %wait E_0x139e0cb90;
    %load/vec4 v0x139e2cac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c8d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x139e2c770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c8d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x139e2ca30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x139e2c960_0;
    %inv;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c8d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x139e2ca30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x139e2c960_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2c8d0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x139e2ca30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x139e2c960_0;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2c820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2c8d0_0, 0;
T_1.10 ;
T_1.8 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139e2cbf0;
T_2 ;
    %wait E_0x139e0cb90;
    %load/vec4 v0x139e2d2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d0c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x139e2cf50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d0c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x139e2d220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x139e2d150_0;
    %inv;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d0c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x139e2d220_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x139e2d150_0;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d0c0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x139e2d220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x139e2d150_0;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2d030_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2d0c0_0, 0;
T_2.10 ;
T_2.8 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x139e2d410;
T_3 ;
    %wait E_0x139e0cb90;
    %load/vec4 v0x139e2da60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x139e2d710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d850_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x139e2d9d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x139e2d900_0;
    %inv;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d850_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x139e2d9d0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x139e2d900_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139e2d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139e2d850_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x139e2d9d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x139e2d900_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2d7a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x139e2d850_0, 0;
T_3.10 ;
T_3.8 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x139e183b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e2e1c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x139e183b0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x139e2e1c0_0;
    %inv;
    %store/vec4 v0x139e2e1c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x139e183b0;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x139e183b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e2e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e2e260_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e2e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e2e260_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e2e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e2e260_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e2e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e2e260_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e2e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e2e260_0, 0, 1;
    %delay 75, 0;
    %vpi_call 2 22 "$stop" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x139e183b0;
T_7 ;
    %vpi_call 2 27 "$monitor", $time, " q = %4b", v0x139e2e390_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./johnson_counter.v";
    "./sr_latch.v";
