[2025-09-18 02:17:32] START suite=qualcomm_srv trace=srv528_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv528_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3324315 heartbeat IPC: 3.008 cumulative IPC: 3.008 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 6125267 heartbeat IPC: 3.57 cumulative IPC: 3.265 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6125267 cumulative IPC: 3.265 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6125267 cumulative IPC: 3.265 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11913109 heartbeat IPC: 1.728 cumulative IPC: 1.728 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18048693 heartbeat IPC: 1.63 cumulative IPC: 1.677 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23891846 heartbeat IPC: 1.711 cumulative IPC: 1.689 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 29634654 heartbeat IPC: 1.741 cumulative IPC: 1.701 (Simulation time: 00 hr 03 min 05 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 70000014 cycles: 35694826 heartbeat IPC: 1.65 cumulative IPC: 1.691 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 41440275 heartbeat IPC: 1.741 cumulative IPC: 1.699 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 47201412 heartbeat IPC: 1.736 cumulative IPC: 1.704 (Simulation time: 00 hr 05 min 26 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 53085404 heartbeat IPC: 1.7 cumulative IPC: 1.704 (Simulation time: 00 hr 06 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv528_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000024 cycles: 58797224 heartbeat IPC: 1.751 cumulative IPC: 1.709 (Simulation time: 00 hr 07 min 14 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 58119869 cumulative IPC: 1.721 (Simulation time: 00 hr 08 min 10 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 58119869 cumulative IPC: 1.721 (Simulation time: 00 hr 08 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv528_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.721 instructions: 100000004 cycles: 58119869
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.352 Average ROB Occupancy at Mispredict: 84.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00108
BRANCH_INDIRECT: 0.007
BRANCH_CONDITIONAL: 5.34
BRANCH_DIRECT_CALL: 0.00147
BRANCH_INDIRECT_CALL: 0.00185
BRANCH_RETURN: 0.00091


====Backend Stall Breakdown====
ROB_STALL: 777034
LQ_STALL: 80
SQ_STALL: 1278477


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.2256
REPLAY_LOAD: 97.4524
NON_REPLAY_LOAD: 13.985763

== Total ==
ADDR_TRANS: 182323
REPLAY_LOAD: 132048
NON_REPLAY_LOAD: 462663

== Counts ==
ADDR_TRANS: 1117
REPLAY_LOAD: 1355
NON_REPLAY_LOAD: 33081

cpu0->cpu0_STLB TOTAL        ACCESS:     930179 HIT:     887491 MISS:      42688 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     930179 HIT:     887491 MISS:      42688 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 228.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     833996 HIT:     410252 MISS:     423744 MSHR_MERGE:      86076
cpu0->cpu0_L2C LOAD         ACCESS:     462481 HIT:     287539 MISS:     174942 MSHR_MERGE:      22773
cpu0->cpu0_L2C RFO          ACCESS:      63840 HIT:       6542 MISS:      57298 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     124549 HIT:      12961 MISS:     111588 MSHR_MERGE:      63303
cpu0->cpu0_L2C WRITE        ACCESS:      86844 HIT:      86096 MISS:        748 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96282 HIT:      17114 MISS:      79168 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     109501 ISSUED:     109068 USEFUL:      24353 USELESS:       2392
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.73 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15012342 HIT:   14610326 MISS:     402016 MSHR_MERGE:     123991
cpu0->cpu0_L1I LOAD         ACCESS:   15012342 HIT:   14610326 MISS:     402016 MSHR_MERGE:     123991
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27569218 HIT:   26728307 MISS:     840911 MSHR_MERGE:     480526
cpu0->cpu0_L1D LOAD         ACCESS:   14854416 HIT:   14482891 MISS:     371525 MSHR_MERGE:     187069
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     595214 HIT:     554653 MISS:      40561 MSHR_MERGE:      24756
cpu0->cpu0_L1D WRITE        ACCESS:   12016807 HIT:   11684566 MISS:     332241 MSHR_MERGE:     268399
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102781 HIT:       6197 MISS:      96584 MSHR_MERGE:        302
cpu0->cpu0_L1D PREFETCH REQUESTED:    3454850 ISSUED:     595214 USEFUL:       2687 USELESS:       1821
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12815442 HIT:   12713909 MISS:     101533 MSHR_MERGE:      58347
cpu0->cpu0_ITLB LOAD         ACCESS:   12815442 HIT:   12713909 MISS:     101533 MSHR_MERGE:      58347
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 13.15 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24769068 HIT:   23486482 MISS:    1282586 MSHR_MERGE:     395593
cpu0->cpu0_DTLB LOAD         ACCESS:   24769068 HIT:   23486482 MISS:    1282586 MSHR_MERGE:     395593
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.44 cycles
cpu0->LLC TOTAL        ACCESS:     413640 HIT:     168166 MISS:     245474 MSHR_MERGE:      13223
cpu0->LLC LOAD         ACCESS:     152169 HIT:      40318 MISS:     111851 MSHR_MERGE:       2059
cpu0->LLC RFO          ACCESS:      57298 HIT:      13685 MISS:      43613 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      48281 HIT:       9909 MISS:      38372 MSHR_MERGE:      11164
cpu0->LLC WRITE        ACCESS:      76724 HIT:      76409 MISS:        315 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79168 HIT:      27845 MISS:      51323 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.74 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7582
  ROW_BUFFER_MISS:     224310
  AVG DBUS CONGESTED CYCLE: 6.254
Channel 0 WQ ROW_BUFFER_HIT:      10830
  ROW_BUFFER_MISS:      46755
  FULL:          0
Channel 0 REFRESHES ISSUED:       4843

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1010629        10671         7401        25855
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          257          380         2837         7624
  STLB miss resolved @ L2C                0          538         2389         5376        22198
  STLB miss resolved @ LLC                0          786         4128         5216        24004
  STLB miss resolved @ MEM                0         1157         8087        16379        47116

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27601         1998        49656         2524         1348
---------------------------------------------------------------
  STLB miss resolved @ L1D               29            4           61          517          327
  STLB miss resolved @ L2C               18           46           45          168           72
  STLB miss resolved @ LLC               44           13          189         1446          536
  STLB miss resolved @ MEM               26           11           97          901          976
[2025-09-18 02:25:43] END   suite=qualcomm_srv trace=srv528_ap (rc=0)
