###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov 22 14:37:10 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1769                    69
clk_hfxt/prelayout_constraint_mode       1              112                     8
clk_lfxt/prelayout_constraint_mode       1              112                     4
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
clk_scl0/prelayout_constraint_mode       1               33                     8
clk_scl1/prelayout_constraint_mode       1               33                     8
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              678                     5
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.336     0.486     0.449        0.016       ignored                  -         0.150              -
                                clk_hfxt/prelayout_constraint_mode        -        0.683     0.824     0.805        0.033       ignored                  -         0.140              -
                                clk_lfxt/prelayout_constraint_mode        -        0.669     0.808     0.793        0.033       ignored                  -         0.140              -
                                clk_sck0/prelayout_constraint_mode        -        0.408     0.418     0.411        0.002       ignored                  -         0.010              -
                                clk_sck1/prelayout_constraint_mode        -        0.388     0.390     0.389        0.001       ignored                  -         0.002              -
                                clk_scl0/prelayout_constraint_mode        -        0.404     0.419     0.414        0.005       ignored                  -         0.016              -
                                clk_scl1/prelayout_constraint_mode        -        0.261     0.273     0.266        0.005       ignored                  -         0.013              -
                                mclk/prelayout_constraint_mode            -        0.713     0.867     0.843        0.021       ignored                  -         0.154              -
                                smclk/prelayout_constraint_mode           -        0.654     0.814     0.791        0.030       ignored                  -         0.160              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.336     0.486     0.450        0.016       auto computed        0.154         0.150    100% {0.336, 0.486}
                                clk_hfxt/prelayout_constraint_mode    none         0.684     0.826     0.807        0.033       auto computed        0.154         0.142    100% {0.684, 0.826}
                                clk_lfxt/prelayout_constraint_mode    none         0.669     0.811     0.796        0.034       auto computed        0.154         0.142    100% {0.669, 0.811}
                                clk_sck0/prelayout_constraint_mode    none         0.410     0.419     0.412        0.002       auto computed        0.154         0.010    100% {0.410, 0.419}
                                clk_sck1/prelayout_constraint_mode    none         0.391     0.392     0.391        0.001       auto computed        0.154         0.001    100% {0.391, 0.392}
                                clk_scl0/prelayout_constraint_mode    none         0.404     0.420     0.414        0.005       auto computed        0.154         0.016    100% {0.404, 0.420}
                                clk_scl1/prelayout_constraint_mode    none         0.261     0.274     0.267        0.005       auto computed        0.154         0.013    100% {0.261, 0.274}
                                mclk/prelayout_constraint_mode        none         0.725     0.879     0.856        0.021       auto computed        0.154         0.154    100% {0.725, 0.879}
                                smclk/prelayout_constraint_mode       none         0.654     0.815     0.794        0.031       auto computed       *0.154         0.160    99.6% {0.661, 0.815}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.124     0.188     0.171        0.008       ignored                  -         0.064              -
                                clk_hfxt/prelayout_constraint_mode        -        0.259     0.307     0.299        0.011       ignored                  -         0.048              -
                                clk_lfxt/prelayout_constraint_mode        -        0.247     0.296     0.290        0.012       ignored                  -         0.050              -
                                clk_sck0/prelayout_constraint_mode        -        0.156     0.160     0.159        0.001       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.141     0.147     0.146        0.002       ignored                  -         0.007              -
                                clk_scl0/prelayout_constraint_mode        -        0.136     0.148     0.142        0.004       ignored                  -         0.011              -
                                clk_scl1/prelayout_constraint_mode        -        0.101     0.105     0.103        0.002       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.271     0.340     0.324        0.010       ignored                  -         0.068              -
                                smclk/prelayout_constraint_mode           -        0.247     0.323     0.302        0.013       ignored                  -         0.075              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.124     0.188     0.171        0.008       ignored                  -         0.064              -
                                clk_hfxt/prelayout_constraint_mode        -        0.261     0.309     0.301        0.011       ignored                  -         0.048              -
                                clk_lfxt/prelayout_constraint_mode        -        0.247     0.298     0.291        0.012       ignored                  -         0.051              -
                                clk_sck0/prelayout_constraint_mode        -        0.157     0.161     0.159        0.001       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.141     0.148     0.147        0.002       ignored                  -         0.006              -
                                clk_scl0/prelayout_constraint_mode        -        0.137     0.148     0.142        0.004       ignored                  -         0.011              -
                                clk_scl1/prelayout_constraint_mode        -        0.102     0.106     0.104        0.002       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.275     0.344     0.327        0.010       ignored                  -         0.069              -
                                smclk/prelayout_constraint_mode           -        0.249     0.323     0.303        0.013       ignored                  -         0.074              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.336        1      0.486        2
-    min adddec0/mem_sel_int_reg[2]/CK
-    max adddec0/mem_sel_periph_int_reg[15]/CK
                                clk_hfxt/prelayout_constraint_mode    0.683        9      0.824       10
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_lfxt/prelayout_constraint_mode    0.669       17      0.808       18
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.408       25      0.418       26
-    min spi0/s_tx_sreg_reg[13]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.388       33      0.390       34
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[20]/CK
                                clk_scl0/prelayout_constraint_mode    0.404       41      0.419       42
-    min i2c0/SlaveFsmSDA_reg/CK
-    max i2c0/SlaveBit_reg[2]/CKN
                                clk_scl1/prelayout_constraint_mode    0.261       49      0.273       50
-    min i2c1/SlaveData_reg[6]/CK
-    max i2c1/I2CxSRX_reg[1]/CK
                                mclk/prelayout_constraint_mode        0.713       57      0.867       58
-    min core/irq_restore_ack_reg/CK
-    max core/datapath_inst/mainalu/divider/D_Abs_reg[26]/CK
                                smclk/prelayout_constraint_mode       0.654       65      0.814       66
-    min uart1/baud_cntr_reg[0]/CK
-    max afe0/adc_fsm/counter/count_reg_reg[11]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.336        3      0.486        4
-    min adddec0/mem_sel_int_reg[2]/CK
-    max adddec0/mem_sel_periph_int_reg[15]/CK
                                clk_hfxt/prelayout_constraint_mode    0.684       11      0.826       12
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_lfxt/prelayout_constraint_mode    0.669       19      0.811       20
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.410       27      0.419       28
-    min spi0/s_tx_sreg_reg[13]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.391       35      0.392       36
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[22]/CK
                                clk_scl0/prelayout_constraint_mode    0.404       43      0.420       44
-    min i2c0/SlaveFsmSDA_reg/CK
-    max i2c0/SlaveBit_reg[2]/CKN
                                clk_scl1/prelayout_constraint_mode    0.261       51      0.274       52
-    min i2c1/SlaveData_reg[6]/CK
-    max i2c1/I2CxSRX_reg[1]/CK
                                mclk/prelayout_constraint_mode        0.725       59      0.879       60
-    min core/irq_restore_ack_reg/CK
-    max core/datapath_inst/mainalu/divider/D_Abs_reg[26]/CK
                                smclk/prelayout_constraint_mode       0.654       67      0.815       68
-    min uart1/baud_cntr_reg[0]/CK
-    max afe0/adc_fsm/counter/count_reg_reg[11]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.124        5      0.188        6
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max system0/read_data_reg[31]/CK
                                clk_hfxt/prelayout_constraint_mode    0.259       13      0.307       14
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_lfxt/prelayout_constraint_mode    0.247       21      0.296       22
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.156       29      0.160       30
-    min spi0/s_tx_sreg_reg[8]/CK
-    max spi0/s_rx_sreg_reg[12]/CKN
                                clk_sck1/prelayout_constraint_mode    0.141       37      0.147       38
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[22]/CK
                                clk_scl0/prelayout_constraint_mode    0.136       45      0.148       46
-    min i2c0/SlaveFsmSDA_reg/CK
-    max i2c0/SlaveBit_reg[2]/CKN
                                clk_scl1/prelayout_constraint_mode    0.101       53      0.105       54
-    min i2c1/SlaveFsmSDA_reg/CK
-    max i2c1/SlaveBit_reg[2]/CKN
                                mclk/prelayout_constraint_mode        0.271       61      0.340       62
-    min core/cg_insret/CG1/CK
-    max core/csr_unit_inst/minstret_reg[55]/CK
                                smclk/prelayout_constraint_mode       0.247       69      0.323       70
-    min spi1/baud_counter_reg[0]/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.124        7      0.188        8
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max system0/read_data_reg[31]/CK
                                clk_hfxt/prelayout_constraint_mode    0.261       15      0.309       16
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_lfxt/prelayout_constraint_mode    0.247       23      0.298       24
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.157       31      0.161       32
-    min spi0/s_tx_sreg_reg[8]/CK
-    max spi0/s_rx_sreg_reg[12]/CKN
                                clk_sck1/prelayout_constraint_mode    0.141       39      0.148       40
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[22]/CK
                                clk_scl0/prelayout_constraint_mode    0.137       47      0.148       48
-    min i2c0/SlaveFsmSDA_reg/CK
-    max i2c0/SlaveBit_reg[2]/CKN
                                clk_scl1/prelayout_constraint_mode    0.102       55      0.106       56
-    min i2c1/SlaveFsmSDA_reg/CK
-    max i2c1/SlaveBit_reg[2]/CKN
                                mclk/prelayout_constraint_mode        0.275       63      0.344       64
-    min core/cg_insret/CG1/CK
-    max core/csr_unit_inst/minstret_reg[55]/CK
                                smclk/prelayout_constraint_mode       0.249       71      0.323       72
-    min spi1/baud_counter_reg[0]/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[2]/CK
Delay     : 0.336

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.088  0.108  (338.700,409.100)  -            6    
adddec0/CTS_cci_inv_00333/A
-     INVX4BA10TH       rise   0.000   0.000   0.088  -      (322.500,408.900)   16.400   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX4BA10TH       rise   0.064   0.065   0.065  0.027  (321.700,408.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00329/A
-     INVX16BA10TH      fall   0.000   0.065   0.055  -      (322.500,412.900)    4.800   -       
adddec0/CTS_ccl_a_inv_00329/Y
-     INVX16BA10TH      fall   0.093   0.158   0.119  0.249  (322.500,412.500)    0.400     21    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.011   0.169   0.142  -      (490.300,396.300)  184.000   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.167   0.336   0.098  0.004  (492.900,396.500)    2.800      3    
adddec0/mem_sel_int_reg[2]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.336   0.098  -      (493.500,395.100)    2.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[1]/CK
Delay     : 0.486

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.088  0.108  (338.700,409.100)  -            6    
adddec0/CTS_cci_inv_00333/A
-     INVX4BA10TH       rise   0.000   0.000   0.088  -      (322.500,408.900)   16.400   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX4BA10TH       rise   0.064   0.065   0.065  0.027  (321.700,408.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00329/A
-     INVX16BA10TH      fall   0.000   0.065   0.055  -      (322.500,412.900)    4.800   -       
adddec0/CTS_ccl_a_inv_00329/Y
-     INVX16BA10TH      fall   0.093   0.158   0.119  0.249  (322.500,412.500)    0.400     21    
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.010   0.168   0.142  -      (470.300,396.300)  164.000   -       
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.151   0.319   0.073  0.003  (472.900,396.500)    2.800      1    
adddec0/CTS_cid_inv_00936/A
-     INVX1BA10TH       rise   0.000   0.319   0.073  -      (472.500,392.900)    4.000   -       
adddec0/CTS_cid_inv_00936/Y
-     INVX1BA10TH       rise   0.046   0.365   0.039  0.003  (472.700,392.300)    0.800      1    
adddec0/CTS_cid_inv_00935/A
-     INVX1BA10TH       fall   0.000   0.365   0.033  -      (473.500,392.900)    1.400   -       
adddec0/CTS_cid_inv_00935/Y
-     INVX1BA10TH       fall   0.121   0.486   0.154  0.020  (473.700,392.300)    0.800     13    
adddec0/mem_sel_periph_int_reg[1]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.486   0.195  -      (474.100,380.900)   11.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[2]/CK
Delay     : 0.336

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.088  0.108  (338.700,409.100)  -            6    
adddec0/CTS_cci_inv_00333/A
-     INVX4BA10TH       rise   0.000   0.000   0.088  -      (322.500,408.900)   16.400   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX4BA10TH       rise   0.064   0.065   0.065  0.027  (321.700,408.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00329/A
-     INVX16BA10TH      fall   0.000   0.065   0.055  -      (322.500,412.900)    4.800   -       
adddec0/CTS_ccl_a_inv_00329/Y
-     INVX16BA10TH      fall   0.093   0.158   0.119  0.249  (322.500,412.500)    0.400     21    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.011   0.169   0.142  -      (490.300,396.300)  184.000   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.167   0.336   0.098  0.004  (492.900,396.500)    2.800      3    
adddec0/mem_sel_int_reg[2]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.336   0.098  -      (493.500,395.100)    2.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[1]/CK
Delay     : 0.486

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.088  0.108  (338.700,409.100)  -            6    
adddec0/CTS_cci_inv_00333/A
-     INVX4BA10TH       rise   0.000   0.000   0.088  -      (322.500,408.900)   16.400   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX4BA10TH       rise   0.064   0.065   0.065  0.027  (321.700,408.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00329/A
-     INVX16BA10TH      fall   0.000   0.065   0.055  -      (322.500,412.900)    4.800   -       
adddec0/CTS_ccl_a_inv_00329/Y
-     INVX16BA10TH      fall   0.093   0.158   0.119  0.249  (322.500,412.500)    0.400     21    
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.010   0.168   0.142  -      (470.300,396.300)  164.000   -       
adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.151   0.319   0.073  0.003  (472.900,396.500)    2.800      1    
adddec0/CTS_cid_inv_00936/A
-     INVX1BA10TH       rise   0.000   0.319   0.073  -      (472.500,392.900)    4.000   -       
adddec0/CTS_cid_inv_00936/Y
-     INVX1BA10TH       rise   0.046   0.365   0.039  0.003  (472.700,392.300)    0.800      1    
adddec0/CTS_cid_inv_00935/A
-     INVX1BA10TH       fall   0.000   0.365   0.033  -      (473.500,392.900)    1.400   -       
adddec0/CTS_cid_inv_00935/Y
-     INVX1BA10TH       fall   0.121   0.486   0.154  0.020  (473.700,392.300)    0.800     13    
adddec0/mem_sel_periph_int_reg[1]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.486   0.195  -      (474.100,380.900)   11.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.124

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.039  0.107  (338.700,409.100)  -            6    
adddec0/CTS_cci_inv_00333/A
-     INVX4BA10TH       rise   0.000   0.000   0.039  -      (322.500,408.900)   16.400   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX4BA10TH       rise   0.024   0.025   0.031  0.028  (321.700,408.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00329/A
-     INVX16BA10TH      fall   0.000   0.025   0.027  -      (322.500,412.900)    4.800   -       
adddec0/CTS_ccl_a_inv_00329/Y
-     INVX16BA10TH      fall   0.035   0.059   0.049  0.233  (322.500,412.500)    0.400     21    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.069   0.063  -      (470.500,408.300)  152.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.055   0.124   0.043  0.005  (473.100,408.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.124   0.043  -      (476.700,407.100)    5.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : system0/read_data_reg[25]/CK
Delay     : 0.188

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.039  0.107  (338.700,409.100)  -            6    
adddec0/gen_cg_periph[9].cg_periph/CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.000   0.039  -      (326.300,404.300)   17.200   -       
adddec0/gen_cg_periph[9].cg_periph/CG1/ECK
-     PREICGX6BA10TH   rise   0.082   0.082   0.100  0.148  (329.100,405.100)    3.600     31    
system0/CTS_cci_inv_00279/A
-     INVX3BA10TH      rise   0.001   0.083   0.100  -      (307.300,400.900)   26.000   -       
system0/CTS_cci_inv_00279/Y
-     INVX3BA10TH      rise   0.019   0.102   0.030  0.008  (307.300,400.500)    0.400      1    
system0/CTS_ccl_a_inv_00275/A
-     INVX4BA10TH      fall   0.000   0.102   0.030  -      (305.700,399.100)    3.000   -       
system0/CTS_ccl_a_inv_00275/Y
-     INVX4BA10TH      fall   0.082   0.184   0.114  0.142  (304.900,399.100)    0.800     59    
system0/read_data_reg[25]/CK
-     DFFQX0P5MA10TH   rise   0.004   0.188   0.140  -      (432.700,371.100)  155.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.124

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.039  0.107  (338.700,409.100)  -            6    
adddec0/CTS_cci_inv_00333/A
-     INVX4BA10TH       rise   0.000   0.000   0.039  -      (322.500,408.900)   16.400   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX4BA10TH       rise   0.024   0.025   0.031  0.028  (321.700,408.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00329/A
-     INVX16BA10TH      fall   0.000   0.025   0.027  -      (322.500,412.900)    4.800   -       
adddec0/CTS_ccl_a_inv_00329/Y
-     INVX16BA10TH      fall   0.035   0.060   0.049  0.233  (322.500,412.500)    0.400     21    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.069   0.063  -      (470.500,408.300)  152.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.055   0.124   0.043  0.005  (473.100,408.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.124   0.043  -      (476.700,407.100)    5.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : system0/read_data_reg[25]/CK
Delay     : 0.188

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.039  0.107  (338.700,409.100)  -            6    
adddec0/gen_cg_periph[9].cg_periph/CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.000   0.039  -      (326.300,404.300)   17.200   -       
adddec0/gen_cg_periph[9].cg_periph/CG1/ECK
-     PREICGX6BA10TH   rise   0.082   0.082   0.100  0.148  (329.100,405.100)    3.600     31    
system0/CTS_cci_inv_00279/A
-     INVX3BA10TH      rise   0.001   0.083   0.100  -      (307.300,400.900)   26.000   -       
system0/CTS_cci_inv_00279/Y
-     INVX3BA10TH      rise   0.019   0.102   0.030  0.008  (307.300,400.500)    0.400      1    
system0/CTS_ccl_a_inv_00275/A
-     INVX4BA10TH      fall   0.000   0.102   0.030  -      (305.700,399.100)    3.000   -       
system0/CTS_ccl_a_inv_00275/Y
-     INVX4BA10TH      fall   0.082   0.184   0.114  0.142  (304.900,399.100)    0.800     59    
system0/read_data_reg[25]/CK
-     DFFQX0P5MA10TH   rise   0.004   0.188   0.140  -      (432.700,371.100)  155.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     : 0.683

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.075  0.006  (275.100,388.300)  -           2     
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH     rise   0.000   0.000   0.075  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH     rise   0.057   0.057   0.058  0.005  (274.900,392.300)    0.800     1     
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH     fall   0.000   0.057   0.048  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH     fall   0.074   0.131   0.079  0.020  (284.900,392.700)    0.400     3     
CTS_ccl_a_inv_00546/A
-     INVX1BA10TH     rise   0.000   0.131   0.099  -      (287.100,403.100)   12.600   -       
CTS_ccl_a_inv_00546/Y
-     INVX1BA10TH     rise   0.144   0.275   0.236  0.025  (287.300,403.700)    0.800     1     
CTS_ccl_a_inv_00543/A
-     INVX1BA10TH     fall   0.001   0.276   0.187  -      (376.500,448.900)  134.400   -       
CTS_ccl_a_inv_00543/Y
-     INVX1BA10TH     fall   0.162   0.437   0.139  0.017  (376.300,448.300)    0.800     1     
CTS_cdb_inv_01307/A
-     INVX1BA10TH     rise   0.000   0.438   0.170  -      (317.900,416.900)   89.800   -       
CTS_cdb_inv_01307/Y
-     INVX1BA10TH     rise   0.081   0.519   0.061  0.004  (317.700,416.300)    0.800     1     
CTS_cdb_inv_01308/A
-     INVX1BA10TH     fall   0.000   0.519   0.060  -      (310.300,412.900)   10.800   -       
CTS_cdb_inv_01308/Y
-     INVX1BA10TH     fall   0.164   0.683   0.203  0.027  (310.100,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.683   0.256  -      (265.900,400.700)   55.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.824

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.075  0.006  (275.100,388.300)  -            2    
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH      rise   0.000   0.000   0.075  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH      rise   0.057   0.057   0.058  0.005  (274.900,392.300)    0.800      1    
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH      fall   0.000   0.057   0.048  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH      fall   0.074   0.131   0.079  0.020  (284.900,392.700)    0.400      3    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.131   0.099  -      (281.900,384.300)   11.400   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.120   0.251   0.068  0.035  (284.700,385.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.253   0.068  -      (477.700,384.900)  193.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.133   0.385   0.107  0.005  (478.700,384.500)    1.400      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.385   0.107  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.076   0.462   0.079  0.016  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.462   0.064  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.070   0.532   0.071  0.066  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.536   0.085  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.089   0.625   0.034  0.013  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.625   0.034  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.041   0.667   0.053  0.014  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.667   0.044  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.156   0.822   0.139  0.084  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.824   0.217  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.684

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.075  0.006  (275.100,388.300)  -           2     
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH     rise   0.000   0.000   0.075  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH     rise   0.057   0.057   0.058  0.005  (274.900,392.300)    0.800     1     
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH     fall   0.000   0.057   0.048  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH     fall   0.074   0.131   0.079  0.020  (284.900,392.700)    0.400     3     
CTS_ccl_a_inv_00546/A
-     INVX1BA10TH     rise   0.000   0.131   0.099  -      (287.100,403.100)   12.600   -       
CTS_ccl_a_inv_00546/Y
-     INVX1BA10TH     rise   0.144   0.275   0.236  0.025  (287.300,403.700)    0.800     1     
CTS_ccl_a_inv_00543/A
-     INVX1BA10TH     fall   0.001   0.276   0.187  -      (376.500,448.900)  134.400   -       
CTS_ccl_a_inv_00543/Y
-     INVX1BA10TH     fall   0.162   0.438   0.139  0.017  (376.300,448.300)    0.800     1     
CTS_cdb_inv_01307/A
-     INVX1BA10TH     rise   0.001   0.439   0.170  -      (317.900,416.900)   89.800   -       
CTS_cdb_inv_01307/Y
-     INVX1BA10TH     rise   0.081   0.520   0.061  0.004  (317.700,416.300)    0.800     1     
CTS_cdb_inv_01308/A
-     INVX1BA10TH     fall   0.000   0.520   0.060  -      (310.300,412.900)   10.800   -       
CTS_cdb_inv_01308/Y
-     INVX1BA10TH     fall   0.164   0.684   0.203  0.027  (310.100,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.684   0.256  -      (265.900,400.700)   55.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.826

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.075  0.006  (275.100,388.300)  -            2    
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH      rise   0.000   0.000   0.075  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH      rise   0.057   0.057   0.058  0.005  (274.900,392.300)    0.800      1    
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH      fall   0.000   0.057   0.048  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH      fall   0.074   0.131   0.079  0.020  (284.900,392.700)    0.400      3    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.131   0.099  -      (281.900,384.300)   11.400   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.120   0.252   0.068  0.035  (284.700,385.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.253   0.068  -      (477.700,384.900)  193.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.133   0.386   0.113  0.005  (478.700,384.500)    1.400      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.386   0.113  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.078   0.464   0.079  0.016  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.464   0.065  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.070   0.535   0.071  0.066  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.539   0.085  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.089   0.628   0.034  0.013  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.628   0.034  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.041   0.669   0.053  0.014  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.669   0.044  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.156   0.825   0.139  0.084  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.826   0.217  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.259

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.033  0.006  (275.100,388.300)  -           2     
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH     rise   0.000   0.000   0.033  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH     rise   0.021   0.021   0.027  0.005  (274.900,392.300)    0.800     1     
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH     fall   0.000   0.021   0.022  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH     fall   0.027   0.048   0.030  0.018  (284.900,392.700)    0.400     3     
CTS_ccl_a_inv_00546/A
-     INVX1BA10TH     rise   0.000   0.048   0.038  -      (287.100,403.100)   12.600   -       
CTS_ccl_a_inv_00546/Y
-     INVX1BA10TH     rise   0.055   0.103   0.103  0.025  (287.300,403.700)    0.800     1     
CTS_ccl_a_inv_00543/A
-     INVX1BA10TH     fall   0.001   0.104   0.079  -      (376.500,448.900)  134.400   -       
CTS_ccl_a_inv_00543/Y
-     INVX1BA10TH     fall   0.062   0.165   0.066  0.018  (376.300,448.300)    0.800     1     
CTS_cdb_inv_01307/A
-     INVX1BA10TH     rise   0.000   0.165   0.076  -      (317.900,416.900)   89.800   -       
CTS_cdb_inv_01307/Y
-     INVX1BA10TH     rise   0.024   0.189   0.033  0.004  (317.700,416.300)    0.800     1     
CTS_cdb_inv_01308/A
-     INVX1BA10TH     fall   0.000   0.189   0.030  -      (310.300,412.900)   10.800   -       
CTS_cdb_inv_01308/Y
-     INVX1BA10TH     fall   0.069   0.258   0.087  0.027  (310.100,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.259   0.114  -      (265.900,400.700)   55.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.307

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.033  0.006  (275.100,388.300)  -            2    
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH      rise   0.000   0.000   0.033  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH      rise   0.021   0.021   0.027  0.005  (274.900,392.300)    0.800      1    
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH      fall   0.000   0.021   0.022  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH      fall   0.027   0.048   0.030  0.018  (284.900,392.700)    0.400      3    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.048   0.038  -      (281.900,384.300)   11.400   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.043   0.091   0.030  0.035  (284.700,385.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.092   0.030  -      (477.700,384.900)  193.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.048   0.140   0.045  0.005  (478.700,384.500)    1.400      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.140   0.045  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.027   0.168   0.036  0.017  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.168   0.031  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.027   0.194   0.032  0.064  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.199   0.038  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.032   0.231   0.015  0.014  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.231   0.015  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.015   0.246   0.022  0.015  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.246   0.018  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.060   0.305   0.056  0.087  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.307   0.090  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.261

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.034  0.006  (275.100,388.300)  -           2     
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH     rise   0.000   0.000   0.034  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH     rise   0.021   0.021   0.027  0.005  (274.900,392.300)    0.800     1     
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH     fall   0.000   0.021   0.023  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH     fall   0.028   0.049   0.030  0.018  (284.900,392.700)    0.400     3     
CTS_ccl_a_inv_00546/A
-     INVX1BA10TH     rise   0.000   0.049   0.038  -      (287.100,403.100)   12.600   -       
CTS_ccl_a_inv_00546/Y
-     INVX1BA10TH     rise   0.055   0.104   0.103  0.025  (287.300,403.700)    0.800     1     
CTS_ccl_a_inv_00543/A
-     INVX1BA10TH     fall   0.001   0.105   0.079  -      (376.500,448.900)  134.400   -       
CTS_ccl_a_inv_00543/Y
-     INVX1BA10TH     fall   0.062   0.166   0.066  0.018  (376.300,448.300)    0.800     1     
CTS_cdb_inv_01307/A
-     INVX1BA10TH     rise   0.001   0.167   0.076  -      (317.900,416.900)   89.800   -       
CTS_cdb_inv_01307/Y
-     INVX1BA10TH     rise   0.024   0.191   0.033  0.004  (317.700,416.300)    0.800     1     
CTS_cdb_inv_01308/A
-     INVX1BA10TH     fall   0.000   0.191   0.030  -      (310.300,412.900)   10.800   -       
CTS_cdb_inv_01308/Y
-     INVX1BA10TH     fall   0.069   0.260   0.087  0.027  (310.100,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.261   0.114  -      (265.900,400.700)   55.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.309

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.034  0.006  (275.100,388.300)  -            2    
system0/CTS_ccl_a_inv_00553/A
-     INVX1BA10TH      rise   0.000   0.000   0.034  -      (274.700,392.900)    5.000   -       
system0/CTS_ccl_a_inv_00553/Y
-     INVX1BA10TH      rise   0.021   0.021   0.027  0.005  (274.900,392.300)    0.800      1    
system0/CTS_ccl_a_inv_00549/A
-     INVX2BA10TH      fall   0.000   0.021   0.023  -      (284.700,392.900)   10.400   -       
system0/CTS_ccl_a_inv_00549/Y
-     INVX2BA10TH      fall   0.028   0.049   0.030  0.018  (284.900,392.700)    0.400      3    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.049   0.038  -      (281.900,384.300)   11.400   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX6BA10TH   rise   0.043   0.092   0.030  0.035  (284.700,385.100)    3.600      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.093   0.030  -      (477.700,384.900)  193.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.048   0.141   0.048  0.005  (478.700,384.500)    1.400      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.141   0.048  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.028   0.169   0.037  0.017  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.169   0.032  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.027   0.196   0.032  0.064  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.200   0.038  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.032   0.232   0.015  0.014  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.232   0.015  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.015   0.248   0.022  0.015  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.248   0.018  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.060   0.307   0.056  0.087  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.309   0.090  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.669

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.130  0.012  (277.900,392.300)  -           2     
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH     rise   0.000   0.000   0.130  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH     rise   0.048   0.048   0.037  0.006  (284.500,380.900)    0.800     1     
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH     fall   0.000   0.048   0.037  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH     fall   0.080   0.128   0.094  0.024  (281.700,380.700)    0.400     3     
CTS_ccl_a_inv_00520/A
-     INVX1BA10TH     rise   0.000   0.128   0.117  -      (280.900,363.100)   18.400   -       
CTS_ccl_a_inv_00520/Y
-     INVX1BA10TH     rise   0.212   0.340   0.375  0.040  (281.100,363.700)    0.800     1     
CTS_ccl_a_inv_00517/A
-     INVX1BA10TH     fall   0.002   0.341   0.297  -      (383.300,463.100)  201.600   -       
CTS_ccl_a_inv_00517/Y
-     INVX1BA10TH     fall   0.155   0.496   0.128  0.009  (383.100,463.700)    0.800     1     
CTS_cpc_drv_inv_01630/A
-     INVX5BA10TH     rise   0.000   0.496   0.125  -      (386.700,463.100)    4.200   -       
CTS_cpc_drv_inv_01630/Y
-     INVX5BA10TH     rise   0.045   0.541   0.041  0.006  (386.500,463.300)    0.400     1     
CTS_cpc_drv_inv_01631/A
-     INVX2BA10TH     fall   0.000   0.541   0.035  -      (385.700,456.900)    7.200   -       
CTS_cpc_drv_inv_01631/Y
-     INVX2BA10TH     fall   0.126   0.667   0.162  0.044  (385.900,456.700)    0.400     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.002   0.669   0.203  -      (266.500,396.700)  179.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.808

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.130  0.012  (277.900,392.300)  -            2    
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH      rise   0.000   0.000   0.130  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH      rise   0.048   0.048   0.037  0.006  (284.500,380.900)    0.800      1    
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH      fall   0.000   0.048   0.037  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH      fall   0.080   0.128   0.094  0.024  (281.700,380.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.128   0.117  -      (280.100,376.300)    6.000   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.114   0.242   0.054  0.038  (283.500,377.100)    4.200      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.002   0.243   0.054  -      (479.300,384.900)  203.600   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.127   0.370   0.107  0.005  (478.700,384.500)    1.000      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.370   0.107  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.076   0.446   0.079  0.016  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.447   0.064  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.070   0.517   0.071  0.066  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.521   0.085  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.089   0.610   0.034  0.013  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.610   0.034  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.041   0.651   0.053  0.014  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.651   0.044  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.156   0.807   0.139  0.084  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.808   0.217  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.669

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.130  0.012  (277.900,392.300)  -           2     
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH     rise   0.000   0.000   0.130  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH     rise   0.048   0.048   0.037  0.006  (284.500,380.900)    0.800     1     
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH     fall   0.000   0.048   0.037  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH     fall   0.080   0.128   0.094  0.024  (281.700,380.700)    0.400     3     
CTS_ccl_a_inv_00520/A
-     INVX1BA10TH     rise   0.000   0.128   0.117  -      (280.900,363.100)   18.400   -       
CTS_ccl_a_inv_00520/Y
-     INVX1BA10TH     rise   0.212   0.340   0.375  0.040  (281.100,363.700)    0.800     1     
CTS_ccl_a_inv_00517/A
-     INVX1BA10TH     fall   0.002   0.342   0.297  -      (383.300,463.100)  201.600   -       
CTS_ccl_a_inv_00517/Y
-     INVX1BA10TH     fall   0.155   0.496   0.128  0.009  (383.100,463.700)    0.800     1     
CTS_cpc_drv_inv_01630/A
-     INVX5BA10TH     rise   0.000   0.497   0.125  -      (386.700,463.100)    4.200   -       
CTS_cpc_drv_inv_01630/Y
-     INVX5BA10TH     rise   0.045   0.542   0.041  0.006  (386.500,463.300)    0.400     1     
CTS_cpc_drv_inv_01631/A
-     INVX2BA10TH     fall   0.000   0.542   0.035  -      (385.700,456.900)    7.200   -       
CTS_cpc_drv_inv_01631/Y
-     INVX2BA10TH     fall   0.126   0.667   0.162  0.044  (385.900,456.700)    0.400     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.002   0.669   0.203  -      (266.500,396.700)  179.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.811

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.130  0.012  (277.900,392.300)  -            2    
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH      rise   0.000   0.000   0.130  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH      rise   0.048   0.048   0.037  0.006  (284.500,380.900)    0.800      1    
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH      fall   0.000   0.048   0.037  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH      fall   0.080   0.128   0.094  0.024  (281.700,380.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.128   0.117  -      (280.100,376.300)    6.000   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.114   0.242   0.054  0.038  (283.500,377.100)    4.200      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.002   0.244   0.054  -      (479.300,384.900)  203.600   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.127   0.370   0.113  0.005  (478.700,384.500)    1.000      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.370   0.113  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.078   0.449   0.079  0.016  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.449   0.065  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.070   0.520   0.071  0.066  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.524   0.085  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.089   0.613   0.034  0.013  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.613   0.034  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.041   0.654   0.053  0.014  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.654   0.044  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.156   0.810   0.139  0.084  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.811   0.217  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.247

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.060  0.013  (277.900,392.300)  -           2     
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH     rise   0.000   0.000   0.060  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH     rise   0.012   0.012   0.018  0.006  (284.500,380.900)    0.800     1     
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH     fall   0.000   0.012   0.018  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH     fall   0.030   0.042   0.035  0.021  (281.700,380.700)    0.400     3     
CTS_ccl_a_inv_00520/A
-     INVX1BA10TH     rise   0.000   0.042   0.045  -      (280.900,363.100)   18.400   -       
CTS_ccl_a_inv_00520/Y
-     INVX1BA10TH     rise   0.083   0.125   0.164  0.040  (281.100,363.700)    0.800     1     
CTS_ccl_a_inv_00517/A
-     INVX1BA10TH     fall   0.002   0.127   0.126  -      (383.300,463.100)  201.600   -       
CTS_ccl_a_inv_00517/Y
-     INVX1BA10TH     fall   0.053   0.180   0.064  0.009  (383.100,463.700)    0.800     1     
CTS_cpc_drv_inv_01630/A
-     INVX5BA10TH     rise   0.000   0.180   0.063  -      (386.700,463.100)    4.200   -       
CTS_cpc_drv_inv_01630/Y
-     INVX5BA10TH     rise   0.012   0.192   0.021  0.006  (386.500,463.300)    0.400     1     
CTS_cpc_drv_inv_01631/A
-     INVX2BA10TH     fall   0.000   0.192   0.018  -      (385.700,456.900)    7.200   -       
CTS_cpc_drv_inv_01631/Y
-     INVX2BA10TH     fall   0.053   0.245   0.070  0.044  (385.900,456.700)    0.400     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.002   0.247   0.089  -      (266.500,396.700)  179.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.296

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.060  0.013  (277.900,392.300)  -            2    
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH      rise   0.000   0.000   0.060  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH      rise   0.012   0.012   0.018  0.006  (284.500,380.900)    0.800      1    
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH      fall   0.000   0.012   0.018  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH      fall   0.030   0.042   0.035  0.021  (281.700,380.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.042   0.045  -      (280.100,376.300)    6.000   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.040   0.082   0.024  0.038  (283.500,377.100)    4.200      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.002   0.084   0.024  -      (479.300,384.900)  203.600   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.046   0.130   0.045  0.005  (478.700,384.500)    1.000      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.130   0.045  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.027   0.157   0.036  0.017  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.157   0.031  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.027   0.184   0.032  0.064  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.188   0.038  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.032   0.220   0.015  0.014  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.220   0.015  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.015   0.235   0.022  0.015  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.235   0.018  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.060   0.295   0.056  0.087  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.296   0.090  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.247

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.060  0.013  (277.900,392.300)  -           2     
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH     rise   0.000   0.000   0.060  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH     rise   0.012   0.013   0.018  0.006  (284.500,380.900)    0.800     1     
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH     fall   0.000   0.013   0.018  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH     fall   0.030   0.042   0.035  0.021  (281.700,380.700)    0.400     3     
CTS_ccl_a_inv_00520/A
-     INVX1BA10TH     rise   0.000   0.042   0.045  -      (280.900,363.100)   18.400   -       
CTS_ccl_a_inv_00520/Y
-     INVX1BA10TH     rise   0.083   0.125   0.164  0.040  (281.100,363.700)    0.800     1     
CTS_ccl_a_inv_00517/A
-     INVX1BA10TH     fall   0.002   0.127   0.126  -      (383.300,463.100)  201.600   -       
CTS_ccl_a_inv_00517/Y
-     INVX1BA10TH     fall   0.053   0.180   0.064  0.009  (383.100,463.700)    0.800     1     
CTS_cpc_drv_inv_01630/A
-     INVX5BA10TH     rise   0.000   0.180   0.063  -      (386.700,463.100)    4.200   -       
CTS_cpc_drv_inv_01630/Y
-     INVX5BA10TH     rise   0.012   0.192   0.021  0.006  (386.500,463.300)    0.400     1     
CTS_cpc_drv_inv_01631/A
-     INVX2BA10TH     fall   0.000   0.192   0.018  -      (385.700,456.900)    7.200   -       
CTS_cpc_drv_inv_01631/Y
-     INVX2BA10TH     fall   0.053   0.245   0.070  0.044  (385.900,456.700)    0.400     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.002   0.247   0.089  -      (266.500,396.700)  179.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/timer_value_reg[0]/CK
Delay     :  0.298

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.060  0.013  (277.900,392.300)  -            2    
system0/CTS_ccl_a_inv_00527/A
-     INVX4BA10TH      rise   0.000   0.000   0.060  -      (283.700,380.900)   17.200   -       
system0/CTS_ccl_a_inv_00527/Y
-     INVX4BA10TH      rise   0.012   0.013   0.018  0.006  (284.500,380.900)    0.800      1    
system0/CTS_ccl_a_inv_00523/A
-     INVX2BA10TH      fall   0.000   0.013   0.018  -      (281.500,380.900)    3.000   -       
system0/CTS_ccl_a_inv_00523/Y
-     INVX2BA10TH      fall   0.030   0.042   0.035  0.021  (281.700,380.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.042   0.045  -      (280.100,376.300)    6.000   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX9BA10TH   rise   0.040   0.082   0.024  0.038  (283.500,377.100)    4.200      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.002   0.084   0.024  -      (479.300,384.900)  203.600   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.046   0.130   0.048  0.005  (478.700,384.500)    1.000      1    
timer1/CTS_cid_inv_00990/A
-     INVX2BA10TH      rise   0.000   0.130   0.048  -      (485.100,384.900)    6.800   -       
timer1/CTS_cid_inv_00990/Y
-     INVX2BA10TH      rise   0.028   0.158   0.037  0.017  (485.300,384.700)    0.400      1    
timer1/CTS_cid_inv_00989/A
-     INVX7P5BA10TH    fall   0.000   0.158   0.032  -      (483.300,399.100)   16.400   -       
timer1/CTS_cid_inv_00989/Y
-     INVX7P5BA10TH    fall   0.027   0.185   0.032  0.064  (483.300,398.900)    0.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.189   0.038  -      (226.900,468.300)  325.800   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX9BA10TH   rise   0.032   0.221   0.015  0.014  (223.500,469.100)    4.200      1    
timer1/g11901/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.222   0.015  -      (222.900,472.900)    4.400   -       
timer1/g11901/Y
-     AOI2XB1X8MA10TH  rise   0.015   0.237   0.022  0.015  (223.300,472.300)    1.000      1    
timer1/g11798/A1
-     OAI21X8MA10TH    fall   0.000   0.237   0.018  -      (229.900,472.900)    7.200   -       
timer1/g11798/Y
-     OAI21X8MA10TH    fall   0.060   0.296   0.056  0.087  (231.900,473.100)    2.200     38    
timer1/timer_value_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.298   0.090  -      (290.500,500.900)   86.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[13]/CK
Delay     :  0.408

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.109  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.109  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.056   0.056   0.037  0.010  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.056   0.041  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.089   0.146   0.114  0.073  (1168.300,399.300)    0.400      1    
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.006   0.152   0.137  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.097   0.249   0.105  0.013  (751.700,427.700)     2.400      1    
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.249   0.105  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.072   0.322   0.072  0.056  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00493/A
-     INVX11BA10TH     fall   0.002   0.324   0.064  -      (608.100,431.100)   140.600   -       
spi0/CTS_ccl_a_inv_00493/Y
-     INVX11BA10TH     fall   0.084   0.408   0.092  0.129  (608.100,431.500)     0.400     66    
spi0/s_tx_sreg_reg[13]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.408   0.108  -      (601.900,431.100)     6.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.418

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.109  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.109  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.056   0.056   0.037  0.010  (1181.100,399.500)    0.400     1     
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.056   0.041  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.089   0.146   0.114  0.073  (1168.300,399.300)    0.400     1     
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.006   0.152   0.137  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.097   0.249   0.105  0.013  (751.700,427.700)     2.400     1     
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.249   0.105  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.072   0.322   0.072  0.056  (744.500,426.900)     0.200     2     
spi0/RC_CG_HIER_INST205/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.002   0.324   0.064  -      (563.900,447.700)   201.400   -       
spi0/RC_CG_HIER_INST205/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.093   0.418   0.042  0.009  (561.300,447.300)     3.000     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.418   0.042  -      (561.300,452.900)     5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[13]/CK
Delay     :  0.410

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.109  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.109  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.056   0.057   0.037  0.010  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.057   0.041  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.089   0.146   0.114  0.073  (1168.300,399.300)    0.400      1    
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.006   0.152   0.137  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.097   0.250   0.109  0.013  (751.700,427.700)     2.400      1    
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.250   0.109  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.074   0.323   0.072  0.056  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00493/A
-     INVX11BA10TH     fall   0.002   0.326   0.064  -      (608.100,431.100)   140.600   -       
spi0/CTS_ccl_a_inv_00493/Y
-     INVX11BA10TH     fall   0.084   0.409   0.092  0.129  (608.100,431.500)     0.400     66    
spi0/s_tx_sreg_reg[13]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.410   0.108  -      (601.900,431.100)     6.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.419

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.109  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.109  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.056   0.057   0.037  0.010  (1181.100,399.500)    0.400     1     
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.057   0.041  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.089   0.146   0.114  0.073  (1168.300,399.300)    0.400     1     
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.006   0.152   0.137  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.097   0.250   0.109  0.013  (751.700,427.700)     2.400     1     
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.250   0.109  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.074   0.323   0.072  0.056  (744.500,426.900)     0.200     2     
spi0/RC_CG_HIER_INST205/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.002   0.326   0.064  -      (563.900,447.700)   201.400   -       
spi0/RC_CG_HIER_INST205/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.094   0.419   0.042  0.009  (561.300,447.300)     3.000     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.419   0.042  -      (561.300,452.900)     5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[8]/CK
Delay     :  0.156

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.049  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.049  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.018   0.018   0.018  0.010  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.018   0.022  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.037   0.055   0.051  0.074  (1168.300,399.300)    0.400      1    
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.007   0.062   0.063  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.033   0.094   0.043  0.014  (751.700,427.700)     2.400      1    
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.094   0.043  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.025   0.120   0.033  0.056  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00493/A
-     INVX11BA10TH     fall   0.002   0.122   0.031  -      (608.100,431.100)   140.600   -       
spi0/CTS_ccl_a_inv_00493/Y
-     INVX11BA10TH     fall   0.035   0.156   0.042  0.134  (608.100,431.500)     0.400     66    
spi0/s_tx_sreg_reg[8]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.156   0.050  -      (608.100,428.900)     2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[10]/CKN
Delay     :  0.160

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.049  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.049  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.018   0.018   0.018  0.010  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.018   0.022  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.037   0.055   0.051  0.074  (1168.300,399.300)    0.400      1    
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.007   0.062   0.063  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.033   0.094   0.043  0.014  (751.700,427.700)     2.400      1    
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.094   0.043  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.025   0.120   0.033  0.056  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00493/A
-     INVX11BA10TH     fall   0.002   0.122   0.031  -      (608.100,431.100)   140.600   -       
spi0/CTS_ccl_a_inv_00493/Y
-     INVX11BA10TH     fall   0.035   0.156   0.042  0.134  (608.100,431.500)     0.400     66    
spi0/s_rx_sreg_reg[10]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.160   0.051  -      (504.700,419.100)   115.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[8]/CK
Delay     :  0.157

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.049  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.049  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.018   0.018   0.018  0.010  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.018   0.022  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.037   0.055   0.051  0.074  (1168.300,399.300)    0.400      1    
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.007   0.062   0.063  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.033   0.094   0.044  0.014  (751.700,427.700)     2.400      1    
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.095   0.044  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.025   0.120   0.033  0.056  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00493/A
-     INVX11BA10TH     fall   0.002   0.122   0.031  -      (608.100,431.100)   140.600   -       
spi0/CTS_ccl_a_inv_00493/Y
-     INVX11BA10TH     fall   0.035   0.157   0.042  0.134  (608.100,431.500)     0.400     66    
spi0/s_tx_sreg_reg[8]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.157   0.050  -      (608.100,428.900)     2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[10]/CKN
Delay     :  0.161

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.049  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00501/A
-     INVX3BA10TH      rise   0.000   0.000   0.049  -      (1181.100,399.100)    6.385   -       
CTS_ccl_inv_00501/Y
-     INVX3BA10TH      rise   0.018   0.018   0.018  0.010  (1181.100,399.500)    0.400      1    
CTS_ccl_inv_00498/A
-     INVX5BA10TH      fall   0.000   0.018   0.022  -      (1168.500,399.100)   13.000   -       
CTS_ccl_inv_00498/Y
-     INVX5BA10TH      fall   0.037   0.055   0.051  0.074  (1168.300,399.300)    0.400      1    
spi0/g28382/A
-     XOR2X4MA10TH     rise   0.007   0.062   0.063  -      (753.500,427.100)   442.600   -       
spi0/g28382/Y
-     XOR2X4MA10TH     rise   0.033   0.094   0.044  0.014  (751.700,427.700)     2.400      1    
spi0/CTS_cid_inv_00752/A
-     INVX7P5BA10TH    rise   0.000   0.095   0.044  -      (744.500,427.100)     7.800   -       
spi0/CTS_cid_inv_00752/Y
-     INVX7P5BA10TH    rise   0.025   0.120   0.033  0.056  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00493/A
-     INVX11BA10TH     fall   0.002   0.122   0.031  -      (608.100,431.100)   140.600   -       
spi0/CTS_ccl_a_inv_00493/Y
-     INVX11BA10TH     fall   0.035   0.157   0.042  0.134  (608.100,431.500)     0.400     66    
spi0/s_rx_sreg_reg[10]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.161   0.051  -      (504.700,419.100)   115.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.388

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.190  0.019  (646.215,0.000)    -           1     
CTS_cid_inv_00662/A
-     INVX11BA10TH    rise   0.000   0.000   0.190  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH    rise   0.063   0.063   0.038  0.023  (640.100,7.500)      0.400     1     
CTS_cid_inv_00661/A
-     INVX13BA10TH    fall   0.000   0.063   0.053  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH    fall   0.060   0.123   0.067  0.106  (630.300,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.010   0.134   0.081  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.082   0.215   0.115  0.011  (376.700,307.700)    1.800     1     
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH     rise   0.000   0.215   0.115  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH     rise   0.081   0.296   0.081  0.051  (374.300,312.700)    0.400     2     
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.298   0.071  -      (187.300,323.700)  198.000   -       
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.090   0.388   0.034  0.010  (184.500,322.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.388   0.034  -      (181.500,343.300)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[16]/CK
Delay     :  0.390

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.190  0.019  (646.215,0.000)    -            1    
CTS_cid_inv_00662/A
-     INVX11BA10TH     rise   0.000   0.000   0.190  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH     rise   0.063   0.063   0.038  0.023  (640.100,7.500)      0.400      1    
CTS_cid_inv_00661/A
-     INVX13BA10TH     fall   0.000   0.063   0.053  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH     fall   0.060   0.123   0.067  0.106  (630.300,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.010   0.134   0.081  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.082   0.215   0.115  0.011  (376.700,307.700)    1.800      1    
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH      rise   0.000   0.215   0.115  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH      rise   0.081   0.296   0.081  0.051  (374.300,312.700)    0.400      2    
spi1/CTS_ccl_a_inv_00469/A
-     INVX9BA10TH      fall   0.002   0.298   0.071  -      (199.300,312.900)  175.200   -       
spi1/CTS_ccl_a_inv_00469/Y
-     INVX9BA10TH      fall   0.090   0.388   0.096  0.115  (199.500,312.700)    0.400     66    
spi1/s_tx_sreg_reg[16]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.390   0.114  -      (213.100,384.900)   85.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.391

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.190  0.019  (646.215,0.000)    -           1     
CTS_cid_inv_00662/A
-     INVX11BA10TH    rise   0.000   0.000   0.190  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH    rise   0.063   0.063   0.038  0.023  (640.100,7.500)      0.400     1     
CTS_cid_inv_00661/A
-     INVX13BA10TH    fall   0.000   0.063   0.053  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH    fall   0.060   0.123   0.067  0.106  (630.300,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.010   0.134   0.081  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.082   0.215   0.120  0.011  (376.700,307.700)    1.800     1     
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH     rise   0.000   0.215   0.120  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH     rise   0.082   0.298   0.081  0.051  (374.300,312.700)    0.400     2     
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.300   0.072  -      (187.300,323.700)  198.000   -       
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.090   0.390   0.034  0.010  (184.500,322.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.391   0.034  -      (181.500,343.300)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[15]/CK
Delay     :  0.392

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.190  0.019  (646.215,0.000)    -            1    
CTS_cid_inv_00662/A
-     INVX11BA10TH     rise   0.000   0.000   0.190  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH     rise   0.063   0.063   0.038  0.023  (640.100,7.500)      0.400      1    
CTS_cid_inv_00661/A
-     INVX13BA10TH     fall   0.000   0.063   0.053  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH     fall   0.060   0.123   0.067  0.106  (630.300,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.010   0.134   0.081  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.082   0.215   0.120  0.011  (376.700,307.700)    1.800      1    
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH      rise   0.000   0.215   0.120  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH      rise   0.082   0.298   0.081  0.051  (374.300,312.700)    0.400      2    
spi1/CTS_ccl_a_inv_00469/A
-     INVX9BA10TH      fall   0.002   0.300   0.072  -      (199.300,312.900)  175.200   -       
spi1/CTS_ccl_a_inv_00469/Y
-     INVX9BA10TH      fall   0.090   0.390   0.096  0.115  (199.500,312.700)    0.400     66    
spi1/s_tx_sreg_reg[15]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.392   0.114  -      (206.700,384.900)   79.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.141

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.087  0.021  (646.215,0.000)    -           1     
CTS_cid_inv_00662/A
-     INVX11BA10TH    rise   0.000   0.000   0.087  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH    rise   0.016   0.016   0.020  0.024  (640.100,7.500)      0.400     1     
CTS_cid_inv_00661/A
-     INVX13BA10TH    fall   0.000   0.016   0.026  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH    fall   0.022   0.039   0.028  0.106  (630.300,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.011   0.049   0.040  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.028   0.077   0.044  0.012  (376.700,307.700)    1.800     1     
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH     rise   0.000   0.077   0.044  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH     rise   0.027   0.104   0.037  0.051  (374.300,312.700)    0.400     2     
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.107   0.033  -      (187.300,323.700)  198.000   -       
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.141   0.015  0.011  (184.500,322.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.141   0.015  -      (181.500,343.300)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[15]/CK
Delay     :  0.147

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.087  0.021  (646.215,0.000)    -            1    
CTS_cid_inv_00662/A
-     INVX11BA10TH     rise   0.000   0.000   0.087  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH     rise   0.016   0.016   0.020  0.024  (640.100,7.500)      0.400      1    
CTS_cid_inv_00661/A
-     INVX13BA10TH     fall   0.000   0.016   0.026  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH     fall   0.022   0.039   0.028  0.106  (630.300,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.011   0.049   0.040  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.028   0.077   0.044  0.012  (376.700,307.700)    1.800      1    
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH      rise   0.000   0.077   0.044  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH      rise   0.027   0.104   0.037  0.051  (374.300,312.700)    0.400      2    
spi1/CTS_ccl_a_inv_00469/A
-     INVX9BA10TH      fall   0.002   0.107   0.033  -      (199.300,312.900)  175.200   -       
spi1/CTS_ccl_a_inv_00469/Y
-     INVX9BA10TH      fall   0.039   0.146   0.046  0.119  (199.500,312.700)    0.400     66    
spi1/s_tx_sreg_reg[15]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.147   0.054  -      (206.700,384.900)   79.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.141

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.087  0.021  (646.215,0.000)    -           1     
CTS_cid_inv_00662/A
-     INVX11BA10TH    rise   0.000   0.000   0.087  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH    rise   0.016   0.016   0.020  0.024  (640.100,7.500)      0.400     1     
CTS_cid_inv_00661/A
-     INVX13BA10TH    fall   0.000   0.017   0.026  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH    fall   0.022   0.039   0.028  0.106  (630.300,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.011   0.049   0.040  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.028   0.077   0.046  0.012  (376.700,307.700)    1.800     1     
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH     rise   0.000   0.078   0.046  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH     rise   0.028   0.105   0.037  0.051  (374.300,312.700)    0.400     2     
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.107   0.033  -      (187.300,323.700)  198.000   -       
spi1/RC_CG_HIER_INST220/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.141   0.015  0.011  (184.500,322.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.141   0.015  -      (181.500,343.300)   23.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[15]/CK
Delay     :  0.148

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.087  0.021  (646.215,0.000)    -            1    
CTS_cid_inv_00662/A
-     INVX11BA10TH     rise   0.000   0.000   0.087  -      (640.100,7.100)     13.215   -       
CTS_cid_inv_00662/Y
-     INVX11BA10TH     rise   0.016   0.016   0.020  0.024  (640.100,7.500)      0.400      1    
CTS_cid_inv_00661/A
-     INVX13BA10TH     fall   0.000   0.017   0.026  -      (630.300,7.100)     10.200   -       
CTS_cid_inv_00661/Y
-     INVX13BA10TH     fall   0.022   0.039   0.028  0.106  (630.300,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.011   0.049   0.040  -      (377.700,306.900)  552.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.028   0.077   0.046  0.012  (376.700,307.700)    1.800      1    
spi1/CTS_cid_inv_00772/A
-     INVX6BA10TH      rise   0.000   0.078   0.046  -      (374.100,312.900)    7.800   -       
spi1/CTS_cid_inv_00772/Y
-     INVX6BA10TH      rise   0.028   0.105   0.037  0.051  (374.300,312.700)    0.400      2    
spi1/CTS_ccl_a_inv_00469/A
-     INVX9BA10TH      fall   0.002   0.107   0.033  -      (199.300,312.900)  175.200   -       
spi1/CTS_ccl_a_inv_00469/Y
-     INVX9BA10TH      fall   0.039   0.146   0.046  0.119  (199.500,312.700)    0.400     66    
spi1/s_tx_sreg_reg[15]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.148   0.054  -      (206.700,384.900)   79.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 41
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/SlaveFsmSDA_reg/CK
Delay     :  0.404

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.407  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.407  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.132   0.134   0.082  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.134   0.113  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.093   0.226   0.077  0.047  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.229   0.093  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.070   0.299   0.073  0.022  (374.100,480.500)    0.400     5     
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.299   0.062  -      (391.900,475.700)   22.600   -       
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.104   0.404   0.053  0.009  (389.100,474.900)    3.600     6     
i2c0/SlaveFsmSDA_reg/CK
-     SDFFSQX1MA10TH  fall   0.000   0.404   0.053  -      (387.700,468.900)    7.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 42
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/ClearI2CSC_reg/CKN
Delay     :  0.419

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.407  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.407  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.132   0.134   0.082  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.134   0.113  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.093   0.226   0.077  0.047  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.229   0.093  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.070   0.299   0.073  0.022  (374.100,480.500)    0.400     5     
i2c0/CTS_ccl_a_inv_00439/A
-     INVX1BA10TH     fall   0.000   0.299   0.062  -      (375.300,480.900)    1.600   -       
i2c0/CTS_ccl_a_inv_00439/Y
-     INVX1BA10TH     fall   0.120   0.419   0.139  0.018  (375.100,480.300)    0.800     8     
i2c0/ClearI2CSC_reg/CKN
-     DFFNSQX1MA10TH  rise   0.000   0.419   0.175  -      (377.500,471.100)   11.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 43
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/SlaveFsmSDA_reg/CK
Delay     :  0.404

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.407  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.407  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.132   0.134   0.082  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.134   0.113  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.093   0.227   0.077  0.047  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.229   0.093  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.070   0.299   0.073  0.022  (374.100,480.500)    0.400     5     
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.300   0.062  -      (391.900,475.700)   22.600   -       
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.104   0.404   0.054  0.009  (389.100,474.900)    3.600     6     
i2c0/SlaveFsmSDA_reg/CK
-     SDFFSQX1MA10TH  fall   0.000   0.404   0.054  -      (387.700,468.900)    7.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 44
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/ClearI2CSC_reg/CKN
Delay     :  0.420

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.407  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.407  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.132   0.134   0.082  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.134   0.113  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.093   0.227   0.077  0.047  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.229   0.093  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.070   0.299   0.073  0.022  (374.100,480.500)    0.400     5     
i2c0/CTS_ccl_a_inv_00439/A
-     INVX1BA10TH     fall   0.000   0.300   0.062  -      (375.300,480.900)    1.600   -       
i2c0/CTS_ccl_a_inv_00439/Y
-     INVX1BA10TH     fall   0.120   0.420   0.139  0.018  (375.100,480.300)    0.800     8     
i2c0/ClearI2CSC_reg/CKN
-     DFFNSQX1MA10TH  rise   0.000   0.420   0.175  -      (377.500,471.100)   11.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 45
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/SlaveFsmSDA_reg/CK
Delay     :  0.136

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.179  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.179  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.032   0.033   0.041  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.033   0.053  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.036   0.069   0.035  0.048  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.072   0.044  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.026   0.097   0.032  0.021  (374.100,480.500)    0.400     5     
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.097   0.029  -      (391.900,475.700)   22.600   -       
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.039   0.136   0.023  0.010  (389.100,474.900)    3.600     6     
i2c0/SlaveFsmSDA_reg/CK
-     SDFFSQX1MA10TH  fall   0.000   0.136   0.023  -      (387.700,468.900)    7.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 46
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/ClearI2CSC_reg/CKN
Delay     :  0.148

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.179  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.179  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.032   0.033   0.041  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.033   0.053  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.036   0.069   0.035  0.048  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.072   0.044  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.026   0.097   0.032  0.021  (374.100,480.500)    0.400     5     
i2c0/CTS_ccl_a_inv_00439/A
-     INVX1BA10TH     fall   0.000   0.097   0.029  -      (375.300,480.900)    1.600   -       
i2c0/CTS_ccl_a_inv_00439/Y
-     INVX1BA10TH     fall   0.050   0.148   0.060  0.019  (375.100,480.300)    0.800     8     
i2c0/ClearI2CSC_reg/CKN
-     DFFNSQX1MA10TH  rise   0.000   0.148   0.079  -      (377.500,471.100)   11.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 47
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/SlaveFsmSDA_reg/CK
Delay     :  0.137

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.179  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.179  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.032   0.033   0.041  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.033   0.053  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.036   0.069   0.035  0.048  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.072   0.044  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.026   0.097   0.032  0.021  (374.100,480.500)    0.400     5     
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.097   0.029  -      (391.900,475.700)   22.600   -       
i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.039   0.137   0.023  0.010  (389.100,474.900)    3.600     6     
i2c0/SlaveFsmSDA_reg/CK
-     SDFFSQX1MA10TH  fall   0.000   0.137   0.023  -      (387.700,468.900)    7.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 48
Path type : skew group clk_scl0/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[1]
End       : i2c0/ClearI2CSC_reg/CKN
Delay     :  0.148

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[1]
-     -               rise   -       0.000   0.179  0.043  (131.415,686.000)  -           1     
CTS_ccl_inv_00466/A
-     INVX2BA10TH     rise   0.002   0.002   0.179  -      (131.500,512.900)  173.185   -       
CTS_ccl_inv_00466/Y
-     INVX2BA10TH     rise   0.032   0.033   0.041  0.010  (131.700,512.700)    0.400     1     
CTS_ccl_inv_00463/A
-     INVX5BA10TH     fall   0.000   0.033   0.053  -      (139.700,512.900)    8.200   -       
CTS_ccl_inv_00463/Y
-     INVX5BA10TH     fall   0.036   0.069   0.035  0.048  (139.900,512.700)    0.400     3     
i2c0/CTS_ccl_a_inv_00442/A
-     INVX3BA10TH     rise   0.003   0.072   0.044  -      (374.100,480.900)  266.000   -       
i2c0/CTS_ccl_a_inv_00442/Y
-     INVX3BA10TH     rise   0.026   0.097   0.032  0.021  (374.100,480.500)    0.400     5     
i2c0/CTS_ccl_a_inv_00439/A
-     INVX1BA10TH     fall   0.000   0.097   0.029  -      (375.300,480.900)    1.600   -       
i2c0/CTS_ccl_a_inv_00439/Y
-     INVX1BA10TH     fall   0.050   0.148   0.060  0.019  (375.100,480.300)    0.800     8     
i2c0/ClearI2CSC_reg/CKN
-     DFFNSQX1MA10TH  rise   0.000   0.148   0.079  -      (377.500,471.100)   11.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 49
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/SlaveData_reg[6]/CK
Delay     :  0.261

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt4_in[3]
-     -                rise   -       0.000   0.121  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH      rise   0.070   0.070   0.053  0.021  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH     fall   0.000   0.070   0.054  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH     fall   0.049   0.119   0.044  0.055  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH      rise   0.003   0.123   0.052  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH      rise   0.042   0.165   0.045  0.026  (427.500,472.700)    0.400     5     
i2c1/RC_CG_HIER_INST162/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.000   0.165   0.038  -      (478.100,464.300)   59.000   -       
i2c1/RC_CG_HIER_INST162/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.095   0.261   0.056  0.015  (480.700,464.700)    3.000     8     
i2c1/SlaveData_reg[6]/CK
-     SDFFRPQX1MA10TH  fall   0.000   0.261   0.056  -      (478.300,455.100)   12.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 50
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/I2CxSRX_reg[0]/CK
Delay     :  0.273

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt4_in[3]
-     -                rise   -       0.000   0.121  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH      rise   0.070   0.070   0.053  0.021  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH     fall   0.000   0.070   0.054  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH     fall   0.049   0.119   0.044  0.055  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH      rise   0.003   0.123   0.052  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH      rise   0.042   0.165   0.045  0.026  (427.500,472.700)    0.400     5     
i2c1/RC_CG_HIER_INST157/RC_CGIC_INST/CK
-     PREICGX2BA10TH   fall   0.000   0.165   0.038  -      (478.500,468.300)   55.400   -       
i2c1/RC_CG_HIER_INST157/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   fall   0.108   0.273   0.070  0.014  (481.300,469.100)    3.600     8     
i2c1/I2CxSRX_reg[0]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.273   0.070  -      (481.700,475.100)    6.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 51
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/SlaveData_reg[6]/CK
Delay     :  0.261

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt4_in[3]
-     -                rise   -       0.000   0.121  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH      rise   0.070   0.070   0.053  0.021  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH     fall   0.000   0.070   0.054  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH     fall   0.049   0.120   0.044  0.055  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH      rise   0.003   0.123   0.052  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH      rise   0.042   0.165   0.045  0.026  (427.500,472.700)    0.400     5     
i2c1/RC_CG_HIER_INST162/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.000   0.166   0.038  -      (478.100,464.300)   59.000   -       
i2c1/RC_CG_HIER_INST162/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.095   0.261   0.056  0.015  (480.700,464.700)    3.000     8     
i2c1/SlaveData_reg[6]/CK
-     SDFFRPQX1MA10TH  fall   0.000   0.261   0.056  -      (478.300,455.100)   12.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 52
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/I2CxSRX_reg[0]/CK
Delay     :  0.274

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt4_in[3]
-     -                rise   -       0.000   0.121  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH      rise   0.000   0.000   0.121  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH      rise   0.070   0.070   0.053  0.021  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH     fall   0.000   0.070   0.054  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH     fall   0.049   0.120   0.044  0.055  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH      rise   0.003   0.123   0.052  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH      rise   0.042   0.165   0.045  0.026  (427.500,472.700)    0.400     5     
i2c1/RC_CG_HIER_INST157/RC_CGIC_INST/CK
-     PREICGX2BA10TH   fall   0.000   0.166   0.038  -      (478.500,468.300)   55.400   -       
i2c1/RC_CG_HIER_INST157/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   fall   0.108   0.274   0.071  0.014  (481.300,469.100)    3.600     8     
i2c1/I2CxSRX_reg[0]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.274   0.071  -      (481.700,475.100)    6.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 53
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/SlaveFsmSDA_reg/CK
Delay     :  0.101

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[3]
-     -               rise   -       0.000   0.054  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH     rise   0.000   0.000   0.054  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH     rise   0.024   0.024   0.026  0.023  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH    fall   0.000   0.024   0.028  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH    fall   0.020   0.044   0.021  0.056  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH     rise   0.003   0.047   0.026  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH     rise   0.016   0.063   0.020  0.025  (427.500,472.700)    0.400     5     
i2c1/RC_CG_HIER_INST149/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.063   0.018  -      (445.900,463.700)   27.400   -       
i2c1/RC_CG_HIER_INST149/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.038   0.101   0.025  0.011  (443.100,462.900)    3.600     6     
i2c1/SlaveFsmSDA_reg/CK
-     SDFFSQX1MA10TH  fall   0.000   0.101   0.025  -      (442.500,463.100)    0.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 54
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/ClearI2CSC_reg/CKN
Delay     :  0.105

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[3]
-     -               rise   -       0.000   0.054  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH     rise   0.000   0.000   0.054  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH     rise   0.024   0.024   0.026  0.023  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH    fall   0.000   0.024   0.028  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH    fall   0.020   0.044   0.021  0.056  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH     rise   0.003   0.047   0.026  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH     rise   0.016   0.063   0.020  0.025  (427.500,472.700)    0.400     5     
i2c1/CTS_ccl_a_inv_00403/A
-     INVX1BA10TH     fall   0.000   0.063   0.018  -      (429.900,472.900)    2.600   -       
i2c1/CTS_ccl_a_inv_00403/Y
-     INVX1BA10TH     fall   0.042   0.105   0.052  0.016  (430.100,472.300)    0.800     8     
i2c1/ClearI2CSC_reg/CKN
-     DFFNSQX1MA10TH  rise   0.000   0.105   0.068  -      (437.900,471.100)    9.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 55
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/SlaveFsmSDA_reg/CK
Delay     :  0.102

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[3]
-     -               rise   -       0.000   0.054  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH     rise   0.000   0.000   0.054  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH     rise   0.024   0.024   0.026  0.023  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH    fall   0.000   0.024   0.028  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH    fall   0.020   0.044   0.021  0.056  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH     rise   0.003   0.047   0.026  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH     rise   0.016   0.064   0.020  0.025  (427.500,472.700)    0.400     5     
i2c1/RC_CG_HIER_INST149/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.064   0.018  -      (445.900,463.700)   27.400   -       
i2c1/RC_CG_HIER_INST149/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.038   0.102   0.025  0.011  (443.100,462.900)    3.600     6     
i2c1/SlaveFsmSDA_reg/CK
-     SDFFSQX1MA10TH  fall   0.000   0.102   0.025  -      (442.500,463.100)    0.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 56
Path type : skew group clk_scl1/prelayout_constraint_mode (path 1 of 1)
Start     : prt4_in[3]
End       : i2c1/ClearI2CSC_reg/CKN
Delay     :  0.106

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt4_in[3]
-     -               rise   -       0.000   0.054  0.012  (303.015,686.000)  -           1     
CTS_ccl_a_inv_00436/A
-     INVX4BA10TH     rise   0.000   0.000   0.054  -      (337.700,680.900)   39.785   -       
CTS_ccl_a_inv_00436/Y
-     INVX4BA10TH     rise   0.024   0.024   0.026  0.023  (338.500,680.900)    0.800     1     
CTS_ccl_a_inv_00432/A
-     INVX11BA10TH    fall   0.000   0.024   0.028  -      (338.100,652.900)   28.400   -       
CTS_ccl_a_inv_00432/Y
-     INVX11BA10TH    fall   0.020   0.044   0.021  0.056  (338.100,652.500)    0.400     3     
i2c1/CTS_ccl_a_inv_00406/A
-     INVX6BA10TH     rise   0.003   0.047   0.026  -      (427.300,472.900)  268.800   -       
i2c1/CTS_ccl_a_inv_00406/Y
-     INVX6BA10TH     rise   0.016   0.064   0.020  0.025  (427.500,472.700)    0.400     5     
i2c1/CTS_ccl_a_inv_00403/A
-     INVX1BA10TH     fall   0.000   0.064   0.018  -      (429.900,472.900)    2.600   -       
i2c1/CTS_ccl_a_inv_00403/Y
-     INVX1BA10TH     fall   0.042   0.106   0.052  0.016  (430.100,472.300)    0.800     8     
i2c1/ClearI2CSC_reg/CKN
-     DFFNSQX1MA10TH  rise   0.000   0.106   0.068  -      (437.900,471.100)    9.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 57
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.713

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.141  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.141  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.077   0.077   0.066  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.077   0.057  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.067   0.144   0.067  0.025  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.144   0.081  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.068   0.213   0.080  0.007  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.213   0.064  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.077   0.290   0.079  0.030  (264.500,403.500)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.290   0.095  -      (334.900,408.300)   75.200   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.125   0.415   0.088  0.108  (338.700,409.100)    4.600      6    
core/CTS_ccl_inv_00347/A
-     INVX1BA10TH      rise   0.005   0.420   0.088  -      (585.700,335.100)  321.000   -       
core/CTS_ccl_inv_00347/Y
-     INVX1BA10TH      rise   0.080   0.500   0.100  0.010  (585.900,335.700)    0.800      1    
core/CTS_ccl_a_inv_00336/A
-     INVX3BA10TH      fall   0.000   0.500   0.079  -      (593.300,316.900)   26.200   -       
core/CTS_ccl_a_inv_00336/Y
-     INVX3BA10TH      fall   0.211   0.712   0.279  0.112  (593.300,316.500)    0.400     18    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.001   0.713   0.336  -      (432.700,323.300)  167.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 58
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/mainalu/divider/D_Abs_reg[27]/CK
Delay     :  0.867

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.141  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.141  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.077   0.077   0.066  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.077   0.057  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.067   0.144   0.067  0.025  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.144   0.081  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.068   0.213   0.080  0.007  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.213   0.064  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.077   0.290   0.079  0.030  (264.500,403.500)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.290   0.095  -      (334.900,408.300)   75.200   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.125   0.415   0.088  0.108  (338.700,409.100)    4.600      6    
core/CTS_ccl_inv_00351/A
-     INVX9BA10TH      rise   0.001   0.416   0.088  -      (349.300,399.100)   20.600   -       
core/CTS_ccl_inv_00351/Y
-     INVX9BA10TH      rise   0.082   0.498   0.102  0.098  (349.100,399.300)    0.400      2    
core/CTS_ccl_a_inv_00343/A
-     INVX13BA10TH     fall   0.005   0.503   0.087  -      (626.900,388.900)  288.200   -       
core/CTS_ccl_a_inv_00343/Y
-     INVX13BA10TH     fall   0.099   0.602   0.110  0.182  (626.900,388.500)    0.400     28    
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST50/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.011   0.613   0.131  -      (833.100,308.300)  286.400   -       
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST50/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.253   0.866   0.269  0.058  (835.900,309.100)    3.600     32    
core/datapath_inst/mainalu/divider/D_Abs_reg[27]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.867   0.269  -      (851.100,279.100)   45.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 59
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.725

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.172  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.172  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.087   0.087   0.066  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.087   0.064  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.069   0.156   0.067  0.025  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.156   0.081  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.068   0.224   0.080  0.007  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.224   0.064  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.077   0.301   0.079  0.030  (264.500,403.500)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.001   0.302   0.095  -      (334.900,408.300)   75.200   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.125   0.427   0.088  0.108  (338.700,409.100)    4.600      6    
core/CTS_ccl_inv_00347/A
-     INVX1BA10TH      rise   0.005   0.432   0.088  -      (585.700,335.100)  321.000   -       
core/CTS_ccl_inv_00347/Y
-     INVX1BA10TH      rise   0.080   0.512   0.100  0.010  (585.900,335.700)    0.800      1    
core/CTS_ccl_a_inv_00336/A
-     INVX3BA10TH      fall   0.000   0.512   0.079  -      (593.300,316.900)   26.200   -       
core/CTS_ccl_a_inv_00336/Y
-     INVX3BA10TH      fall   0.211   0.724   0.279  0.112  (593.300,316.500)    0.400     18    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.001   0.725   0.336  -      (432.700,323.300)  167.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 60
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/mainalu/divider/D_Abs_reg[27]/CK
Delay     :  0.879

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.172  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.172  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.087   0.087   0.066  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.087   0.064  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.069   0.156   0.067  0.025  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.156   0.081  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.068   0.224   0.080  0.007  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.224   0.064  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.077   0.301   0.079  0.030  (264.500,403.500)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.001   0.302   0.095  -      (334.900,408.300)   75.200   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.125   0.427   0.088  0.108  (338.700,409.100)    4.600      6    
core/CTS_ccl_inv_00351/A
-     INVX9BA10TH      rise   0.001   0.428   0.088  -      (349.300,399.100)   20.600   -       
core/CTS_ccl_inv_00351/Y
-     INVX9BA10TH      rise   0.082   0.510   0.102  0.098  (349.100,399.300)    0.400      2    
core/CTS_ccl_a_inv_00343/A
-     INVX13BA10TH     fall   0.005   0.515   0.087  -      (626.900,388.900)  288.200   -       
core/CTS_ccl_a_inv_00343/Y
-     INVX13BA10TH     fall   0.099   0.614   0.110  0.182  (626.900,388.500)    0.400     28    
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST50/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.011   0.625   0.131  -      (833.100,308.300)  286.400   -       
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST50/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.253   0.878   0.269  0.058  (835.900,309.100)    3.600     32    
core/datapath_inst/mainalu/divider/D_Abs_reg[27]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.879   0.269  -      (851.100,279.100)   45.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 61
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.271

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.050  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.050  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.023   0.023   0.031  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.023   0.026  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.026   0.049   0.028  0.024  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.049   0.034  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.025   0.074   0.036  0.008  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.074   0.028  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.029   0.103   0.033  0.028  (264.500,403.500)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.104   0.039  -      (334.900,408.300)   75.200   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.046   0.150   0.039  0.107  (338.700,409.100)    4.600      6    
core/CTS_ccl_inv_00351/A
-     INVX9BA10TH      rise   0.001   0.151   0.040  -      (349.300,399.100)   20.600   -       
core/CTS_ccl_inv_00351/Y
-     INVX9BA10TH      rise   0.031   0.182   0.047  0.101  (349.100,399.300)    0.400      2    
core/CTS_ccl_a_inv_00341/A
-     INVX16BA10TH     fall   0.000   0.182   0.040  -      (354.500,392.900)   11.800   -       
core/CTS_ccl_a_inv_00341/Y
-     INVX16BA10TH     fall   0.025   0.207   0.037  0.172  (354.500,392.500)    0.400     23    
core/g19495/A
-     INVX2BA10TH      rise   0.011   0.218   0.057  -      (510.900,348.900)  200.000   -       
core/g19495/Y
-     INVX2BA10TH      rise   0.051   0.270   0.084  0.041  (511.100,348.700)    0.400      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.002   0.271   0.066  -      (677.100,295.700)  219.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 62
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/csr_unit_inst/minstret_reg[53]/CK
Delay     :  0.340

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.050  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.050  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.023   0.023   0.031  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.023   0.026  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.026   0.049   0.028  0.024  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.049   0.034  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.025   0.074   0.036  0.008  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.074   0.028  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.029   0.103   0.033  0.028  (264.500,403.500)    0.400      2    
CTS_ccl_inv_00374/A
-     INVX2BA10TH      rise   0.000   0.104   0.039  -      (270.900,387.100)   22.800   -       
CTS_ccl_inv_00374/Y
-     INVX2BA10TH      rise   0.021   0.125   0.026  0.011  (270.700,387.300)    0.400      1    
CTS_ccl_a_inv_00371/A
-     INVX6BA10TH      fall   0.000   0.125   0.023  -      (268.100,387.100)    2.800   -       
CTS_ccl_a_inv_00371/Y
-     INVX6BA10TH      fall   0.033   0.158   0.042  0.073  (267.900,387.300)    0.400      2    
CTS_ccl_inv_00368/A
-     INVX3BA10TH      rise   0.000   0.158   0.051  -      (272.300,387.100)    4.600   -       
CTS_ccl_inv_00368/Y
-     INVX3BA10TH      rise   0.032   0.191   0.042  0.029  (272.300,387.500)    0.400      1    
CTS_ccl_a_inv_00365/A
-     INVX16BA10TH     fall   0.000   0.191   0.037  -      (270.100,383.100)    6.600   -       
CTS_ccl_a_inv_00365/Y
-     INVX16BA10TH     fall   0.023   0.214   0.031  0.128  (270.100,383.500)    0.400     11    
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.013   0.227   0.043  -      (694.700,284.300)  523.800   -       
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.112   0.339   0.149  0.073  (697.500,285.100)    3.600     32    
core/csr_unit_inst/minstret_reg[53]/CK
-     SDFFRPQX1MA10TH  rise   0.001   0.340   0.149  -      (779.300,263.100)  103.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 63
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.275

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.064  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.064  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.025   0.025   0.031  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.025   0.030  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.027   0.052   0.028  0.024  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.052   0.034  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.025   0.077   0.036  0.008  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.078   0.028  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.029   0.107   0.033  0.028  (264.500,403.500)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.001   0.107   0.039  -      (334.900,408.300)   75.200   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.046   0.154   0.039  0.107  (338.700,409.100)    4.600      6    
core/CTS_ccl_inv_00351/A
-     INVX9BA10TH      rise   0.001   0.154   0.040  -      (349.300,399.100)   20.600   -       
core/CTS_ccl_inv_00351/Y
-     INVX9BA10TH      rise   0.031   0.185   0.047  0.101  (349.100,399.300)    0.400      2    
core/CTS_ccl_a_inv_00341/A
-     INVX16BA10TH     fall   0.000   0.186   0.040  -      (354.500,392.900)   11.800   -       
core/CTS_ccl_a_inv_00341/Y
-     INVX16BA10TH     fall   0.025   0.211   0.037  0.172  (354.500,392.500)    0.400     23    
core/g19495/A
-     INVX2BA10TH      rise   0.011   0.222   0.057  -      (510.900,348.900)  200.000   -       
core/g19495/Y
-     INVX2BA10TH      rise   0.051   0.273   0.084  0.041  (511.100,348.700)    0.400      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.002   0.275   0.066  -      (677.100,295.700)  219.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 64
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/csr_unit_inst/minstret_reg[53]/CK
Delay     :  0.344

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.064  0.002  (255.900,397.300)  -            1    
system0/CTS_ccl_a_inv_00400/A
-     INVX1BA10TH      rise   0.000   0.000   0.064  -      (257.900,396.900)    2.400   -       
system0/CTS_ccl_a_inv_00400/Y
-     INVX1BA10TH      rise   0.025   0.025   0.031  0.005  (258.100,396.300)    0.800      1    
system0/CTS_ccl_a_inv_00396/A
-     INVX3BA10TH      fall   0.000   0.025   0.030  -      (259.100,396.900)    1.600   -       
system0/CTS_ccl_a_inv_00396/Y
-     INVX3BA10TH      fall   0.027   0.052   0.028  0.024  (259.100,396.500)    0.400      4    
CTS_ccl_inv_00380/A
-     INVX1BA10TH      rise   0.000   0.052   0.034  -      (260.100,407.100)   11.600   -       
CTS_ccl_inv_00380/Y
-     INVX1BA10TH      rise   0.025   0.077   0.036  0.008  (260.300,407.700)    0.800      1    
CTS_ccl_a_inv_00377/A
-     INVX3BA10TH      fall   0.000   0.078   0.028  -      (264.500,403.100)    8.800   -       
CTS_ccl_a_inv_00377/Y
-     INVX3BA10TH      fall   0.029   0.107   0.033  0.028  (264.500,403.500)    0.400      2    
CTS_ccl_inv_00374/A
-     INVX2BA10TH      rise   0.001   0.107   0.039  -      (270.900,387.100)   22.800   -       
CTS_ccl_inv_00374/Y
-     INVX2BA10TH      rise   0.021   0.128   0.026  0.011  (270.700,387.300)    0.400      1    
CTS_ccl_a_inv_00371/A
-     INVX6BA10TH      fall   0.000   0.128   0.023  -      (268.100,387.100)    2.800   -       
CTS_ccl_a_inv_00371/Y
-     INVX6BA10TH      fall   0.033   0.162   0.042  0.073  (267.900,387.300)    0.400      2    
CTS_ccl_inv_00368/A
-     INVX3BA10TH      rise   0.000   0.162   0.051  -      (272.300,387.100)    4.600   -       
CTS_ccl_inv_00368/Y
-     INVX3BA10TH      rise   0.032   0.194   0.042  0.029  (272.300,387.500)    0.400      1    
CTS_ccl_a_inv_00365/A
-     INVX16BA10TH     fall   0.000   0.194   0.037  -      (270.100,383.100)    6.600   -       
CTS_ccl_a_inv_00365/Y
-     INVX16BA10TH     fall   0.023   0.218   0.031  0.128  (270.100,383.500)    0.400     11    
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.013   0.231   0.043  -      (694.700,284.300)  523.800   -       
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.112   0.343   0.149  0.073  (697.500,285.100)    3.600     32    
core/csr_unit_inst/minstret_reg[53]/CK
-     SDFFRPQX1MA10TH  rise   0.001   0.344   0.149  -      (779.300,263.100)  103.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 65
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/baud_cntr_reg[0]/CK
Delay     :  0.654

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.067  0.005  (283.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH       rise   0.000   0.000   0.067  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH       rise   0.046   0.046   0.042  0.008  (282.500,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH       fall   0.000   0.046   0.035  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH       fall   0.044   0.090   0.043  0.021  (283.300,408.900)    0.800     3     
CTS_ccl_inv_00237/A
-     INVX2BA10TH       rise   0.000   0.090   0.052  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH       rise   0.043   0.133   0.048  0.009  (284.700,408.700)    0.400     1     
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH       fall   0.000   0.133   0.038  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH       fall   0.038   0.171   0.033  0.015  (278.700,407.100)    0.800     1     
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH     rise   0.000   0.171   0.040  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH     rise   0.042   0.213   0.053  0.041  (288.500,413.100)    0.200     2     
CTS_ccl_a_inv_00223/A
-     INVX6BA10TH       fall   0.000   0.213   0.044  -      (297.900,412.900)    9.600   -       
CTS_ccl_a_inv_00223/Y
-     INVX6BA10TH       fall   0.085   0.298   0.104  0.081  (298.100,412.700)    0.400     4     
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH    rise   0.003   0.301   0.124  -      (356.900,515.700)  161.800   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH    rise   0.125   0.426   0.059  0.013  (354.300,515.300)    3.000     2     
uart1/CTS_cci_inv_00059/A
-     INVX1BA10TH       rise   0.000   0.426   0.059  -      (343.900,515.100)   10.600   -       
uart1/CTS_cci_inv_00059/Y
-     INVX1BA10TH       rise   0.045   0.471   0.045  0.004  (343.700,515.700)    0.800     1     
uart1/CTS_ccl_a_inv_00054/A
-     INVX1BA10TH       fall   0.000   0.471   0.036  -      (333.700,515.100)   10.600   -       
uart1/CTS_ccl_a_inv_00054/Y
-     INVX1BA10TH       fall   0.059   0.530   0.062  0.007  (333.500,515.700)    0.800     2     
uart1/CTS_ccl_inv_00051/A
-     INVX1BA10TH       rise   0.000   0.530   0.079  -      (323.300,508.900)   17.000   -       
uart1/CTS_ccl_inv_00051/Y
-     INVX1BA10TH       rise   0.061   0.591   0.065  0.006  (323.100,508.300)    0.800     1     
uart1/CTS_ccl_a_inv_00049/A
-     INVX1BA10TH       fall   0.000   0.591   0.053  -      (304.100,515.100)   25.800   -       
uart1/CTS_ccl_a_inv_00049/Y
-     INVX1BA10TH       fall   0.063   0.654   0.059  0.007  (304.300,515.700)    0.800     1     
uart1/baud_cntr_reg[0]/CK
-     SDFFRPQNX1MA10TH  rise   0.000   0.654   0.074  -      (343.100,512.900)   41.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 66
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/counter/count_reg_reg[0]/CK
Delay     :  0.814

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.067  0.005  (283.500,407.700)  -            1    
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH      rise   0.000   0.000   0.067  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH      rise   0.046   0.046   0.042  0.008  (282.500,412.700)    0.400      1    
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH      fall   0.000   0.046   0.035  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH      fall   0.044   0.090   0.043  0.021  (283.300,408.900)    0.800      3    
CTS_ccl_inv_00237/A
-     INVX2BA10TH      rise   0.000   0.090   0.052  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH      rise   0.043   0.133   0.048  0.009  (284.700,408.700)    0.400      1    
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH      fall   0.000   0.133   0.038  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH      fall   0.038   0.171   0.033  0.015  (278.700,407.100)    0.800      1    
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH    rise   0.000   0.171   0.040  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH    rise   0.042   0.213   0.053  0.041  (288.500,413.100)    0.200      2    
CTS_ccl_a_inv_00223/A
-     INVX6BA10TH      fall   0.000   0.213   0.044  -      (297.900,412.900)    9.600   -       
CTS_ccl_a_inv_00223/Y
-     INVX6BA10TH      fall   0.085   0.298   0.104  0.081  (298.100,412.700)    0.400      4    
afe0/cg_clk_afe/CG1/CK
-     PREICGX1BA10TH   rise   0.004   0.302   0.124  -      (590.300,468.300)  347.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX1BA10TH   rise   0.154   0.457   0.082  0.006  (592.900,468.300)    2.600      1    
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH   rise   0.000   0.457   0.082  -      (606.700,472.300)   17.800   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH   rise   0.137   0.594   0.089  0.016  (609.500,473.100)    3.600      2    
CTS_cci_inv_00204/A
-     INVX3BA10TH      rise   0.000   0.594   0.089  -      (609.900,492.900)   20.200   -       
CTS_cci_inv_00204/Y
-     INVX3BA10TH      rise   0.050   0.643   0.039  0.009  (609.900,492.500)    0.400      2    
afe0/adc_fsm/CTS_ccl_a_inv_00199/A
-     INVX4BA10TH      fall   0.000   0.643   0.036  -      (613.900,488.900)    7.600   -       
afe0/adc_fsm/CTS_ccl_a_inv_00199/Y
-     INVX4BA10TH      fall   0.031   0.674   0.024  0.009  (614.700,488.900)    0.800      2    
afe0/adc_fsm/counter/RC_CG_HIER_INST35/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.000   0.674   0.028  -      (620.700,479.700)   15.200   -       
afe0/adc_fsm/counter/RC_CG_HIER_INST35/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.140   0.814   0.120  0.023  (617.900,478.900)    3.600     12    
afe0/adc_fsm/counter/count_reg_reg[0]/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.814   0.120  -      (624.500,467.100)   18.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 67
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/baud_cntr_reg[0]/CK
Delay     :  0.654

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.067  0.005  (283.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH       rise   0.000   0.000   0.067  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH       rise   0.046   0.046   0.042  0.008  (282.500,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH       fall   0.000   0.046   0.035  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH       fall   0.044   0.090   0.043  0.021  (283.300,408.900)    0.800     3     
CTS_ccl_inv_00237/A
-     INVX2BA10TH       rise   0.000   0.090   0.052  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH       rise   0.043   0.133   0.048  0.009  (284.700,408.700)    0.400     1     
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH       fall   0.000   0.133   0.038  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH       fall   0.038   0.171   0.033  0.015  (278.700,407.100)    0.800     1     
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH     rise   0.000   0.171   0.040  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH     rise   0.042   0.213   0.053  0.041  (288.500,413.100)    0.200     2     
CTS_ccl_a_inv_00223/A
-     INVX6BA10TH       fall   0.000   0.214   0.044  -      (297.900,412.900)    9.600   -       
CTS_ccl_a_inv_00223/Y
-     INVX6BA10TH       fall   0.085   0.298   0.104  0.081  (298.100,412.700)    0.400     4     
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH    rise   0.003   0.301   0.124  -      (356.900,515.700)  161.800   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH    rise   0.125   0.426   0.059  0.013  (354.300,515.300)    3.000     2     
uart1/CTS_cci_inv_00059/A
-     INVX1BA10TH       rise   0.000   0.426   0.059  -      (343.900,515.100)   10.600   -       
uart1/CTS_cci_inv_00059/Y
-     INVX1BA10TH       rise   0.045   0.471   0.045  0.004  (343.700,515.700)    0.800     1     
uart1/CTS_ccl_a_inv_00054/A
-     INVX1BA10TH       fall   0.000   0.471   0.036  -      (333.700,515.100)   10.600   -       
uart1/CTS_ccl_a_inv_00054/Y
-     INVX1BA10TH       fall   0.059   0.530   0.062  0.007  (333.500,515.700)    0.800     2     
uart1/CTS_ccl_inv_00051/A
-     INVX1BA10TH       rise   0.000   0.530   0.079  -      (323.300,508.900)   17.000   -       
uart1/CTS_ccl_inv_00051/Y
-     INVX1BA10TH       rise   0.061   0.591   0.065  0.006  (323.100,508.300)    0.800     1     
uart1/CTS_ccl_a_inv_00049/A
-     INVX1BA10TH       fall   0.000   0.591   0.053  -      (304.100,515.100)   25.800   -       
uart1/CTS_ccl_a_inv_00049/Y
-     INVX1BA10TH       fall   0.063   0.654   0.059  0.007  (304.300,515.700)    0.800     1     
uart1/baud_cntr_reg[0]/CK
-     SDFFRPQNX1MA10TH  rise   0.000   0.654   0.074  -      (343.100,512.900)   41.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 68
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/ClkStagesFF_reg[1]/CK
Delay     :  0.815

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.067  0.005  (283.500,407.700)  -            1    
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH      rise   0.000   0.000   0.067  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH      rise   0.046   0.046   0.042  0.008  (282.500,412.700)    0.400      1    
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH      fall   0.000   0.046   0.035  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH      fall   0.044   0.090   0.043  0.021  (283.300,408.900)    0.800      3    
CTS_ccl_inv_00237/A
-     INVX2BA10TH      rise   0.000   0.090   0.052  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH      rise   0.043   0.133   0.048  0.009  (284.700,408.700)    0.400      1    
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH      fall   0.000   0.133   0.038  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH      fall   0.038   0.171   0.033  0.015  (278.700,407.100)    0.800      1    
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH    rise   0.000   0.171   0.040  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH    rise   0.042   0.213   0.053  0.041  (288.500,413.100)    0.200      2    
CTS_ccl_a_inv_00227/A
-     INVX4BA10TH      fall   0.001   0.214   0.044  -      (414.300,436.900)  149.600   -       
CTS_ccl_a_inv_00227/Y
-     INVX4BA10TH      fall   0.052   0.266   0.050  0.025  (415.100,436.900)    0.800      2    
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX5BA10TH   rise   0.000   0.267   0.061  -      (427.100,439.700)   14.800   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX5BA10TH   rise   0.087   0.354   0.037  0.008  (424.300,438.900)    3.600      2    
i2c0/CGMaster/CTS_ccl_a_inv_00160/A
-     INVX1BA10TH      rise   0.000   0.354   0.037  -      (425.700,435.100)    5.200   -       
i2c0/CGMaster/CTS_ccl_a_inv_00160/Y
-     INVX1BA10TH      rise   0.062   0.416   0.101  0.010  (425.500,435.700)    0.800      1    
i2c0/CGMaster/CTS_ccl_a_inv_00156/A
-     INVX1BA10TH      fall   0.000   0.416   0.080  -      (411.900,408.900)   40.400   -       
i2c0/CGMaster/CTS_ccl_a_inv_00156/Y
-     INVX1BA10TH      fall   0.118   0.534   0.125  0.016  (412.100,408.300)    0.800      2    
i2c0/CGMaster/RC_CG_HIER_INST145/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.000   0.534   0.158  -      (433.300,440.300)   53.200   -       
i2c0/CGMaster/RC_CG_HIER_INST145/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.280   0.815   0.285  0.030  (435.900,440.300)    2.600     15    
i2c0/CGMaster/ClkStagesFF_reg[1]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.815   0.285  -      (425.900,443.100)   12.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 69
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.247

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.030  0.005  (283.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH       rise   0.000   0.000   0.030  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH       rise   0.017   0.017   0.020  0.008  (282.500,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH       fall   0.000   0.017   0.018  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH       fall   0.017   0.034   0.018  0.019  (283.300,408.900)    0.800     3     
CTS_ccl_inv_00237/A
-     INVX2BA10TH       rise   0.000   0.034   0.021  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH       rise   0.016   0.050   0.022  0.009  (284.700,408.700)    0.400     1     
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH       fall   0.000   0.050   0.018  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH       fall   0.015   0.066   0.016  0.016  (278.700,407.100)    0.800     1     
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH     rise   0.000   0.066   0.018  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH     rise   0.017   0.083   0.023  0.042  (288.500,413.100)    0.200     2     
CTS_ccl_a_inv_00223/A
-     INVX6BA10TH       fall   0.000   0.083   0.020  -      (297.900,412.900)    9.600   -       
CTS_ccl_a_inv_00223/Y
-     INVX6BA10TH       fall   0.035   0.118   0.046  0.081  (298.100,412.700)    0.400     4     
CTS_ccl_a_inv_00220/A
-     INVX6BA10TH       rise   0.000   0.118   0.056  -      (296.100,412.900)    2.200   -       
CTS_ccl_a_inv_00220/Y
-     INVX6BA10TH       rise   0.045   0.163   0.070  0.102  (295.900,412.700)    0.400     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX0P5BA10TH  fall   0.001   0.164   0.059  -      (240.300,380.300)   88.000   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX0P5BA10TH  fall   0.051   0.215   0.038  0.006  (237.700,380.500)    2.800     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.215   0.038  -      (235.900,380.900)    2.200   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.020   0.236   0.021  0.003  (235.700,380.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.236   0.022  -      (230.500,380.900)    5.800   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.012   0.247   0.015  0.002  (230.700,380.300)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.247   0.012  -      (230.700,375.100)    5.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 70
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.323

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.030  0.005  (283.500,407.700)  -            1    
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH     rise   0.000   0.000   0.030  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH     rise   0.017   0.017   0.020  0.008  (282.500,412.700)    0.400      1    
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH     fall   0.000   0.017   0.018  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH     fall   0.017   0.034   0.018  0.019  (283.300,408.900)    0.800      3    
CTS_ccl_inv_00237/A
-     INVX2BA10TH     rise   0.000   0.034   0.021  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH     rise   0.016   0.050   0.022  0.009  (284.700,408.700)    0.400      1    
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH     fall   0.000   0.050   0.018  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH     fall   0.015   0.066   0.016  0.016  (278.700,407.100)    0.800      1    
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH   rise   0.000   0.066   0.018  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH   rise   0.017   0.083   0.023  0.042  (288.500,413.100)    0.200      2    
CTS_ccl_a_inv_00223/A
-     INVX6BA10TH     fall   0.000   0.083   0.020  -      (297.900,412.900)    9.600   -       
CTS_ccl_a_inv_00223/Y
-     INVX6BA10TH     fall   0.035   0.118   0.046  0.081  (298.100,412.700)    0.400      4    
CTS_ccl_a_inv_00220/A
-     INVX6BA10TH     rise   0.000   0.118   0.056  -      (296.100,412.900)    2.200   -       
CTS_ccl_a_inv_00220/Y
-     INVX6BA10TH     rise   0.045   0.163   0.070  0.102  (295.900,412.700)    0.400      6    
CTS_ccl_a_inv_00216/A
-     INVX3BA10TH     fall   0.005   0.168   0.059  -      (535.100,412.900)  239.400   -       
CTS_ccl_a_inv_00216/Y
-     INVX3BA10TH     fall   0.044   0.212   0.048  0.039  (535.100,412.500)    0.400      3    
CTS_ccl_inv_00213/A
-     INVX1BA10TH     rise   0.000   0.212   0.054  -      (531.700,479.100)   70.000   -       
CTS_ccl_inv_00213/Y
-     INVX1BA10TH     rise   0.038   0.251   0.056  0.013  (531.500,479.700)    0.800      2    
CTS_ccl_a_inv_00211/A
-     INVX4BA10TH     fall   0.000   0.251   0.045  -      (521.500,483.100)   13.400   -       
CTS_ccl_a_inv_00211/Y
-     INVX4BA10TH     fall   0.066   0.317   0.084  0.102  (520.700,483.100)    0.800     19    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.006   0.323   0.103  -      (277.100,403.300)  323.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 71
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.249

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.030  0.005  (283.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH       rise   0.000   0.000   0.030  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH       rise   0.017   0.017   0.020  0.008  (282.500,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH       fall   0.000   0.017   0.018  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH       fall   0.017   0.034   0.018  0.019  (283.300,408.900)    0.800     3     
CTS_ccl_inv_00237/A
-     INVX2BA10TH       rise   0.000   0.034   0.021  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH       rise   0.016   0.050   0.022  0.009  (284.700,408.700)    0.400     1     
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH       fall   0.000   0.051   0.018  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH       fall   0.015   0.066   0.016  0.016  (278.700,407.100)    0.800     1     
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH     rise   0.000   0.066   0.018  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH     rise   0.017   0.083   0.023  0.042  (288.500,413.100)    0.200     2     
CTS_ccl_a_inv_00223/A
-     INVX6BA10TH       fall   0.000   0.084   0.020  -      (297.900,412.900)    9.600   -       
CTS_ccl_a_inv_00223/Y
-     INVX6BA10TH       fall   0.035   0.118   0.046  0.081  (298.100,412.700)    0.400     4     
CTS_ccl_a_inv_00220/A
-     INVX6BA10TH       rise   0.000   0.118   0.056  -      (296.100,412.900)    2.200   -       
CTS_ccl_a_inv_00220/Y
-     INVX6BA10TH       rise   0.045   0.164   0.070  0.102  (295.900,412.700)    0.400     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX0P5BA10TH  fall   0.001   0.164   0.059  -      (240.300,380.300)   88.000   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX0P5BA10TH  fall   0.052   0.216   0.039  0.006  (237.700,380.500)    2.800     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.216   0.039  -      (235.900,380.900)    2.200   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.020   0.237   0.021  0.003  (235.700,380.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.237   0.022  -      (230.500,380.900)    5.800   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.012   0.249   0.015  0.002  (230.700,380.300)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.249   0.012  -      (230.700,375.100)    5.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 72
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.323

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.030  0.005  (283.500,407.700)  -            1    
system0/CTS_ccl_a_inv_00244/A
-     INVX2BA10TH     rise   0.000   0.000   0.030  -      (282.300,412.900)    6.400   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX2BA10TH     rise   0.017   0.017   0.020  0.008  (282.500,412.700)    0.400      1    
system0/CTS_ccl_a_inv_00240/A
-     INVX4BA10TH     fall   0.000   0.017   0.018  -      (282.500,408.900)    3.800   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX4BA10TH     fall   0.017   0.034   0.018  0.019  (283.300,408.900)    0.800      3    
CTS_ccl_inv_00237/A
-     INVX2BA10TH     rise   0.000   0.034   0.021  -      (284.500,408.900)    1.200   -       
CTS_ccl_inv_00237/Y
-     INVX2BA10TH     rise   0.016   0.050   0.022  0.009  (284.700,408.700)    0.400      1    
CTS_ccl_a_inv_00234/A
-     INVX4BA10TH     fall   0.000   0.051   0.018  -      (279.500,407.100)    6.800   -       
CTS_ccl_a_inv_00234/Y
-     INVX4BA10TH     fall   0.015   0.066   0.016  0.016  (278.700,407.100)    0.800      1    
CTS_ccl_a_inv_00231/A
-     INVX7P5BA10TH   rise   0.000   0.066   0.018  -      (288.500,412.900)   15.600   -       
CTS_ccl_a_inv_00231/Y
-     INVX7P5BA10TH   rise   0.017   0.083   0.023  0.042  (288.500,413.100)    0.200      2    
CTS_ccl_a_inv_00223/A
-     INVX6BA10TH     fall   0.000   0.084   0.020  -      (297.900,412.900)    9.600   -       
CTS_ccl_a_inv_00223/Y
-     INVX6BA10TH     fall   0.035   0.118   0.046  0.081  (298.100,412.700)    0.400      4    
CTS_ccl_a_inv_00220/A
-     INVX6BA10TH     rise   0.000   0.118   0.056  -      (296.100,412.900)    2.200   -       
CTS_ccl_a_inv_00220/Y
-     INVX6BA10TH     rise   0.045   0.164   0.070  0.102  (295.900,412.700)    0.400      6    
CTS_ccl_a_inv_00216/A
-     INVX3BA10TH     fall   0.005   0.168   0.059  -      (535.100,412.900)  239.400   -       
CTS_ccl_a_inv_00216/Y
-     INVX3BA10TH     fall   0.044   0.212   0.048  0.039  (535.100,412.500)    0.400      3    
CTS_ccl_inv_00213/A
-     INVX1BA10TH     rise   0.000   0.213   0.054  -      (531.700,479.100)   70.000   -       
CTS_ccl_inv_00213/Y
-     INVX1BA10TH     rise   0.038   0.251   0.056  0.013  (531.500,479.700)    0.800      2    
CTS_ccl_a_inv_00211/A
-     INVX4BA10TH     fall   0.000   0.251   0.045  -      (521.500,483.100)   13.400   -       
CTS_ccl_a_inv_00211/Y
-     INVX4BA10TH     fall   0.066   0.318   0.084  0.102  (520.700,483.100)    0.800     19    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.006   0.323   0.103  -      (277.100,403.300)  323.400   -       
------------------------------------------------------------------------------------------------------

