{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511715904776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511715904784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 12:05:04 2017 " "Processing started: Sun Nov 26 12:05:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511715904784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715904784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arquitectura -c arquitectura " "Command: quartus_map --read_settings_files=on --write_settings_files=off arquitectura -c arquitectura" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715904784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511715906133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511715906133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_TRANS load_trans arquitectura.v(23) " "Verilog HDL Declaration information at arquitectura.v(23): object \"LOAD_TRANS\" differs only in case from object \"load_trans\" in the same scope" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511715919299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UNLOAD_TRANS unload_trans arquitectura.v(24) " "Verilog HDL Declaration information at arquitectura.v(24): object \"UNLOAD_TRANS\" differs only in case from object \"unload_trans\" in the same scope" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511715919299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitectura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitectura.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitectura " "Found entity 1: arquitectura" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque " "Found entity 1: bloque" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_TRANS load_trans dct.v(10) " "Verilog HDL Declaration information at dct.v(10): object \"LOAD_TRANS\" differs only in case from object \"load_trans\" in the same scope" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511715919309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UNLOAD_TRANS unload_trans dct.v(11) " "Verilog HDL Declaration information at dct.v(11): object \"UNLOAD_TRANS\" differs only in case from object \"unload_trans\" in the same scope" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511715919310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct.v 1 1 " "Found 1 design units, including 1 entities, in source file dct.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct " "Found entity 1: dct" {  } { { "dct.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct8puntos.v 1 1 " "Found 1 design units, including 1 entities, in source file dct8puntos.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct8puntos " "Found entity 1: dct8puntos" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct8puntos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct16.v 1 1 " "Found 1 design units, including 1 entities, in source file dct16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct16 " "Found entity 1: dct16" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct32.v 1 1 " "Found 1 design units, including 1 entities, in source file dct32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct32 " "Found entity 1: dct32" {  } { { "dct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_trans LOAD_TRANS fsm.v(7) " "Verilog HDL Declaration information at fsm.v(7): object \"load_trans\" differs only in case from object \"LOAD_TRANS\" in the same scope" {  } { { "fsm.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/fsm.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511715919324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "unload_trans UNLOAD_TRANS fsm.v(8) " "Verilog HDL Declaration information at fsm.v(8): object \"unload_trans\" differs only in case from object \"UNLOAD_TRANS\" in the same scope" {  } { { "fsm.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/fsm.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511715919324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaling1.v 1 1 " "Found 1 design units, including 1 entities, in source file scaling1.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaling1 " "Found entity 1: scaling1" {  } { { "scaling1.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/scaling1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaling2.v 1 1 " "Found 1 design units, including 1 entities, in source file scaling2.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaling2 " "Found entity 1: scaling2" {  } { { "scaling2.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/scaling2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add8.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add8 " "Found entity 1: shift_add8" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add16.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add16 " "Found entity 1: shift_add16" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add32.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add32 " "Found entity 1: shift_add32" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transpuesta.v 1 1 " "Found 1 design units, including 1 entities, in source file transpuesta.v" { { "Info" "ISGN_ENTITY_NAME" "1 transpuesta " "Found entity 1: transpuesta" {  } { { "transpuesta.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/transpuesta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitectura_test.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitectura_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitectura_test " "Found entity 1: arquitectura_test" {  } { { "arquitectura_test.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura_test.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct32.v 1 1 " "Found 1 design units, including 1 entities, in source file idct32.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct32 " "Found entity 1: idct32" {  } { { "idct32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct16.v 1 1 " "Found 1 design units, including 1 entities, in source file idct16.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct16 " "Found entity 1: idct16" {  } { { "idct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct8.v 1 1 " "Found 1 design units, including 1 entities, in source file idct8.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct8 " "Found entity 1: idct8" {  } { { "idct8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idct4.v 1 1 " "Found 1 design units, including 1 entities, in source file idct4.v" { { "Info" "ISGN_ENTITY_NAME" "1 idct4 " "Found entity 1: idct4" {  } { { "idct4.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511715919376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715919376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitectura " "Elaborating entity \"arquitectura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511715919471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(365) " "Verilog HDL assignment warning at arquitectura.v(365): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919482 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(366) " "Verilog HDL assignment warning at arquitectura.v(366): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(367) " "Verilog HDL assignment warning at arquitectura.v(367): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(368) " "Verilog HDL assignment warning at arquitectura.v(368): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(369) " "Verilog HDL assignment warning at arquitectura.v(369): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(370) " "Verilog HDL assignment warning at arquitectura.v(370): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(371) " "Verilog HDL assignment warning at arquitectura.v(371): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(372) " "Verilog HDL assignment warning at arquitectura.v(372): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(373) " "Verilog HDL assignment warning at arquitectura.v(373): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(374) " "Verilog HDL assignment warning at arquitectura.v(374): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(375) " "Verilog HDL assignment warning at arquitectura.v(375): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(376) " "Verilog HDL assignment warning at arquitectura.v(376): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(377) " "Verilog HDL assignment warning at arquitectura.v(377): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(378) " "Verilog HDL assignment warning at arquitectura.v(378): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(379) " "Verilog HDL assignment warning at arquitectura.v(379): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(380) " "Verilog HDL assignment warning at arquitectura.v(380): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919483 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(381) " "Verilog HDL assignment warning at arquitectura.v(381): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(382) " "Verilog HDL assignment warning at arquitectura.v(382): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(383) " "Verilog HDL assignment warning at arquitectura.v(383): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(384) " "Verilog HDL assignment warning at arquitectura.v(384): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(385) " "Verilog HDL assignment warning at arquitectura.v(385): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(386) " "Verilog HDL assignment warning at arquitectura.v(386): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(387) " "Verilog HDL assignment warning at arquitectura.v(387): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(388) " "Verilog HDL assignment warning at arquitectura.v(388): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(389) " "Verilog HDL assignment warning at arquitectura.v(389): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(390) " "Verilog HDL assignment warning at arquitectura.v(390): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(391) " "Verilog HDL assignment warning at arquitectura.v(391): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(392) " "Verilog HDL assignment warning at arquitectura.v(392): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(393) " "Verilog HDL assignment warning at arquitectura.v(393): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(394) " "Verilog HDL assignment warning at arquitectura.v(394): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(395) " "Verilog HDL assignment warning at arquitectura.v(395): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(396) " "Verilog HDL assignment warning at arquitectura.v(396): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919484 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(441) " "Verilog HDL assignment warning at arquitectura.v(441): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(442) " "Verilog HDL assignment warning at arquitectura.v(442): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(443) " "Verilog HDL assignment warning at arquitectura.v(443): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(444) " "Verilog HDL assignment warning at arquitectura.v(444): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(445) " "Verilog HDL assignment warning at arquitectura.v(445): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(446) " "Verilog HDL assignment warning at arquitectura.v(446): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(447) " "Verilog HDL assignment warning at arquitectura.v(447): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(448) " "Verilog HDL assignment warning at arquitectura.v(448): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(449) " "Verilog HDL assignment warning at arquitectura.v(449): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(450) " "Verilog HDL assignment warning at arquitectura.v(450): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(451) " "Verilog HDL assignment warning at arquitectura.v(451): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919487 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(452) " "Verilog HDL assignment warning at arquitectura.v(452): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(453) " "Verilog HDL assignment warning at arquitectura.v(453): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(454) " "Verilog HDL assignment warning at arquitectura.v(454): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(455) " "Verilog HDL assignment warning at arquitectura.v(455): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(456) " "Verilog HDL assignment warning at arquitectura.v(456): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(457) " "Verilog HDL assignment warning at arquitectura.v(457): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(458) " "Verilog HDL assignment warning at arquitectura.v(458): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(459) " "Verilog HDL assignment warning at arquitectura.v(459): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(460) " "Verilog HDL assignment warning at arquitectura.v(460): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(461) " "Verilog HDL assignment warning at arquitectura.v(461): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(462) " "Verilog HDL assignment warning at arquitectura.v(462): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(463) " "Verilog HDL assignment warning at arquitectura.v(463): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(464) " "Verilog HDL assignment warning at arquitectura.v(464): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(465) " "Verilog HDL assignment warning at arquitectura.v(465): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919488 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(466) " "Verilog HDL assignment warning at arquitectura.v(466): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919489 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(467) " "Verilog HDL assignment warning at arquitectura.v(467): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919489 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(468) " "Verilog HDL assignment warning at arquitectura.v(468): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919489 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(469) " "Verilog HDL assignment warning at arquitectura.v(469): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919489 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(470) " "Verilog HDL assignment warning at arquitectura.v(470): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919489 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(471) " "Verilog HDL assignment warning at arquitectura.v(471): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919489 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 arquitectura.v(472) " "Verilog HDL assignment warning at arquitectura.v(472): truncated value with size 22 to match size of target (16)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919489 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1037) " "Verilog HDL assignment warning at arquitectura.v(1037): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919534 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1038) " "Verilog HDL assignment warning at arquitectura.v(1038): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919534 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1039) " "Verilog HDL assignment warning at arquitectura.v(1039): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919534 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1040) " "Verilog HDL assignment warning at arquitectura.v(1040): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919534 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1041) " "Verilog HDL assignment warning at arquitectura.v(1041): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919534 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1042) " "Verilog HDL assignment warning at arquitectura.v(1042): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919534 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1043) " "Verilog HDL assignment warning at arquitectura.v(1043): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1044) " "Verilog HDL assignment warning at arquitectura.v(1044): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1045) " "Verilog HDL assignment warning at arquitectura.v(1045): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1046) " "Verilog HDL assignment warning at arquitectura.v(1046): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1047) " "Verilog HDL assignment warning at arquitectura.v(1047): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1048) " "Verilog HDL assignment warning at arquitectura.v(1048): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1049) " "Verilog HDL assignment warning at arquitectura.v(1049): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1050) " "Verilog HDL assignment warning at arquitectura.v(1050): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1051) " "Verilog HDL assignment warning at arquitectura.v(1051): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919535 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1052) " "Verilog HDL assignment warning at arquitectura.v(1052): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1053) " "Verilog HDL assignment warning at arquitectura.v(1053): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1054) " "Verilog HDL assignment warning at arquitectura.v(1054): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1055) " "Verilog HDL assignment warning at arquitectura.v(1055): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1056) " "Verilog HDL assignment warning at arquitectura.v(1056): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1057) " "Verilog HDL assignment warning at arquitectura.v(1057): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1058) " "Verilog HDL assignment warning at arquitectura.v(1058): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1059) " "Verilog HDL assignment warning at arquitectura.v(1059): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1060) " "Verilog HDL assignment warning at arquitectura.v(1060): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1061) " "Verilog HDL assignment warning at arquitectura.v(1061): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919536 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1062) " "Verilog HDL assignment warning at arquitectura.v(1062): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919537 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1063) " "Verilog HDL assignment warning at arquitectura.v(1063): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919537 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1064) " "Verilog HDL assignment warning at arquitectura.v(1064): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919537 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1065) " "Verilog HDL assignment warning at arquitectura.v(1065): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919537 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1066) " "Verilog HDL assignment warning at arquitectura.v(1066): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919537 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1067) " "Verilog HDL assignment warning at arquitectura.v(1067): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919537 "|arquitectura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 arquitectura.v(1068) " "Verilog HDL assignment warning at arquitectura.v(1068): truncated value with size 28 to match size of target (22)" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919537 "|arquitectura"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "arquitectura.v" "fsm1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter fsm:fsm1\|counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"fsm:fsm1\|counter:counter1\"" {  } { { "fsm.v" "counter1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/fsm.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(17) " "Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919720 "|arquitectura|fsm:fsm1|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct32 dct32:dct32_etapa1 " "Elaborating entity \"dct32\" for hierarchy \"dct32:dct32_etapa1\"" {  } { { "arquitectura.v" "dct32_etapa1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct16 dct32:dct32_etapa1\|dct16:dct16_1 " "Elaborating entity \"dct16\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\"" {  } { { "dct32.v" "dct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct32.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct8puntos dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1 " "Elaborating entity \"dct8puntos\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\"" {  } { { "dct16.v" "dct8puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct16.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1 " "Elaborating entity \"bloque\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1\"" {  } { { "dct8puntos.v" "dct4puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct8puntos.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 28 to match size of target (22)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919745 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 28 to match size of target (22)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919746 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 27 to match size of target (22)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919746 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 28 to match size of target (22)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919746 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 bloque.v(82) " "Verilog HDL assignment warning at bloque.v(82): truncated value with size 28 to match size of target (22)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919746 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 bloque.v(83) " "Verilog HDL assignment warning at bloque.v(83): truncated value with size 27 to match size of target (22)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919746 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add8 dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1 " "Elaborating entity \"shift_add8\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1\"" {  } { { "dct8puntos.v" "shift_add8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct8puntos.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add8.v(39) " "Verilog HDL assignment warning at shift_add8.v(39): truncated value with size 28 to match size of target (22)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919750 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add8.v(40) " "Verilog HDL assignment warning at shift_add8.v(40): truncated value with size 28 to match size of target (22)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919750 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add8.v(41) " "Verilog HDL assignment warning at shift_add8.v(41): truncated value with size 28 to match size of target (22)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919750 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add8.v(42) " "Verilog HDL assignment warning at shift_add8.v(42): truncated value with size 28 to match size of target (22)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919750 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add16 dct32:dct32_etapa1\|dct16:dct16_1\|shift_add16:shift_add16_1 " "Elaborating entity \"shift_add16\" for hierarchy \"dct32:dct32_etapa1\|dct16:dct16_1\|shift_add16:shift_add16_1\"" {  } { { "dct16.v" "shift_add16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct16.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(61) " "Verilog HDL assignment warning at shift_add16.v(61): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(62) " "Verilog HDL assignment warning at shift_add16.v(62): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(63) " "Verilog HDL assignment warning at shift_add16.v(63): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(64) " "Verilog HDL assignment warning at shift_add16.v(64): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(65) " "Verilog HDL assignment warning at shift_add16.v(65): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(66) " "Verilog HDL assignment warning at shift_add16.v(66): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(67) " "Verilog HDL assignment warning at shift_add16.v(67): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add16.v(68) " "Verilog HDL assignment warning at shift_add16.v(68): truncated value with size 28 to match size of target (22)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919757 "|arquitectura|dct32:dct32_etapa1|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add32 dct32:dct32_etapa1\|shift_add32:shift_add32_1 " "Elaborating entity \"shift_add32\" for hierarchy \"dct32:dct32_etapa1\|shift_add32:shift_add32_1\"" {  } { { "dct32.v" "shift_add32_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct32.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(101) " "Verilog HDL assignment warning at shift_add32.v(101): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(103) " "Verilog HDL assignment warning at shift_add32.v(103): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(105) " "Verilog HDL assignment warning at shift_add32.v(105): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(107) " "Verilog HDL assignment warning at shift_add32.v(107): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(109) " "Verilog HDL assignment warning at shift_add32.v(109): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(111) " "Verilog HDL assignment warning at shift_add32.v(111): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(113) " "Verilog HDL assignment warning at shift_add32.v(113): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(115) " "Verilog HDL assignment warning at shift_add32.v(115): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(117) " "Verilog HDL assignment warning at shift_add32.v(117): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(119) " "Verilog HDL assignment warning at shift_add32.v(119): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(121) " "Verilog HDL assignment warning at shift_add32.v(121): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(123) " "Verilog HDL assignment warning at shift_add32.v(123): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(125) " "Verilog HDL assignment warning at shift_add32.v(125): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(127) " "Verilog HDL assignment warning at shift_add32.v(127): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(129) " "Verilog HDL assignment warning at shift_add32.v(129): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 shift_add32.v(131) " "Verilog HDL assignment warning at shift_add32.v(131): truncated value with size 28 to match size of target (22)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715919779 "|arquitectura|dct32:dct32_etapa1|shift_add32:shift_add32_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct32 idct32:idct32_etapa1 " "Elaborating entity \"idct32\" for hierarchy \"idct32:idct32_etapa1\"" {  } { { "arquitectura.v" "idct32_etapa1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct16 idct32:idct32_etapa1\|idct16:idct16_1 " "Elaborating entity \"idct16\" for hierarchy \"idct32:idct32_etapa1\|idct16:idct16_1\"" {  } { { "idct32.v" "idct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct32.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct8 idct32:idct32_etapa1\|idct16:idct16_1\|idct8:idct8_1 " "Elaborating entity \"idct8\" for hierarchy \"idct32:idct32_etapa1\|idct16:idct16_1\|idct8:idct8_1\"" {  } { { "idct16.v" "idct8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct16.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct4 idct32:idct32_etapa1\|idct16:idct16_1\|idct8:idct8_1\|idct4:idct4_1 " "Elaborating entity \"idct4\" for hierarchy \"idct32:idct32_etapa1\|idct16:idct16_1\|idct8:idct8_1\|idct4:idct4_1\"" {  } { { "idct8.v" "idct4_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct8.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaling1 scaling1:st1 " "Elaborating entity \"scaling1\" for hierarchy \"scaling1:st1\"" {  } { { "arquitectura.v" "st1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempIn scaling1.v(79) " "Verilog HDL or VHDL warning at scaling1.v(79): object \"tempIn\" assigned a value but never read" {  } { { "scaling1.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/scaling1.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511715919827 "|arquitectura|scaling1:st1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transpuesta transpuesta:transpuesta0 " "Elaborating entity \"transpuesta\" for hierarchy \"transpuesta:transpuesta0\"" {  } { { "arquitectura.v" "transpuesta0" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715919911 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511715920222 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511715920222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct32 dct32:dct32_etapa2 " "Elaborating entity \"dct32\" for hierarchy \"dct32:dct32_etapa2\"" {  } { { "arquitectura.v" "dct32_etapa2" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct16 dct32:dct32_etapa2\|dct16:dct16_1 " "Elaborating entity \"dct16\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\"" {  } { { "dct32.v" "dct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct32.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct8puntos dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1 " "Elaborating entity \"dct8puntos\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\"" {  } { { "dct16.v" "dct8puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct16.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1 " "Elaborating entity \"bloque\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|bloque:dct4puntos_1\"" {  } { { "dct8puntos.v" "dct4puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct8puntos.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 36 to match size of target (30)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920262 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 36 to match size of target (30)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920262 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 30 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 35 to match size of target (30)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920263 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 36 to match size of target (30)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920263 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 bloque.v(82) " "Verilog HDL assignment warning at bloque.v(82): truncated value with size 36 to match size of target (30)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920263 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 30 bloque.v(83) " "Verilog HDL assignment warning at bloque.v(83): truncated value with size 35 to match size of target (30)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/bloque.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920263 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add8 dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1 " "Elaborating entity \"shift_add8\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1\"" {  } { { "dct8puntos.v" "shift_add8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct8puntos.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add8.v(39) " "Verilog HDL assignment warning at shift_add8.v(39): truncated value with size 36 to match size of target (30)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920266 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add8.v(40) " "Verilog HDL assignment warning at shift_add8.v(40): truncated value with size 36 to match size of target (30)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920266 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add8.v(41) " "Verilog HDL assignment warning at shift_add8.v(41): truncated value with size 36 to match size of target (30)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920266 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add8.v(42) " "Verilog HDL assignment warning at shift_add8.v(42): truncated value with size 36 to match size of target (30)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920266 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add16 dct32:dct32_etapa2\|dct16:dct16_1\|shift_add16:shift_add16_1 " "Elaborating entity \"shift_add16\" for hierarchy \"dct32:dct32_etapa2\|dct16:dct16_1\|shift_add16:shift_add16_1\"" {  } { { "dct16.v" "shift_add16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct16.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(61) " "Verilog HDL assignment warning at shift_add16.v(61): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920275 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(62) " "Verilog HDL assignment warning at shift_add16.v(62): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920275 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(63) " "Verilog HDL assignment warning at shift_add16.v(63): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920276 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(64) " "Verilog HDL assignment warning at shift_add16.v(64): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920276 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(65) " "Verilog HDL assignment warning at shift_add16.v(65): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920276 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(66) " "Verilog HDL assignment warning at shift_add16.v(66): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920276 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(67) " "Verilog HDL assignment warning at shift_add16.v(67): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920276 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add16.v(68) " "Verilog HDL assignment warning at shift_add16.v(68): truncated value with size 36 to match size of target (30)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add16.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920276 "|arquitectura|dct32:dct32_etapa2|dct16:dct16_1|shift_add16:shift_add16_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add32 dct32:dct32_etapa2\|shift_add32:shift_add32_1 " "Elaborating entity \"shift_add32\" for hierarchy \"dct32:dct32_etapa2\|shift_add32:shift_add32_1\"" {  } { { "dct32.v" "shift_add32_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/dct32.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(101) " "Verilog HDL assignment warning at shift_add32.v(101): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(103) " "Verilog HDL assignment warning at shift_add32.v(103): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(105) " "Verilog HDL assignment warning at shift_add32.v(105): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(107) " "Verilog HDL assignment warning at shift_add32.v(107): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(109) " "Verilog HDL assignment warning at shift_add32.v(109): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(111) " "Verilog HDL assignment warning at shift_add32.v(111): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(113) " "Verilog HDL assignment warning at shift_add32.v(113): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(115) " "Verilog HDL assignment warning at shift_add32.v(115): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(117) " "Verilog HDL assignment warning at shift_add32.v(117): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(119) " "Verilog HDL assignment warning at shift_add32.v(119): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(121) " "Verilog HDL assignment warning at shift_add32.v(121): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(123) " "Verilog HDL assignment warning at shift_add32.v(123): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(125) " "Verilog HDL assignment warning at shift_add32.v(125): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(127) " "Verilog HDL assignment warning at shift_add32.v(127): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(129) " "Verilog HDL assignment warning at shift_add32.v(129): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 30 shift_add32.v(131) " "Verilog HDL assignment warning at shift_add32.v(131): truncated value with size 36 to match size of target (30)" {  } { { "shift_add32.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/shift_add32.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511715920302 "|arquitectura|dct32:dct32_etapa2|shift_add32:shift_add32_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct32 idct32:idct32_etapa2 " "Elaborating entity \"idct32\" for hierarchy \"idct32:idct32_etapa2\"" {  } { { "arquitectura.v" "idct32_etapa2" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct16 idct32:idct32_etapa2\|idct16:idct16_1 " "Elaborating entity \"idct16\" for hierarchy \"idct32:idct32_etapa2\|idct16:idct16_1\"" {  } { { "idct32.v" "idct16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct32.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct8 idct32:idct32_etapa2\|idct16:idct16_1\|idct8:idct8_1 " "Elaborating entity \"idct8\" for hierarchy \"idct32:idct32_etapa2\|idct16:idct16_1\|idct8:idct8_1\"" {  } { { "idct16.v" "idct8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct16.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct4 idct32:idct32_etapa2\|idct16:idct16_1\|idct8:idct8_1\|idct4:idct4_1 " "Elaborating entity \"idct4\" for hierarchy \"idct32:idct32_etapa2\|idct16:idct16_1\|idct8:idct8_1\|idct4:idct4_1\"" {  } { { "idct8.v" "idct4_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/idct8.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaling2 scaling2:st2 " "Elaborating entity \"scaling2\" for hierarchy \"scaling2:st2\"" {  } { { "arquitectura.v" "st2" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715920359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempIn scaling2.v(79) " "Verilog HDL or VHDL warning at scaling2.v(79): object \"tempIn\" assigned a value but never read" {  } { { "scaling2.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/scaling2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511715920366 "|arquitectura|scaling2:st2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511715948590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y23\[20\] GND " "Pin \"y23\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y23[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y23\[21\] GND " "Pin \"y23\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y23[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y24\[20\] GND " "Pin \"y24\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y24[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y24\[21\] GND " "Pin \"y24\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y24[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y25\[20\] GND " "Pin \"y25\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y25[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y25\[21\] GND " "Pin \"y25\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y25[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y26\[20\] GND " "Pin \"y26\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y26[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y26\[21\] GND " "Pin \"y26\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y26[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y31\[21\] GND " "Pin \"y31\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y31[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y27\[20\] GND " "Pin \"y27\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y27[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y27\[21\] GND " "Pin \"y27\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y27[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y28\[20\] GND " "Pin \"y28\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y28[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y28\[21\] GND " "Pin \"y28\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y28[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y29\[20\] GND " "Pin \"y29\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y29[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y29\[21\] GND " "Pin \"y29\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y29[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y30\[20\] GND " "Pin \"y30\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y30[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y30\[21\] GND " "Pin \"y30\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y30[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y31\[20\] GND " "Pin \"y31\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y31[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[20\] GND " "Pin \"y0\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[21\] GND " "Pin \"y0\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y1\[20\] GND " "Pin \"y1\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y1\[21\] GND " "Pin \"y1\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y2\[20\] GND " "Pin \"y2\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y2\[21\] GND " "Pin \"y2\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y3\[20\] GND " "Pin \"y3\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y3[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y3\[21\] GND " "Pin \"y3\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y3[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y4\[20\] GND " "Pin \"y4\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y4[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y4\[21\] GND " "Pin \"y4\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y4[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y5\[20\] GND " "Pin \"y5\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y5[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y5\[21\] GND " "Pin \"y5\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y5[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y6\[20\] GND " "Pin \"y6\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y6[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y6\[21\] GND " "Pin \"y6\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y6[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y7\[20\] GND " "Pin \"y7\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y7[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y7\[21\] GND " "Pin \"y7\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y7[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y8\[20\] GND " "Pin \"y8\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y8[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y8\[21\] GND " "Pin \"y8\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y8[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y9\[20\] GND " "Pin \"y9\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y9[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y9\[21\] GND " "Pin \"y9\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y9[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y10\[20\] GND " "Pin \"y10\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y10[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y10\[21\] GND " "Pin \"y10\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y10[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y11\[20\] GND " "Pin \"y11\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y11[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y11\[21\] GND " "Pin \"y11\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y11[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y12\[20\] GND " "Pin \"y12\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y12[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y12\[21\] GND " "Pin \"y12\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y12[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y13\[20\] GND " "Pin \"y13\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y13[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y13\[21\] GND " "Pin \"y13\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y13[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y14\[20\] GND " "Pin \"y14\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y14[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y14\[21\] GND " "Pin \"y14\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y14[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y15\[20\] GND " "Pin \"y15\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y15[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y15\[21\] GND " "Pin \"y15\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y15[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y16\[20\] GND " "Pin \"y16\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y16[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y16\[21\] GND " "Pin \"y16\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y16[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y17\[20\] GND " "Pin \"y17\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y17[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y17\[21\] GND " "Pin \"y17\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y17[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y18\[20\] GND " "Pin \"y18\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y18[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y18\[21\] GND " "Pin \"y18\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y18[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y19\[20\] GND " "Pin \"y19\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y19[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y19\[21\] GND " "Pin \"y19\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y19[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y20\[20\] GND " "Pin \"y20\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y20[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y20\[21\] GND " "Pin \"y20\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y20[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y21\[20\] GND " "Pin \"y21\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y21[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y21\[21\] GND " "Pin \"y21\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y21[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y22\[20\] GND " "Pin \"y22\[20\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y22[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y22\[21\] GND " "Pin \"y22\[21\]\" is stuck at GND" {  } { { "arquitectura.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/arquitectura.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511715956824 "|arquitectura|y22[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511715956824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511715961059 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "774 " "774 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511715977310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/output_files/arquitectura.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Tesis/codigo/Nov18_sabado/Nov24_3/arquitectura/output_files/arquitectura.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715979765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511715985520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511715985520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94770 " "Implemented 94770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "519 " "Implemented 519 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511715991681 ""} { "Info" "ICUT_CUT_TM_OPINS" "704 " "Implemented 704 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511715991681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93547 " "Implemented 93547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511715991681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511715991681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1427 " "Peak virtual memory: 1427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511715991844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 12:06:31 2017 " "Processing ended: Sun Nov 26 12:06:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511715991844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511715991844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511715991844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511715991844 ""}
