#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000000000101dcc0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_0000000001017360 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0000000001017398 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_000000000106d6f0 .functor BUFZ 8, L_00000000010c2020, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000106d7d0 .functor BUFZ 8, L_00000000010c20c0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000105a1c0_0 .net *"_ivl_0", 7 0, L_00000000010c2020;  1 drivers
v0000000001059f40_0 .net *"_ivl_10", 7 0, L_00000000010c19e0;  1 drivers
L_00000000010c38b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000105a080_0 .net *"_ivl_13", 1 0, L_00000000010c38b0;  1 drivers
v0000000001059c20_0 .net *"_ivl_2", 7 0, L_00000000010c18a0;  1 drivers
L_00000000010c3868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001059720_0 .net *"_ivl_5", 1 0, L_00000000010c3868;  1 drivers
v000000000105a120_0 .net *"_ivl_8", 7 0, L_00000000010c20c0;  1 drivers
o00000000010710f8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000000001059900_0 .net "addr_a", 5 0, o00000000010710f8;  0 drivers
o0000000001071128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00000000010599a0_0 .net "addr_b", 5 0, o0000000001071128;  0 drivers
o0000000001071158 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001059cc0_0 .net "clk", 0 0, o0000000001071158;  0 drivers
o0000000001071188 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000105a260_0 .net "din_a", 7 0, o0000000001071188;  0 drivers
v0000000001059a40_0 .net "dout_a", 7 0, L_000000000106d6f0;  1 drivers
v0000000001059e00_0 .net "dout_b", 7 0, L_000000000106d7d0;  1 drivers
v0000000001059400_0 .var "q_addr_a", 5 0;
v00000000010594a0_0 .var "q_addr_b", 5 0;
v0000000001059ae0 .array "ram", 0 63, 7 0;
o0000000001071278 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001059b80_0 .net "we", 0 0, o0000000001071278;  0 drivers
E_000000000106b290 .event posedge, v0000000001059cc0_0;
L_00000000010c2020 .array/port v0000000001059ae0, L_00000000010c18a0;
L_00000000010c18a0 .concat [ 6 2 0 0], v0000000001059400_0, L_00000000010c3868;
L_00000000010c20c0 .array/port v0000000001059ae0, L_00000000010c19e0;
L_00000000010c19e0 .concat [ 6 2 0 0], v00000000010594a0_0, L_00000000010c38b0;
S_000000000101de50 .scope module, "ram" "ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_000000000106b1d0 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000010001>;
o00000000010717b8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000106d920 .functor NOT 1, o00000000010717b8, C4<0>, C4<0>, C4<0>;
v00000000010c1da0_0 .net *"_ivl_0", 0 0, L_000000000106d920;  1 drivers
L_00000000010c3940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010c3060_0 .net/2u *"_ivl_2", 0 0, L_00000000010c3940;  1 drivers
L_00000000010c3988 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000010c1b20_0 .net/2u *"_ivl_6", 7 0, L_00000000010c3988;  1 drivers
o0000000001071488 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v00000000010c1f80_0 .net "a_in", 16 0, o0000000001071488;  0 drivers
o00000000010714b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010c3420_0 .net "clk_in", 0 0, o00000000010714b8;  0 drivers
o00000000010714e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000010c32e0_0 .net "d_in", 7 0, o00000000010714e8;  0 drivers
v00000000010c3740_0 .net "d_out", 7 0, L_00000000010c1c60;  1 drivers
o0000000001071788 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010c1ee0_0 .net "en_in", 0 0, o0000000001071788;  0 drivers
v00000000010c2340_0 .net "r_nw_in", 0 0, o00000000010717b8;  0 drivers
v00000000010c2de0_0 .net "ram_bram_dout", 7 0, L_000000000106d840;  1 drivers
v00000000010c1a80_0 .net "ram_bram_we", 0 0, L_00000000010c36a0;  1 drivers
L_00000000010c36a0 .functor MUXZ 1, L_00000000010c3940, L_000000000106d920, o0000000001071788, C4<>;
L_00000000010c1c60 .functor MUXZ 8, L_00000000010c3988, L_000000000106d840, o0000000001071788, C4<>;
S_000000000101dfe0 .scope module, "ram_bram" "single_port_ram_sync" 3 20, 2 62 0, S_000000000101de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_000000000101bf60 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_000000000101bf98 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_000000000106d840 .functor BUFZ 8, L_00000000010c2660, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000001059540_0 .net *"_ivl_0", 7 0, L_00000000010c2660;  1 drivers
v0000000001059d60_0 .net *"_ivl_2", 18 0, L_00000000010c2160;  1 drivers
L_00000000010c38f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001059ea0_0 .net *"_ivl_5", 1 0, L_00000000010c38f8;  1 drivers
v00000000010c2200_0 .net "addr_a", 16 0, o0000000001071488;  alias, 0 drivers
v00000000010c2a20_0 .net "clk", 0 0, o00000000010714b8;  alias, 0 drivers
v00000000010c2840_0 .net "din_a", 7 0, o00000000010714e8;  alias, 0 drivers
v00000000010c25c0_0 .net "dout_a", 7 0, L_000000000106d840;  alias, 1 drivers
v00000000010c1940_0 .var/i "i", 31 0;
v00000000010c2f20_0 .var "q_addr_a", 16 0;
v00000000010c1d00 .array "ram", 0 131071, 7 0;
v00000000010c2520_0 .net "we", 0 0, L_00000000010c36a0;  alias, 1 drivers
E_000000000106ab50 .event posedge, v00000000010c2a20_0;
L_00000000010c2660 .array/port v00000000010c1d00, L_00000000010c2160;
L_00000000010c2160 .concat [ 17 2 0 0], v00000000010c2f20_0, L_00000000010c38f8;
    .scope S_000000000101dcc0;
T_0 ;
    %wait E_000000000106b290;
    %load/vec4 v0000000001059b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000105a260_0;
    %load/vec4 v0000000001059900_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001059ae0, 0, 4;
T_0.0 ;
    %load/vec4 v0000000001059900_0;
    %assign/vec4 v0000000001059400_0, 0;
    %load/vec4 v00000000010599a0_0;
    %assign/vec4 v00000000010594a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000101dfe0;
T_1 ;
    %wait E_000000000106ab50;
    %load/vec4 v00000000010c2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000010c2840_0;
    %load/vec4 v00000000010c2200_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c1d00, 0, 4;
T_1.0 ;
    %load/vec4 v00000000010c2200_0;
    %assign/vec4 v00000000010c2f20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000101dfe0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010c1940_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000010c1940_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000010c1940_0;
    %store/vec4a v00000000010c1d00, 4, 0;
    %load/vec4 v00000000010c1940_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010c1940_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "gcd.data", v00000000010c1d00 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./block_ram.v";
    "ram.v";
