
---------- Begin Simulation Statistics ----------
final_tick                               133782698559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796144                       # Number of bytes of host memory used
host_op_rate                                   109746                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.15                       # Real time elapsed on the host
host_tick_rate                               16596727                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      17794903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002691                       # Number of seconds simulated
sim_ticks                                  2691086500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      1                       # Number of float alu accesses
system.cpu.num_fp_insts                             1                       # number of float instructions
system.cpu.num_fp_register_reads                    1                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     65.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       1      5.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        1      5.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             1939                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1939                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     9                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       625271                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        30871                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       876621                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       488987                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       625271                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       136284                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          994003                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           58237                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4663317                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3460347                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        30873                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             915063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1504533                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2961040                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17794883                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      4997178                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.560986                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.288415                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1144102     22.89%     22.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1126958     22.55%     45.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       247834      4.96%     50.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       322184      6.45%     56.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       318313      6.37%     63.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       175152      3.51%     66.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        86285      1.73%     68.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71817      1.44%     69.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1504533     30.11%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      4997178                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8792734                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        56948                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10970465                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2258934                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1643      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9447535     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       796801      4.48%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1377836      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       399696      2.25%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1425744      8.01%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       685988      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        56948      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       658816      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       860976      4.84%     88.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       512637      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1397958      7.86%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       172305      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17794883                       # Class of committed instruction
system.switch_cpus.commit.refs                2943876                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17794883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.538215                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.538215                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1131983                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21040878                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1119525                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2780408                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          30881                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        315948                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2481964                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    75                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              689477                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              994003                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1391953                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               3932949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12043892                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           61762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.184685                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1414912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       547224                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.237747                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5378756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.964814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.595886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2044252     38.01%     38.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           201827      3.75%     41.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             7972      0.15%     41.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           388043      7.21%     49.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           298919      5.56%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           130383      2.42%     57.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            50875      0.95%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           260852      4.85%     62.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1995633     37.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5378756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          15787832                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8940868                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        30993                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           919617                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.571766                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3164332                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             689477                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          688509                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2650149                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       692183                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20756023                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2474855                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        38884                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19223786                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          30881                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5454                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        58188                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       391205                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7241                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24862354                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19205249                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593780                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14762773                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.568322                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19215559                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         16502356                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8321590                       # number of integer regfile writes
system.switch_cpus.ipc                       1.857993                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.857993                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2015      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10124785     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1018730      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1562228      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       454824      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1459808      7.58%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       713912      3.71%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        56948      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       702653      3.65%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       868799      4.51%     88.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       516267      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1607939      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       173766      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19262674                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746665                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19490923                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9702658                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12801049                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3821                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000198                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1160     30.36%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            956     25.02%     55.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     55.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     55.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1450     37.95%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           19      0.50%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult          235      6.15%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9517815                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     24417528                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9502591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10916023                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20756023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19262674                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2961040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          530                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3965363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5378756                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.581251                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.494714                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       977405     18.17%     18.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       338220      6.29%     24.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       579789     10.78%     35.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       686792     12.77%     48.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       763411     14.19%     62.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       735967     13.68%     75.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       541862     10.07%     85.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       322631      6.00%     91.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       432679      8.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5378756                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.578991                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1391955                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       114116                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2650149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       692183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6334307                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5382152                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          722137                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19223235                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         339574                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1250563                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           902                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47601214                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20903997                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22737303                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2964968                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           1717                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          30881                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        410196                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3513951                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18094041                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17965915                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1192368                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             24248568                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41893533                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8315                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            491                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          171                       # Transaction distribution
system.membus.trans_dist::CleanEvict              227                       # Transaction distribution
system.membus.trans_dist::ReadExReq                52                       # Transaction distribution
system.membus.trans_dist::ReadExResp               52                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4283                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       288384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       288384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  288384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4335                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6106999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22431250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2691086500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1247                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4517                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 13014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       485056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 488832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4131                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055606                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8339     94.44%     94.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    491      5.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8830                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6957000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         2302                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2302                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         2302                       # number of overall hits
system.l2.overall_hits::total                    2302                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2336                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2397                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2336                       # number of overall misses
system.l2.overall_misses::total                  2397                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    193523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        198082500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4559500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    193523000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       198082500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         4638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4699                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         4638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4699                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.503665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.510109                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.503665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.510109                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81419.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82843.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82637.672090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81419.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82843.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82637.672090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         9                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 171                       # number of writebacks
system.l2.writebacks::total                       171                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2392                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    170163000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    174162500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    126630046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    170163000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    300792546                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.503665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.509044                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.503665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.921473                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71419.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72843.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72810.409699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65340.581011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71419.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72843.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69467.100693                       # average overall mshr miss latency
system.l2.replacements                            741                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2939                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2939                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2939                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          148                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           148                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1938                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1938                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    126630046                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    126630046                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65340.581011                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65340.581011                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    71                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  52                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.418033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.422764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96764.705882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94903.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.418033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86764.705882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86764.705882                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             59                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81419.642857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77279.661017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71419.642857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71419.642857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    188588000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    188588000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.505979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.506088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82533.041575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82496.937883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    165738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    165738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.505979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.505867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72533.041575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72533.041575                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2144.546585                       # Cycle average of tags in use
system.l2.tags.total_refs                        1137                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.534413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133780007473000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.561736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.629265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   948.677731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    43.310831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1142.367025                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.231611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.278898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.523571                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1805                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1216                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.440674                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.456787                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     37677                       # Number of tag accesses
system.l2.tags.data_accesses                    37677                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       124032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       149504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             277440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         1938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             71347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             47564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     46089934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1331804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     55555256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103095906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        71347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1331804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1403151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4066759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4066759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4066759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            71347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            47564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     46089934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1331804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     55555256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            107162665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002186236500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9474                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                141                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        171                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4330                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      171                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                5                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     60643753                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               141831253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14005.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32755.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4330                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  171                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.777778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.123801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.470484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          298     38.50%     38.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45      5.81%     44.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           55      7.11%     51.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      3.36%     54.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          168     21.71%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      9.82%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      4.39%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      8.01%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      1.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          774                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     539.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.208252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1238.192692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             6     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1     12.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.625000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.593474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.187735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1     12.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 277120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  277120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       102.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    102.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2688099000                       # Total gap between requests
system.mem_ctrls.avgGap                     597222.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       124032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       149504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 46089934.307202689350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1331804.087308230344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 55555256.213429041207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3543550.160873684566                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         1938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          171                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     65926002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1701000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     74204251                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22052006000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34017.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31765.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 128959099.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3312960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1757085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17493000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             292320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        759835650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        393488160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1388229975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.862264                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1016127500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1585248500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2220540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1180245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13423200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             485460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        611301630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        518569920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1359231795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.086624                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1342514750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1258861250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2691076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1391890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1391897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1391890                       # number of overall hits
system.cpu.icache.overall_hits::total         1391897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5316000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5316000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5316000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5316000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1391953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1391963                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1391953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1391963                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84380.952381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80545.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84380.952381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80545.454545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4643500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4643500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82919.642857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82919.642857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82919.642857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82919.642857                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1391890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1391897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1391953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1391963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84380.952381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80545.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82919.642857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82919.642857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001098                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2783985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2783985                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3103637                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3103641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3103637                       # number of overall hits
system.cpu.dcache.overall_hits::total         3103641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         5079                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5079                       # number of overall misses
system.cpu.dcache.overall_misses::total          5081                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    252670000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    252670000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    252670000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    252670000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3108716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3108722                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3108716                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3108722                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001634                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001634                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001634                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001634                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49747.981886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49728.399921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49747.981886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49728.399921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2939                       # number of writebacks
system.cpu.dcache.writebacks::total              2939                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          441                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          441                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          441                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          441                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         4638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         4638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4638                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    225259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    225259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    225259000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    225259000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48568.132816                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48568.132816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48568.132816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48568.132816                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3616                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2418817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2418817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    246572500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    246572500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2423774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2423775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49742.283639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49732.250908                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4516                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4516                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    219283500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    219283500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48557.019486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48557.019486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       684820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         684824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      6097500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6097500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       684942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       684947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49979.508197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49573.170732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5975500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5975500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48979.508197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48979.508197                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133782698559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.018685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              956760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3616                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            264.590708                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.018660                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6222084                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6222084                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               133790742969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40199                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796800                       # Number of bytes of host memory used
host_op_rate                                    71534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   995.05                       # Real time elapsed on the host
host_tick_rate                                8084420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      71179863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008044                       # Number of seconds simulated
sim_ticks                                  8044410000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             6363                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                6363                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   185                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2003013                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        93786                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2636148                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1480722                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2003013                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       522291                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2990172                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          176067                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13991054                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10374690                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        93786                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2747871                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4508297                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      8996529                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53384960                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14924344                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.577039                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.286201                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3353262     22.47%     22.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3396397     22.76%     45.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       742292      4.97%     50.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       965159      6.47%     56.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       956117      6.41%     63.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       518910      3.48%     66.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       264262      1.77%     68.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219648      1.47%     69.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4508297     30.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14924344                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           26377100                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       170881                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32910805                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               6776024                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4928      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     28341328     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2389727      4.48%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4132954      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1198299      2.24%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4280260      8.02%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      2057635      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       170881      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1977874      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2583474      4.84%     88.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1538026      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      4192550      7.85%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       517024      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53384960                       # Class of committed instruction
system.switch_cpus.commit.refs                8831074                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53384960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.536294                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.536294                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3304491                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       63247625                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3372630                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8379699                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          93813                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        933234                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7454133                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   183                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2068403                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2990172                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4189065                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11733876                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               36197437                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          187626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.185854                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4256178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1656789                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.249850                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16083867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.985372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.593832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6059273     37.67%     37.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           611146      3.80%     41.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            23265      0.14%     41.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1164601      7.24%     48.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           896552      5.57%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           391221      2.43%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           153309      0.95%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           789450      4.91%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5995050     37.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16083867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          47400923                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         26847981                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        93844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2761042                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.587892                       # Inst execution rate
system.switch_cpus.iew.exec_refs              9501172                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2068403                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2051873                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7971779                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2076279                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     62381479                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7432769                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       116215                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57724955                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          13012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          93813                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         15737                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       173710                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1195758                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21229                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        46033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74653945                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              57667399                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593857                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          44333740                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.584315                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               57700339                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49538278                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24991489                       # number of integer regfile writes
system.switch_cpus.ipc                       1.864649                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.864649                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5534      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30400895     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3062201      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4691289      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1364580      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4386440      7.58%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      2141725      3.70%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       170881      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      2107764      3.64%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2612915      4.52%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1548557      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      4826968      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       521425      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57841174                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        29265685                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     58523386                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29132812                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38508924                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               12058                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000208                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3374     27.98%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           2861     23.73%     51.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          4373     36.27%     87.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           18      0.15%     88.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1432     11.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       28582013                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     73256917                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28534587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     32869111                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           62381479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57841174                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8996529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2034                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     12083592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16083867                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.596223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.489840                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2874720     17.87%     17.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1009818      6.28%     24.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1742792     10.84%     34.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2057250     12.79%     47.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2279006     14.17%     61.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2227774     13.85%     75.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1628646     10.13%     85.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       963636      5.99%     91.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1300225      8.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16083867                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.595116                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4189065                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       342311                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7971779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2076279                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        19025231                       # number of misc regfile reads
system.switch_cpus.numCycles                 16088820                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2102069                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57660904                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1000180                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3760072                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           579                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143098371                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62832812                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68332286                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8924923                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           3675                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          93813                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1202990                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10671404                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     54376018                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54019056                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3512592                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             72797536                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           125922489                       # The number of ROB writes
system.switch_cpus.timesIdled                      36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4598                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10452                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1052                       # Transaction distribution
system.membus.trans_dist::ReadExReq               120                       # Transaction distribution
system.membus.trans_dist::ReadExResp              120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12031                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1446592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1446592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1446592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12151                       # Request fanout histogram
system.membus.reqLayer2.occupancy            67711969                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62894250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8044410000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21561                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6479                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            10559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        37581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1512704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1515520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26072                       # Total snoops (count)
system.tol2bus.snoopTraffic                    668928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38643                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.118987                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34045     88.10%     88.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4598     11.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38643                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23658000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18790500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         6492                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6492                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         6492                       # number of overall hits
system.l2.overall_hits::total                    6492                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6035                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6079                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6035                       # number of overall misses
system.l2.overall_misses::total                  6079                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    511411500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        514929500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3518000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    511411500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       514929500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12527                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12571                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12527                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12571                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.481759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.483573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.481759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.483573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79954.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84740.927920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84706.283928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79954.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84740.927920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84706.283928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       188                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               10452                       # number of writebacks
system.l2.writebacks::total                     10452                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         6072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12151                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3078000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    451061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    454139500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    414101881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3078000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    451061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    868241381                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.481759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.483573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.481759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966590                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69954.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74740.927920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74706.283928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68198.597003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69954.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74740.927920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71454.314954                       # average overall mshr miss latency
system.l2.replacements                          15513                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11109                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11109                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         6072                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           6072                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    414101881                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    414101881                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68198.597003                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68198.597003                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     11281500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11281500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.325203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.325203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94012.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94012.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     10081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.325203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.325203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84012.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84012.500000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3518000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3518000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79954.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79954.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69954.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69954.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    500130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    500130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        12158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.486511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.486511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84552.831784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84552.831784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    440980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    440980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.486511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.486511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74552.831784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74552.831784                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.580711                       # Cycle average of tags in use
system.l2.tags.total_refs                       39549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.016880                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     305.874378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.009448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.025809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2292.656953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.528280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1482.485842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.559731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.361935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996968                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2516                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          882                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.614258                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.385742                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    116325                       # Number of tag accesses
system.l2.tags.data_accesses                   116325                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8044410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher       388608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       386240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             777664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       668928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          668928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher         6072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10452                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher     48307831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       350057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     48013465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96671353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       350057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           350057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83154389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83154389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83154389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     48307831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       350057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     48013465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            179825742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000753406500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          558                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          558                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9913                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10452                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              726                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    200050314                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   60755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               427881564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16463.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35213.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9936                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10452                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.858883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.341344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.912048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1610     33.81%     33.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          894     18.77%     52.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          520     10.92%     63.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          423      8.88%     72.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          670     14.07%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          234      4.91%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          143      3.00%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          182      3.82%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           86      1.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.792115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.472059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.303391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             26      4.66%      4.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           500     89.61%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            27      4.84%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      0.54%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.740143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.702965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.212828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5      0.90%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.18%      1.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              340     60.93%     62.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98     17.56%     79.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      8.06%     87.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      7.35%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      4.84%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           558                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 777664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  669248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  777664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               668928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        96.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8045912000                       # Total gap between requests
system.mem_ctrls.avgGap                     355966.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       388608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       386240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       669248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 48307831.152315706015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 350056.747480548627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 48013465.251025244594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83194168.372820377350                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         6072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    223597783                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1279500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    203004281                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188206980250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36824.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29079.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33637.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18006791.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             17542980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9328110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            44275140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           28083600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2249963280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1194347520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4178463750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.424513                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3080938507                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4694891493                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16464840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8743680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            42483000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           26501940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2227867230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1212954720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4169938530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.364744                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3130006502                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4645823498                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10735486000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      5580910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5580917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      5580910                       # number of overall hits
system.cpu.icache.overall_hits::total         5580917                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          108                       # number of overall misses
system.cpu.icache.overall_misses::total           111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8990500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8990500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8990500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8990500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      5581018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5581028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      5581018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5581028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83245.370370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80995.495495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83245.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80995.495495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8228500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8228500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        82285                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        82285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        82285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        82285                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      5580910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5580917                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8990500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8990500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      5581018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5581028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83245.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80995.495495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8228500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        82285                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        82285                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006296                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5581020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54184.660194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.201172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11162159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11162159                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12426079                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12426083                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12426079                       # number of overall hits
system.cpu.dcache.overall_hits::total        12426083                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18110                       # number of overall misses
system.cpu.dcache.overall_misses::total         18112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    886221500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    886221500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    886221500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    886221500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12444189                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12444195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     12444189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12444195                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48935.477637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48930.073984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48935.477637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48930.073984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14048                       # number of writebacks
system.cpu.dcache.writebacks::total             14048                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          945                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          945                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        17165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        17165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17165                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    824763500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    824763500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    824763500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824763500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001379                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001379                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48049.140693                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48049.140693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48049.140693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48049.140693                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16143                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9686578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9686578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        17619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    865063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    865063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9704197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9704198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49098.302968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49095.516459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        16674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    804096000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    804096000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48224.541202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48224.541202                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2739501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2739505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     21158500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21158500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2739992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2739997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43092.668024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43005.081301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     20667500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20667500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42092.668024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42092.668024                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133790742969000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.080254                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12443250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17167                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            724.835440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.080168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          672                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24905557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24905557                       # Number of data accesses

---------- End Simulation Statistics   ----------
