// Seed: 3891644548
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  always
    while (id_1 == id_0 || 1) begin
      id_3 <= id_3;
      id_3 <= 1;
      $display(id_0);
      id_3 = #1 1;
    end
  assign id_4 = 1'b0 & 1'd0 - 1 & 1;
  wire id_6, id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wor id_2,
    input wire id_3,
    output wire id_4,
    output tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input wire id_8
);
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  =  id_17  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  xor (
      id_2,
      id_29,
      id_12,
      id_24,
      id_26,
      id_33,
      id_27,
      id_21,
      id_3,
      id_16,
      id_22,
      id_6,
      id_31,
      id_15,
      id_37,
      id_18,
      id_20,
      id_38,
      id_10,
      id_32,
      id_14,
      id_34,
      id_13,
      id_1,
      id_36,
      id_23,
      id_11,
      id_19,
      id_30,
      id_35,
      id_25,
      id_17
  );
  module_0(
      id_8, id_8
  );
endmodule
