# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Terminal_Interface.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd" \
"../../../../Terminal_Interface.srcs/sources_1/imports/hdl/debouncer.vhd" \
"../../../../Terminal_Interface.srcs/sources_1/imports/hdl/top.vhd" \

# Do not sort compile order
nosort
