--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19193 paths analyzed, 1667 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.844ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/r_data_out_2_8 (SLICE_X4Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_8 (FF)
  Destination:          ctrl/r_data_out_2_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 0)
  Clock Path Skew:      -0.690ns (0.713 - 1.403)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_8 to ctrl/r_data_out_2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y30.Q4      Tickq                 1.778   ctrl/captured<8>
                                                       ctrl/captured_8
    SLICE_X4Y40.AX       net (fanout=4)        1.634   ctrl/captured<8>
    SLICE_X4Y40.CLK      Tdick                 0.085   ctrl/r_data_out_2<11>
                                                       ctrl/r_data_out_2_8
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.863ns logic, 1.634ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_data_out_2_11 (SLICE_X4Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_11 (FF)
  Destination:          ctrl/r_data_out_2_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 0)
  Clock Path Skew:      -0.628ns (0.713 - 1.341)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_11 to ctrl/r_data_out_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y29.Q4      Tickq                 1.778   ctrl/captured<11>
                                                       ctrl/captured_11
    SLICE_X4Y40.DX       net (fanout=4)        1.696   ctrl/captured<11>
    SLICE_X4Y40.CLK      Tdick                 0.085   ctrl/r_data_out_2<11>
                                                       ctrl/r_data_out_2_11
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.863ns logic, 1.696ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point read_sec/p_data_15 (SLICE_X9Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_15 (FF)
  Destination:          read_sec/p_data_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 0)
  Clock Path Skew:      -0.683ns (0.314 - 0.997)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_15 to read_sec/p_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y19.Q4      Tickq                 1.778   ctrl/captured<15>
                                                       ctrl/captured_15
    SLICE_X9Y25.DX       net (fanout=4)        1.591   ctrl/captured<15>
    SLICE_X9Y25.CLK      Tdick                 0.114   read_sec/p_data<15>
                                                       read_sec/p_data_15
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.892ns logic, 1.591ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point measure/title/count_num_0 (SLICE_X12Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/decode/p_data_0 (FF)
  Destination:          measure/title/count_num_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/decode/p_data_0 to measure/title/count_num_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.198   measure/decode/p_data<4>
                                                       measure/decode/p_data_0
    SLICE_X12Y48.AX      net (fanout=1)        0.168   measure/decode/p_data<0>
    SLICE_X12Y48.CLK     Tckdi       (-Th)    -0.041   measure/title/count_num<3>
                                                       measure/title/count_num_0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point read_sec/p_state_FSM_FFd2 (SLICE_X12Y30.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_sec/p_pend (FF)
  Destination:          read_sec/p_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_sec/p_pend to read_sec/p_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.198   read_sec/p_pend
                                                       read_sec/p_pend
    SLICE_X12Y30.B6      net (fanout=3)        0.031   read_sec/p_pend
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.197   read_sec/p_state_FSM_FFd2
                                                       read_sec/p_state_FSM_FFd2-In1
                                                       read_sec/p_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.395ns logic, 0.031ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point measure/title/count_num_31 (SLICE_X14Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/decode/p_data_31 (FF)
  Destination:          measure/title/count_num_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/decode/p_data_31 to measure/title/count_num_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.CQ      Tcko                  0.198   measure/decode/p_data<32>
                                                       measure/decode/p_data_31
    SLICE_X14Y49.DX      net (fanout=1)        0.183   measure/decode/p_data<31>
    SLICE_X14Y49.CLK     Tckdi       (-Th)    -0.048   measure/title/count_num<31>
                                                       measure/title/count_num_31
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.246ns logic, 0.183ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     27.637ns|            0|            0|            0|        19193|
| DCM/clkfx                     |     10.000ns|      8.844ns|          N/A|            0|            0|        19193|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.497|    4.422|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19193 paths, 0 nets, and 2082 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed THU 28 NOV 14:21:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



