Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Thu Sep  4 16:22:37 2025
| Host             : DESKTOP-0HRFVUH running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.209        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.050        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.5         |
| Junction Temperature (C) | 50.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |       24 |       --- |             --- |
| Slice Logic              |     0.004 |     9323 |       --- |             --- |
|   LUT as Logic           |     0.003 |     2901 |     53200 |            5.45 |
|   CARRY4                 |    <0.001 |      127 |     13300 |            0.95 |
|   Register               |    <0.001 |     4480 |    106400 |            4.21 |
|   F7/F8 Muxes            |    <0.001 |       12 |     53200 |            0.02 |
|   LUT as Shift Register  |    <0.001 |      195 |     17400 |            1.12 |
|   Others                 |     0.000 |      606 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       16 |     17400 |            0.09 |
| Signals                  |     0.006 |     6637 |       --- |             --- |
| Block RAM                |    <0.001 |        4 |       140 |            2.86 |
| MMCM                     |     0.423 |        2 |         4 |           50.00 |
| I/O                      |     0.048 |       31 |       200 |           15.50 |
| PS7                      |     1.536 |        1 |       --- |             --- |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     2.209 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.064 |       0.045 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.259 |       0.241 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.761 |       0.724 |      0.037 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------+-----------------+
| Clock                                                 | Domain                                                                           | Constraint (ns) |
+-------------------------------------------------------+----------------------------------------------------------------------------------+-----------------+
| RGMII_1_rxc                                           | RGMII_1_rxc                                                                      |             8.0 |
| clk_10                                                | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk_10           |           100.0 |
| clk_10_90                                             | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clk_10_90        |           100.0 |
| clk_25m_90d_clk_wiz_1                                 | eth_txc                                                                          |             8.0 |
| clk_25m_90d_clk_wiz_1                                 | system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clk_25m_90d_clk_wiz_1                |            40.0 |
| clk_fpga_0                                            | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                        |            20.0 |
| clk_fpga_1                                            | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                        |             8.0 |
| clk_fpga_2                                            | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                        |             5.0 |
| clkfbout                                              | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/clkfbout         |             5.0 |
| clkfbout_clk_wiz_1                                    | system_i/gmii2rgmii_0/inst/u_clk_wiz_1/inst/clkfbout_clk_wiz_1                   |            40.0 |
| eth_rxc                                               | eth_rxc                                                                          |             8.0 |
| eth_rxc                                               | eth_txc                                                                          |             8.0 |
| eth_rxc                                               | system_i/gmii2rgmii_0/inst/gmii_rx_clk                                           |             8.0 |
| i_system_gmii_to_rgmii_0_0_clocking_n_2               | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/gmii_clk_125m    |             8.0 |
| i_system_gmii_to_rgmii_0_0_clocking_n_3               | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_90 |             8.0 |
| i_system_gmii_to_rgmii_0_0_clocking_n_4               | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/gmii_clk_25m_90  |            40.0 |
| i_system_gmii_to_rgmii_0_0_clocking_n_5               | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/gmii_clk_25m     |            40.0 |
| i_system_gmii_to_rgmii_0_0_clocking_n_6               | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m    |           400.0 |
| i_system_gmii_to_rgmii_0_0_clocking_n_7               | system_i/gmii_to_rgmii_0/U0/i_system_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_90 |           400.0 |
| system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0 | system_i/mdio_rw_test_0/inst/u_mdio_dri/dri_clk_reg_0                            |           160.0 |
+-------------------------------------------------------+----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| system_wrapper            |     2.050 |
|   MDIO_PHY_1_mdio_iobuf   |     0.001 |
|   system_i                |     2.031 |
|     axi_dma_0             |     0.011 |
|       U0                  |     0.011 |
|     axi_mem_intercon      |     0.006 |
|       m00_couplers        |     0.002 |
|       s00_couplers        |     0.001 |
|       xbar                |     0.002 |
|     ethernet_controller_0 |     0.002 |
|       inst                |     0.002 |
|     fifo_generator_0      |     0.003 |
|       U0                  |     0.003 |
|     fifo_generator_1      |     0.003 |
|       U0                  |     0.003 |
|     gmii2rgmii_0          |     0.322 |
|       inst                |     0.322 |
|     gmii_to_rgmii_0       |     0.140 |
|       U0                  |     0.140 |
|     processing_system7_0  |     1.539 |
|       inst                |     1.539 |
|     ps7_0_axi_periph      |     0.005 |
|       s00_couplers        |     0.005 |
+---------------------------+-----------+


