{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762886783587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762886783591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 19:46:23 2025 " "Processing started: Tue Nov 11 19:46:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762886783591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762886783591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DFF_AllFlanke -c DFF_AllFlanke " "Command: quartus_map --read_settings_files=on --write_settings_files=off DFF_AllFlanke -c DFF_AllFlanke" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762886783591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762886783802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintdff_allflanke/src/dff_allflanke-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintdff_allflanke/src/dff_allflanke-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_AllFlanke-Rtl " "Found design unit 1: DFF_AllFlanke-Rtl" {  } { { "../src/DFF_AllFlanke-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintDFF_AllFlanke/src/DFF_AllFlanke-Rtl-a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762886788770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762886788770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintdff_allflanke/src/dff_allflanke-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintdff_allflanke/src/dff_allflanke-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_AllFlanke " "Found entity 1: DFF_AllFlanke" {  } { { "../src/DFF_AllFlanke-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintDFF_AllFlanke/src/DFF_AllFlanke-e.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762886788773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762886788773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFF_AllFlanke " "Elaborating entity \"DFF_AllFlanke\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762886788787 ""}
{ "Error" "EVRFX_VHDL_CANT_COMBINE_CLOCKS" "DFF_AllFlanke-Rtl-a.vhd(25) " "VHDL error at DFF_AllFlanke-Rtl-a.vhd(25): can't implement register for two clock edges combined with a binary operator" {  } { { "../src/DFF_AllFlanke-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintDFF_AllFlanke/src/DFF_AllFlanke-Rtl-a.vhd" 25 0 0 } }  } 0 10628 "VHDL error at %1!s!: can't implement register for two clock edges combined with a binary operator" 0 0 "Analysis & Synthesis" 0 -1 1762886788788 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"or\" DFF_AllFlanke-Rtl-a.vhd(25) " "VHDL Operator error at DFF_AllFlanke-Rtl-a.vhd(25): failed to evaluate call to operator \"\"or\"\"" {  } { { "../src/DFF_AllFlanke-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintDFF_AllFlanke/src/DFF_AllFlanke-Rtl-a.vhd" 25 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762886788788 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762886788788 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762886788896 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 11 19:46:28 2025 " "Processing ended: Tue Nov 11 19:46:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762886788896 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762886788896 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762886788896 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762886788896 ""}
