<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a200t-fbg484-1</Part>
        <TopModelName>depolarize_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1017</Best-caseLatency>
            <Average-caseLatency>3018542</Average-caseLatency>
            <Worst-caseLatency>6036066</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.170 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>30.185 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>60.361 ms</Worst-caseRealTimeLatency>
            <Interval-min>1018</Interval-min>
            <Interval-max>6036067</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <computeCol>
                <Slack>7.30</Slack>
                <TripCount>1000</TripCount>
                <Latency>5032000</Latency>
                <AbsoluteTimeLatency>50320000</AbsoluteTimeLatency>
                <IterationLatency>5032</IterationLatency>
                <InstanceList/>
            </computeCol>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src_hls/Prj.cpp:561</SourceLocation>
            <SummaryOfLoopViolations>
                <computeCol>
                    <Name>computeCol</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:533~../src_hls/Prj.cpp:578</SourceLocation>
                </computeCol>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>12</DSP>
            <FF>4263</FF>
            <LUT>4348</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>730</BRAM_18K>
            <DSP>740</DSP>
            <FF>269200</FF>
            <LUT>134600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>depolarize_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>depolarize_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>depolarize_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>depolarize_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>depolarize_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>depolarize_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Ni</name>
            <Object>Ni</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Nj</name>
            <Object>Nj</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha</name>
            <Object>alpha</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>beta</name>
            <Object>beta</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biasmul</name>
            <Object>biasmul</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>depolarize_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_depolarize_hls_Pipeline_read_bwsup_fu_257</InstName>
                    <ModuleName>depolarize_hls_Pipeline_read_bwsup</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <BindInstances>add_ln522_fu_100_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266</InstName>
                    <ModuleName>depolarize_hls_Pipeline_read_Wij_first_read_Wij_second</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>266</ID>
                    <BindInstances>add_ln485_fu_99_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_depolarize_hls_Pipeline_read_Xi_fu_275</InstName>
                    <ModuleName>depolarize_hls_Pipeline_read_Xi</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>275</ID>
                    <BindInstances>add_ln500_fu_104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_depolarize_hls_Pipeline_read_Bj_fu_284</InstName>
                    <ModuleName>depolarize_hls_Pipeline_read_Bj</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>284</ID>
                    <BindInstances>add_ln511_fu_100_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_depolarize_hls_Pipeline_computeRow_fu_293</InstName>
                    <ModuleName>depolarize_hls_Pipeline_computeRow</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>293</ID>
                    <BindInstances>add_ln537_fu_124_p2 fadd_32ns_32ns_32_6_no_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_depolarize_hls_Pipeline_store_bwsup_fu_303</InstName>
                    <ModuleName>depolarize_hls_Pipeline_store_bwsup</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>303</ID>
                    <BindInstances>add_ln554_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Wij_stream_fifo_U Xi_stream_fifo_U Bj_stream_fifo_U bwsup_stream_fifo_U bwsup_stream_out_fifo_U mul_32s_32s_32_2_1_U33 mul_31ns_32ns_63_2_1_U32 add_ln533_fu_484_p2 fmul_32ns_32ns_32_4_max_dsp_1_U31 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U30 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>depolarize_hls_Pipeline_read_bwsup</Name>
            <Loops>
                <read_bwsup/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1003</Best-caseLatency>
                    <Average-caseLatency>1003</Average-caseLatency>
                    <Worst-caseLatency>1003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_bwsup>
                        <Name>read_bwsup</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>1001</Latency>
                        <AbsoluteTimeLatency>10.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_bwsup>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:522~../src_hls/Prj.cpp:571</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_bwsup>
                            <Name>read_bwsup</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src_hls/Prj.cpp:522~../src_hls/Prj.cpp:571</SourceLocation>
                        </read_bwsup>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_bwsup" OPTYPE="add" PRAGMA="" RTLNAME="add_ln522_fu_100_p2" SOURCE="../src_hls/Prj.cpp:522" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln522"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>depolarize_hls_Pipeline_read_Wij_first_read_Wij_second</Name>
            <Loops>
                <read_Wij_first_read_Wij_second/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000003</Best-caseLatency>
                    <Average-caseLatency>1000003</Average-caseLatency>
                    <Worst-caseLatency>1000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_Wij_first_read_Wij_second>
                        <Name>read_Wij_first_read_Wij_second</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000001</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_Wij_first_read_Wij_second>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:485~../src_hls/Prj.cpp:572</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_Wij_first_read_Wij_second>
                            <Name>read_Wij_first_read_Wij_second</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src_hls/Prj.cpp:485~../src_hls/Prj.cpp:572</SourceLocation>
                        </read_Wij_first_read_Wij_second>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_Wij_first_read_Wij_second" OPTYPE="add" PRAGMA="" RTLNAME="add_ln485_fu_99_p2" SOURCE="../src_hls/Prj.cpp:485" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln485"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>depolarize_hls_Pipeline_read_Xi</Name>
            <Loops>
                <read_Xi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1003</Best-caseLatency>
                    <Average-caseLatency>1003</Average-caseLatency>
                    <Worst-caseLatency>1003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_Xi>
                        <Name>read_Xi</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>1001</Latency>
                        <AbsoluteTimeLatency>10.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_Xi>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:500~../src_hls/Prj.cpp:573</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_Xi>
                            <Name>read_Xi</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src_hls/Prj.cpp:500~../src_hls/Prj.cpp:573</SourceLocation>
                        </read_Xi>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_Xi" OPTYPE="add" PRAGMA="" RTLNAME="add_ln500_fu_104_p2" SOURCE="../src_hls/Prj.cpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln500"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>depolarize_hls_Pipeline_read_Bj</Name>
            <Loops>
                <read_Bj/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1003</Best-caseLatency>
                    <Average-caseLatency>1003</Average-caseLatency>
                    <Worst-caseLatency>1003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_Bj>
                        <Name>read_Bj</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>1001</Latency>
                        <AbsoluteTimeLatency>10.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_Bj>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:511~../src_hls/Prj.cpp:574</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_Bj>
                            <Name>read_Bj</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src_hls/Prj.cpp:511~../src_hls/Prj.cpp:574</SourceLocation>
                        </read_Bj>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_Bj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln511_fu_100_p2" SOURCE="../src_hls/Prj.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln511"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>depolarize_hls_Pipeline_computeRow</Name>
            <Loops>
                <computeRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5012</Best-caseLatency>
                    <Average-caseLatency>5012</Average-caseLatency>
                    <Worst-caseLatency>5012</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <computeRow>
                        <Name>computeRow</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>5010</Latency>
                        <AbsoluteTimeLatency>50.100 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </computeRow>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:535~../src_hls/Prj.cpp:578</SourceLocation>
                    <SummaryOfLoopViolations>
                        <computeRow>
                            <Name>computeRow</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src_hls/Prj.cpp:537~../src_hls/Prj.cpp:578</SourceLocation>
                        </computeRow>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>483</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>634</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="computeRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln537_fu_124_p2" SOURCE="../src_hls/Prj.cpp:537" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="computeRow" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U17" SOURCE="../src_hls/Prj.cpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>depolarize_hls_Pipeline_store_bwsup</Name>
            <Loops>
                <store_bwsup/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1003</Best-caseLatency>
                    <Average-caseLatency>1003</Average-caseLatency>
                    <Worst-caseLatency>1003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <store_bwsup>
                        <Name>store_bwsup</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>1001</Latency>
                        <AbsoluteTimeLatency>10.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </store_bwsup>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:554~../src_hls/Prj.cpp:581</SourceLocation>
                    <SummaryOfLoopViolations>
                        <store_bwsup>
                            <Name>store_bwsup</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src_hls/Prj.cpp:554~../src_hls/Prj.cpp:581</SourceLocation>
                        </store_bwsup>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="store_bwsup" OPTYPE="add" PRAGMA="" RTLNAME="add_ln554_fu_104_p2" SOURCE="../src_hls/Prj.cpp:554" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln554"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>depolarize_hls</Name>
            <Loops>
                <computeCol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1017</Best-caseLatency>
                    <Average-caseLatency>3018542</Average-caseLatency>
                    <Worst-caseLatency>6036066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.185 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.361 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1018 ~ 6036067</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <computeCol>
                        <Name>computeCol</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>5032000</Latency>
                        <AbsoluteTimeLatency>50.320 ms</AbsoluteTimeLatency>
                        <IterationLatency>5032</IterationLatency>
                        <PipelineDepth>5032</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_depolarize_hls_Pipeline_computeRow_fu_293</Instance>
                        </InstanceList>
                    </computeCol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src_hls/Prj.cpp:561</SourceLocation>
                    <SummaryOfLoopViolations>
                        <computeCol>
                            <Name>computeCol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src_hls/Prj.cpp:533~../src_hls/Prj.cpp:578</SourceLocation>
                        </computeCol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4263</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4348</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Wij_stream_fifo_U" SOURCE="../src_hls/Prj.cpp:568" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Wij_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Xi_stream_fifo_U" SOURCE="../src_hls/Prj.cpp:568" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Xi_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Bj_stream_fifo_U" SOURCE="../src_hls/Prj.cpp:568" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Bj_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bwsup_stream_fifo_U" SOURCE="../src_hls/Prj.cpp:568" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="bwsup_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bwsup_stream_out_fifo_U" SOURCE="../src_hls/Prj.cpp:568" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="bwsup_stream_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U33" SOURCE="../src_hls/Prj.cpp:485" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32ns_63_2_1_U32" SOURCE="../src_hls/Prj.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="computeCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_fu_484_p2" SOURCE="../src_hls/Prj.cpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="computeCol" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="../src_hls/Prj.cpp:535" STORAGESUBTYPE="" URAM="0" VARIABLE="temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="computeCol" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="../src_hls/Prj.cpp:545" STORAGESUBTYPE="" URAM="0" VARIABLE="mul10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="computeCol" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="../src_hls/Prj.cpp:545" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_3"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="syn" rtl="vhdl" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="d_bwsup" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="d_bwsup_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="d_bwsup_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="d_Wij" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="d_Wij_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="d_Wij_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="d_Xi" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="d_Xi_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="d_Xi_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Ni" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Ni" name="Ni" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Nj" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Nj" name="Nj" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alpha" index="5" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="6" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="beta" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="d_Bj" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="d_Bj_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="d_Bj_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biasmul" index="8" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="biasmul" name="biasmul" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="d_bwsup_1" access="W" description="Data signal of d_bwsup" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_bwsup" access="W" description="Bit 31 to 0 of d_bwsup"/>
                    </fields>
                </register>
                <register offset="0x14" name="d_bwsup_2" access="W" description="Data signal of d_bwsup" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_bwsup" access="W" description="Bit 63 to 32 of d_bwsup"/>
                    </fields>
                </register>
                <register offset="0x1c" name="d_Wij_1" access="W" description="Data signal of d_Wij" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_Wij" access="W" description="Bit 31 to 0 of d_Wij"/>
                    </fields>
                </register>
                <register offset="0x20" name="d_Wij_2" access="W" description="Data signal of d_Wij" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_Wij" access="W" description="Bit 63 to 32 of d_Wij"/>
                    </fields>
                </register>
                <register offset="0x28" name="d_Xi_1" access="W" description="Data signal of d_Xi" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_Xi" access="W" description="Bit 31 to 0 of d_Xi"/>
                    </fields>
                </register>
                <register offset="0x2c" name="d_Xi_2" access="W" description="Data signal of d_Xi" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_Xi" access="W" description="Bit 63 to 32 of d_Xi"/>
                    </fields>
                </register>
                <register offset="0x34" name="d_Bj_1" access="W" description="Data signal of d_Bj" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_Bj" access="W" description="Bit 31 to 0 of d_Bj"/>
                    </fields>
                </register>
                <register offset="0x38" name="d_Bj_2" access="W" description="Data signal of d_Bj" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_Bj" access="W" description="Bit 63 to 32 of d_Bj"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="d_bwsup"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="d_Wij"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="d_Xi"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="d_Bj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="d_bwsup"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="d_bwsup"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="d_Wij"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="d_Wij"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="d_Xi"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="d_Xi"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="d_Bj"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="d_Bj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Ni" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Ni">DATA</portMap>
            </portMaps>
            <ports>
                <port>Ni</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Ni"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Nj" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Nj">DATA</portMap>
            </portMaps>
            <ports>
                <port>Nj</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Nj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alpha" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="alpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="beta" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="beta">DATA</portMap>
            </portMaps>
            <ports>
                <port>beta</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="beta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biasmul" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="biasmul">DATA</portMap>
            </portMaps>
            <ports>
                <port>biasmul</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="biasmul"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">d_bwsup_1, 0x10, 32, W, Data signal of d_bwsup</column>
                    <column name="s_axi_control">d_bwsup_2, 0x14, 32, W, Data signal of d_bwsup</column>
                    <column name="s_axi_control">d_Wij_1, 0x1c, 32, W, Data signal of d_Wij</column>
                    <column name="s_axi_control">d_Wij_2, 0x20, 32, W, Data signal of d_Wij</column>
                    <column name="s_axi_control">d_Xi_1, 0x28, 32, W, Data signal of d_Xi</column>
                    <column name="s_axi_control">d_Xi_2, 0x2c, 32, W, Data signal of d_Xi</column>
                    <column name="s_axi_control">d_Bj_1, 0x34, 32, W, Data signal of d_Bj</column>
                    <column name="s_axi_control">d_Bj_2, 0x38, 32, W, Data signal of d_Bj</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="Ni">ap_none, in, 32</column>
                    <column name="Nj">ap_none, in, 32</column>
                    <column name="alpha">ap_none, in, 32</column>
                    <column name="beta">ap_none, in, 32</column>
                    <column name="biasmul">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="d_bwsup">inout, float*</column>
                    <column name="d_Wij">inout, float*</column>
                    <column name="d_Xi">inout, float*</column>
                    <column name="Ni">in, int</column>
                    <column name="Nj">in, int</column>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="d_Bj">inout, float*</column>
                    <column name="biasmul">in, float</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="d_bwsup">m_axi_gmem, interface, , </column>
                    <column name="d_bwsup">s_axi_control, register, offset, name=d_bwsup_1 offset=0x10 range=32</column>
                    <column name="d_bwsup">s_axi_control, register, offset, name=d_bwsup_2 offset=0x14 range=32</column>
                    <column name="d_Wij">m_axi_gmem, interface, , </column>
                    <column name="d_Wij">s_axi_control, register, offset, name=d_Wij_1 offset=0x1c range=32</column>
                    <column name="d_Wij">s_axi_control, register, offset, name=d_Wij_2 offset=0x20 range=32</column>
                    <column name="d_Xi">m_axi_gmem, interface, , </column>
                    <column name="d_Xi">s_axi_control, register, offset, name=d_Xi_1 offset=0x28 range=32</column>
                    <column name="d_Xi">s_axi_control, register, offset, name=d_Xi_2 offset=0x2c range=32</column>
                    <column name="Ni">Ni, port, , </column>
                    <column name="Nj">Nj, port, , </column>
                    <column name="alpha">alpha, port, , </column>
                    <column name="beta">beta, port, , </column>
                    <column name="d_Bj">m_axi_gmem, interface, , </column>
                    <column name="d_Bj">s_axi_control, register, offset, name=d_Bj_1 offset=0x34 range=32</column>
                    <column name="d_Bj">s_axi_control, register, offset, name=d_Bj_2 offset=0x38 range=32</column>
                    <column name="biasmul">biasmul, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, variable, 32, , </column>
                    <column name="m_axi_gmem">read, variable, 32, read_Xi, ../src_hls/Prj.cpp:500:5</column>
                    <column name="m_axi_gmem">read, variable, 32, read_Bj, ../src_hls/Prj.cpp:511:5</column>
                    <column name="m_axi_gmem">read, variable, 32, read_bwsup, ../src_hls/Prj.cpp:522:5</column>
                    <column name="m_axi_gmem">write, variable, 32, store_bwsup, ../src_hls/Prj.cpp:554:5</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">d_Wij, ../src_hls/Prj.cpp:491:13, read, Widen Fail, , read_Wij_second, ../src_hls/Prj.cpp:488:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">d_Wij, ../src_hls/Prj.cpp:491:13, read, Inferred, variable, read_Wij_first, ../src_hls/Prj.cpp:485:5, , </column>
                    <column name="m_axi_gmem">d_Xi, ../src_hls/Prj.cpp:503:12, read, Widen Fail, , read_Xi, ../src_hls/Prj.cpp:500:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">d_Xi, ../src_hls/Prj.cpp:503:12, read, Inferred, variable, read_Xi, ../src_hls/Prj.cpp:500:5, , </column>
                    <column name="m_axi_gmem">d_Bj, ../src_hls/Prj.cpp:514:12, read, Widen Fail, , read_Bj, ../src_hls/Prj.cpp:511:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">d_Bj, ../src_hls/Prj.cpp:514:12, read, Inferred, variable, read_Bj, ../src_hls/Prj.cpp:511:5, , </column>
                    <column name="m_axi_gmem">d_bwsup, ../src_hls/Prj.cpp:525:15, read, Widen Fail, , read_bwsup, ../src_hls/Prj.cpp:522:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">d_bwsup, ../src_hls/Prj.cpp:525:15, read, Inferred, variable, read_bwsup, ../src_hls/Prj.cpp:522:5, , </column>
                    <column name="m_axi_gmem">d_bwsup, ../src_hls/Prj.cpp:557:13, write, Widen Fail, , store_bwsup, ../src_hls/Prj.cpp:554:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">d_bwsup, ../src_hls/Prj.cpp:557:13, write, Inferred, variable, store_bwsup, ../src_hls/Prj.cpp:554:5, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../src_hls/Prj.cpp:483" status="valid" parentFunction="stream_wij" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:486" status="valid" parentFunction="stream_wij" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:489" status="valid" parentFunction="stream_wij" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="pipeline" location="../src_hls/Prj.cpp:490" status="valid" parentFunction="stream_wij" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../src_hls/Prj.cpp:498" status="valid" parentFunction="stream_xi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:501" status="valid" parentFunction="stream_xi" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="pipeline" location="../src_hls/Prj.cpp:502" status="valid" parentFunction="stream_xi" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../src_hls/Prj.cpp:509" status="valid" parentFunction="stream_bj" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:512" status="valid" parentFunction="stream_bj" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="pipeline" location="../src_hls/Prj.cpp:513" status="valid" parentFunction="stream_bj" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../src_hls/Prj.cpp:520" status="valid" parentFunction="stream_bwsup" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:523" status="valid" parentFunction="stream_bwsup" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="pipeline" location="../src_hls/Prj.cpp:524" status="valid" parentFunction="stream_bwsup" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../src_hls/Prj.cpp:531" status="valid" parentFunction="compute_depolarize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:534" status="valid" parentFunction="compute_depolarize" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:538" status="valid" parentFunction="compute_depolarize" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="pipeline" location="../src_hls/Prj.cpp:539" status="valid" parentFunction="compute_depolarize" variable="" isDirective="0" options="II=5"/>
        <Pragma type="inline" location="../src_hls/Prj.cpp:552" status="valid" parentFunction="store_bwsup" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src_hls/Prj.cpp:555" status="valid" parentFunction="store_bwsup" variable="" isDirective="0" options="min = 1000 max = 1000"/>
        <Pragma type="pipeline" location="../src_hls/Prj.cpp:556" status="valid" parentFunction="store_bwsup" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../src_hls/Prj.cpp:562" status="valid" parentFunction="depolarize_hls" variable="d_bwsup" isDirective="0" options="m_axi port=d_bwsup depth=1000"/>
        <Pragma type="interface" location="../src_hls/Prj.cpp:563" status="valid" parentFunction="depolarize_hls" variable="d_Wij" isDirective="0" options="m_axi port=d_Wij depth=1000000"/>
        <Pragma type="interface" location="../src_hls/Prj.cpp:564" status="valid" parentFunction="depolarize_hls" variable="d_Xi" isDirective="0" options="m_axi port=d_Xi depth=1000"/>
        <Pragma type="interface" location="../src_hls/Prj.cpp:565" status="valid" parentFunction="depolarize_hls" variable="d_Bj" isDirective="0" options="m_axi port=d_Bj depth=1000"/>
        <Pragma type="allocation" location="../src_hls/Prj.cpp:576" status="invalid" parentFunction="depolarize_hls" variable="" isDirective="0" options="instances=compute_depolarize">
            <Msg msg_id="207-5566" msg_severity="WARNING" msg_body="unexpected pragma argument 'compute_depolarize', expects function/operation"/>
        </Pragma>
    </PragmaReport>
</profile>

