ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"vl53l1_silicon_core.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.VL53L1_is_firmware_ready_silicon,"ax",%progbits
  18              		.align	1
  19              		.global	VL53L1_is_firmware_ready_silicon
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	VL53L1_is_firmware_ready_silicon:
  27              	.LVL0:
  28              	.LFB126:
  29              		.file 1 "D:/Git/VL53L1/lib/core/src/vl53l1_silicon_core.c"
   1:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** /*
   2:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * Copyright (c) 2017, STMicroelectronics - All Rights Reserved
   3:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
   4:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * This file is part of VL53L1 Core and is dual licensed,
   5:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * either 'STMicroelectronics
   6:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * Proprietary license'
   7:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * or 'BSD 3-clause "New" or "Revised" License' , at your option.
   8:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
   9:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** ********************************************************************************
  10:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  11:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * 'STMicroelectronics Proprietary license'
  12:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  13:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** ********************************************************************************
  14:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  15:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * License terms: STMicroelectronics Proprietary in accordance with licensing
  16:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * terms at www.st.com/sla0081
  17:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  18:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * STMicroelectronics confidential
  19:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * Reproduction and Communication of this document is strictly prohibited unless
  20:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * specifically authorized in writing by STMicroelectronics.
  21:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  22:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  23:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** ********************************************************************************
  24:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  25:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * Alternatively, VL53L1 Core may be distributed under the terms of
  26:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * 'BSD 3-clause "New" or "Revised" License', in which case the following
  27:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * provisions apply instead of the ones mentioned above :
  28:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  29:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** ********************************************************************************
ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 2


  30:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  31:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * License terms: BSD 3-clause "New" or "Revised" License.
  32:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  33:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * Redistribution and use in source and binary forms, with or without
  34:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * modification, are permitted provided that the following conditions are met:
  35:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  36:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * 1. Redistributions of source code must retain the above copyright notice, this
  37:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * list of conditions and the following disclaimer.
  38:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  39:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * 2. Redistributions in binary form must reproduce the above copyright notice,
  40:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * this list of conditions and the following disclaimer in the documentation
  41:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * and/or other materials provided with the distribution.
  42:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  43:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * 3. Neither the name of the copyright holder nor the names of its contributors
  44:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * may be used to endorse or promote products derived from this software
  45:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * without specific prior written permission.
  46:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  47:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  48:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  49:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  50:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  51:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  52:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  53:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  54:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  55:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  56:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  57:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  58:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  59:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** ********************************************************************************
  60:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** *
  61:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** */
  62:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  63:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** /**
  64:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c ****  * @file  vl53l1_silicon_core.c
  65:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c ****  *
  66:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c ****  * @brief EwokPlus25 low level silicon LL Driver function definition
  67:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c ****  */
  68:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  69:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  70:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #include "vl53l1_ll_def.h"
  71:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #include "vl53l1_platform.h"
  72:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #include "vl53l1_register_map.h"
  73:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #include "vl53l1_core.h"
  74:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #include "vl53l1_silicon_core.h"
  75:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  76:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  77:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #define LOG_FUNCTION_START(fmt, ...) \
  78:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	_LOG_FUNCTION_START(VL53L1_TRACE_MODULE_CORE, fmt, ##__VA_ARGS__)
  79:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #define LOG_FUNCTION_END(status, ...) \
  80:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	_LOG_FUNCTION_END(VL53L1_TRACE_MODULE_CORE, status, ##__VA_ARGS__)
  81:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** #define LOG_FUNCTION_END_FMT(status, fmt, ...) \
  82:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	_LOG_FUNCTION_END_FMT(VL53L1_TRACE_MODULE_CORE, status, fmt, ##__VA_ARGS__)
  83:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  84:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  85:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** VL53L1_Error VL53L1_is_firmware_ready_silicon(
  86:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	VL53L1_DEV     Dev,
ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 3


  87:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	uint8_t       *pready)
  88:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** {
  30              		.loc 1 88 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 88 1 is_stmt 0 view .LVU1
  35 0000 30B5     		push	{r4, r5, lr}
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 83B0     		sub	sp, sp, #12
  41              		.cfi_def_cfa_offset 24
  42 0004 0446     		mov	r4, r0
  43 0006 0D46     		mov	r5, r1
  89:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	/**
  90:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	 * Determines if the firmware is ready to range
  91:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	 *
  92:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	 * There are 2 different behaviors depending on whether
  93:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	 * power force is enabled or not
  94:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	 */
  95:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  96:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	VL53L1_Error status = VL53L1_ERROR_NONE;
  44              		.loc 1 96 2 is_stmt 1 view .LVU2
  45              	.LVL1:
  97:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
  46              		.loc 1 97 2 view .LVU3
  98:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
  99:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	uint8_t  comms_buffer[5];
  47              		.loc 1 99 2 view .LVU4
 100:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 101:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	LOG_FUNCTION_START("");
  48              		.loc 1 101 24 view .LVU5
 102:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 103:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	/* read interrupt and power force reset status */
 104:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 105:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	status = VL53L1_ReadMulti(
  49              		.loc 1 105 2 view .LVU6
  50              		.loc 1 105 11 is_stmt 0 view .LVU7
  51 0008 0523     		movs	r3, #5
  52 000a 6A46     		mov	r2, sp
  53 000c FD21     		movs	r1, #253
  54              	.LVL2:
  55              		.loc 1 105 11 view .LVU8
  56 000e FFF7FEFF 		bl	VL53L1_ReadMulti
  57              	.LVL3:
 106:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					Dev,
 107:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					VL53L1_INTERRUPT_MANAGER__ENABLES,
 108:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					comms_buffer,
 109:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					5);
 110:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 111:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	if (status == VL53L1_ERROR_NONE) {
  58              		.loc 1 111 2 is_stmt 1 view .LVU9
  59              		.loc 1 111 5 is_stmt 0 view .LVU10
  60 0012 0346     		mov	r3, r0
  61 0014 F0B9     		cbnz	r0, .L2
ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 4


 112:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 113:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.interrupt_manager__enables =
  62              		.loc 1 113 3 is_stmt 1 view .LVU11
 114:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				comms_buffer[0];
  63              		.loc 1 114 17 is_stmt 0 view .LVU12
  64 0016 9DF80020 		ldrb	r2, [sp]	@ zero_extendqisi2
 113:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				comms_buffer[0];
  65              		.loc 1 113 48 view .LVU13
  66 001a 84F8D122 		strb	r2, [r4, #721]
 115:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.interrupt_manager__clear =
  67              		.loc 1 115 3 is_stmt 1 view .LVU14
 116:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				comms_buffer[1];
  68              		.loc 1 116 17 is_stmt 0 view .LVU15
  69 001e 9DF80110 		ldrb	r1, [sp, #1]	@ zero_extendqisi2
 115:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.interrupt_manager__clear =
  70              		.loc 1 115 46 view .LVU16
  71 0022 84F8D212 		strb	r1, [r4, #722]
 117:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.interrupt_manager__status =
  72              		.loc 1 117 3 is_stmt 1 view .LVU17
 118:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				comms_buffer[2];
  73              		.loc 1 118 17 is_stmt 0 view .LVU18
  74 0026 9DF80200 		ldrb	r0, [sp, #2]	@ zero_extendqisi2
  75              	.LVL4:
 117:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.interrupt_manager__status =
  76              		.loc 1 117 47 view .LVU19
  77 002a 84F8D302 		strb	r0, [r4, #723]
 119:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.mcu_to_host_bank__wr_access_en =
  78              		.loc 1 119 3 is_stmt 1 view .LVU20
 120:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				comms_buffer[3];
  79              		.loc 1 120 17 is_stmt 0 view .LVU21
  80 002e 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 119:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.mcu_to_host_bank__wr_access_en =
  81              		.loc 1 119 52 view .LVU22
  82 0032 84F8D402 		strb	r0, [r4, #724]
 121:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.power_management__go1_reset_status =
  83              		.loc 1 121 3 is_stmt 1 view .LVU23
 122:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				comms_buffer[4];
  84              		.loc 1 122 17 is_stmt 0 view .LVU24
  85 0036 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 121:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		pdev->dbg_results.power_management__go1_reset_status =
  86              		.loc 1 121 56 view .LVU25
  87 003a 84F8D502 		strb	r0, [r4, #725]
 123:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 124:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		if ((pdev->sys_ctrl.power_management__go1_power_force & 0x01) == 0x01) {
  88              		.loc 1 124 3 is_stmt 1 view .LVU26
  89              		.loc 1 124 22 is_stmt 0 view .LVU27
  90 003e 94F8C841 		ldrb	r4, [r4, #456]	@ zero_extendqisi2
  91              	.LVL5:
  92              		.loc 1 124 6 view .LVU28
  93 0042 14F0010F 		tst	r4, #1
  94 0046 0FD0     		beq	.L3
 125:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 126:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				if (((pdev->dbg_results.interrupt_manager__enables & 0x1F) == 0x1F) &&
  95              		.loc 1 126 5 is_stmt 1 view .LVU29
  96              		.loc 1 126 8 is_stmt 0 view .LVU30
  97 0048 02F01F02 		and	r2, r2, #31
  98 004c 1F2A     		cmp	r2, #31
ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 5


  99 004e 04D0     		beq	.L7
 100              	.L4:
 127:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					((pdev->dbg_results.interrupt_manager__clear   & 0x1F) == 0x1F))
 128:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					*pready = 0x01;
 129:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				else
 130:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					*pready = 0x00;
 101              		.loc 1 130 6 is_stmt 1 view .LVU31
 102              		.loc 1 130 14 is_stmt 0 view .LVU32
 103 0050 0022     		movs	r2, #0
 104 0052 2A70     		strb	r2, [r5]
 105              	.L2:
 131:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 132:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		} else {
 133:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 134:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 			/* set ready flag if bit 0 is zero i.g G01 is in reset */
 135:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 			if ((pdev->dbg_results.power_management__go1_reset_status & 0x01) == 0x00)
 136:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				*pready = 0x01;
 137:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 			else
 138:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				*pready = 0x00;
 139:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		}
 140:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 141:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	}
 142:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 143:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	LOG_FUNCTION_END(status);
 106              		.loc 1 143 26 is_stmt 1 view .LVU33
 144:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 
 145:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 	return status;
 107              		.loc 1 145 2 view .LVU34
 146:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** }
 108              		.loc 1 146 1 is_stmt 0 view .LVU35
 109 0054 1846     		mov	r0, r3
 110 0056 03B0     		add	sp, sp, #12
 111              		.cfi_remember_state
 112              		.cfi_def_cfa_offset 12
 113              		@ sp needed
 114 0058 30BD     		pop	{r4, r5, pc}
 115              	.LVL6:
 116              	.L7:
 117              		.cfi_restore_state
 126:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 					((pdev->dbg_results.interrupt_manager__clear   & 0x1F) == 0x1F))
 118              		.loc 1 126 73 discriminator 1 view .LVU36
 119 005a 01F01F01 		and	r1, r1, #31
 120 005e 1F29     		cmp	r1, #31
 121 0060 F6D1     		bne	.L4
 128:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				else
 122              		.loc 1 128 6 is_stmt 1 view .LVU37
 128:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				else
 123              		.loc 1 128 14 is_stmt 0 view .LVU38
 124 0062 0122     		movs	r2, #1
 125 0064 2A70     		strb	r2, [r5]
 126 0066 F5E7     		b	.L2
 127              	.L3:
 135:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				*pready = 0x01;
 128              		.loc 1 135 4 is_stmt 1 view .LVU39
 135:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 				*pready = 0x01;
 129              		.loc 1 135 7 is_stmt 0 view .LVU40
 130 0068 10F0010F 		tst	r0, #1
ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 6


 131 006c 02D1     		bne	.L5
 136:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 			else
 132              		.loc 1 136 5 is_stmt 1 view .LVU41
 136:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 			else
 133              		.loc 1 136 13 is_stmt 0 view .LVU42
 134 006e 0122     		movs	r2, #1
 135 0070 2A70     		strb	r2, [r5]
 136 0072 EFE7     		b	.L2
 137              	.L5:
 138:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		}
 138              		.loc 1 138 5 is_stmt 1 view .LVU43
 138:D:/Git/VL53L1/lib/core/src\vl53l1_silicon_core.c **** 		}
 139              		.loc 1 138 13 is_stmt 0 view .LVU44
 140 0074 0022     		movs	r2, #0
 141 0076 2A70     		strb	r2, [r5]
 142 0078 ECE7     		b	.L2
 143              		.cfi_endproc
 144              	.LFE126:
 146              		.text
 147              	.Letext0:
 148              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 149              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 150              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\lib\\gcc\\arm-none-eab
 151              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 152              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 153              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 154              		.file 8 "D:/Git/VL53L1/lib/platform/inc/vl53l1_types.h"
 155              		.file 9 "D:/Git/VL53L1/lib/core/inc/vl53l1_ll_device.h"
 156              		.file 10 "D:/Git/VL53L1/lib/core/inc/vl53l1_error_codes.h"
 157              		.file 11 "D:/Git/VL53L1/lib/core/inc/vl53l1_register_structs.h"
 158              		.file 12 "D:/Git/VL53L1/lib/core/inc/vl53l1_ll_def.h"
 159              		.file 13 "cube/Drivers/CMSIS/Include/core_cm4.h"
 160              		.file 14 "cube/Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 161              		.file 15 "cube/Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 162              		.file 16 "cube/Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 163              		.file 17 "cube/Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 164              		.file 18 "cube/Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 165              		.file 19 "cube/Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 166              		.file 20 "D:/Git/VL53L1/lib/core/inc/vl53l1_def.h"
 167              		.file 21 "D:/Git/VL53L1/lib/platform/inc/vl53l1_platform_user_data.h"
 168              		.file 22 "D:/Git/VL53L1/lib/platform/inc/vl53l1_platform.h"
ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 vl53l1_silicon_core.c
C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s:18     .text.VL53L1_is_firmware_ready_silicon:00000000 $t
C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s:26     .text.VL53L1_is_firmware_ready_silicon:00000000 VL53L1_is_firmware_ready_silicon
                           .group:00000000 wm4.0.a9549919c595c19c35ef13bc9ee4c8af
                           .group:00000000 wm4.target_vl53l1_1.h.12.5039e74bcd507e129caba66ab5fc05af
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.d0b7f3cd6ee95f610104014bb3ed522a
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:00000000 wm4.newlib.h.8.f6e543eac3f2f65163ba2ffe3b04987b
                           .group:00000000 wm4.ieeefp.h.77.5499ed899a78229fbaf6d102924f4714
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.40.c2dcbbb5c1f4f0e5cb716ebf7776da48
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.2a55589bfa3ee24eeb84e3c79458e4a9
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stdlib.h.56.b4ddaf162082f284ba35b4444af99a9a
                           .group:00000000 wm4.vl53l1_platform_user_config.h.71.4bbd3f655147d64657bb9c77e14249c2
                           .group:00000000 wm4.vl53l1_ll_device.h.76.61a5c622dad24a36ae0651848b8ac7cb
                           .group:00000000 wm4.vl53l1_error_codes.h.71.b6e90121c4542ed0428e2f06155d8266
                           .group:00000000 wm4.vl53l1_register_map.h.69.ec259f417eacfeb4a1fe3b1107810d95
                           .group:00000000 wm4.vl53l1_register_structs.h.74.11a89e7b4ec79fa5f24a8809948e429f
                           .group:00000000 wm4.vl53l1_platform_user_defines.h.65.ba5bf58a2b92eb98a59c4d4834576b4d
                           .group:00000000 wm4.vl53l1_error_exceptions.h.70.5b53c89ff28584d05d224dd03776b32e
                           .group:00000000 wm4.vl53l1_ll_def.h.91.518239c514b35c896619678d2b7b75c9
                           .group:00000000 wm4.vl53l1_platform_log.h.71.79ea17a42b4255ee5461fb53cd7aea3c
                           .group:00000000 wm4.stm32f3xx_hal_conf.h.37.cb1c9cb802da867d86527a1477311c20
                           .group:00000000 wm4.stm32f3xx.h.55.fe34e0340b06ab20c90f3cf1d792e0eb
                           .group:00000000 wm4.stm32f303xc.h.51.75494ed92b93e6861874d99c51c92793
                           .group:00000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:00000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:00000000 wm4.core_cm4.h.223.390ff9b0e06949b13520d8b6746f63e8
                           .group:00000000 wm4.stm32f303xc.h.710.b77655c64e6ea7efdc9ab6a96701a5ae
                           .group:00000000 wm4.stm32f3xx.h.191.245d83eb21a6c69e2950c577a7134277
                           .group:00000000 wm4.stm32f3xx_hal_def.h.76.500c7c9bfcb8d4adebf82d1af27ff044
                           .group:00000000 wm4.stm32f3xx_hal_rcc.h.64.60ee232241a99e19acd27637eebe4f1c
                           .group:00000000 wm4.stm32f3xx_hal_rcc_ex.h.38.1fba3945551953e78cf69c94a0383651
                           .group:00000000 wm4.stm32f3xx_hal_gpio.h.38.11db931fcbf37182e25c3927ddf6e8ba
                           .group:00000000 wm4.stm32f3xx_hal_gpio_ex.h.38.8d493744f4b7a4f7a0f4f97db0ccbd8e
                           .group:00000000 wm4.stm32f3xx_hal_dma.h.38.61966c780efd486aa451ae49ca247997
                           .group:00000000 wm4.stm32f3xx_hal_dma_ex.h.38.195e7d437d9280b9f4e6bae0fa00db04
ARM GAS  C:\Users\Berbardo\AppData\Local\Temp\cchchqhQ.s 			page 8


                           .group:00000000 wm4.stm32f3xx_hal_dma.h.423.83da80eb3e6ae96f050d0c5e4b55e4b9
                           .group:00000000 wm4.stm32f3xx_hal_cortex.h.38.c5c1d06be9dad8e7837dbe16f3535233
                           .group:00000000 wm4.stm32f3xx_hal_flash.h.38.2b4c202390dfbe69a578ce118ab4d799
                           .group:00000000 wm4.stm32f3xx_hal_flash_ex.h.38.36f8341b05728c01a88b7f1003837b1f
                           .group:00000000 wm4.stm32f3xx_hal_i2c.h.38.e3750f5f029ebf729a7cf07e85cad615
                           .group:00000000 wm4.stm32f3xx_hal_i2c_ex.h.38.74099379a9814ae4d6d1c8682fdde7ad
                           .group:00000000 wm4.stm32f3xx_hal_i2c.h.626.05cba3c85b66bb4631bfd2ebbfab1b06
                           .group:00000000 wm4.stm32f3xx_hal_pwr.h.38.efb6ce75a5c12d6b2c7c914e7a94ec2b
                           .group:00000000 wm4.stm32f3xx_hal_pwr_ex.h.38.d228edc56905d96af2d831d3c8e0487a
                           .group:00000000 wm4.stm32f3xx_hal.h.60.e1acc37932101d84a977b19b7a581169
                           .group:00000000 wm4.vl53l1_def.h.87.ea1a10eae4f02dade0991856ca744364
                           .group:00000000 wm4.vl53l1_platform_user_data.h.94.31d6fd49a37f98d182bed50c298f83ae

UNDEFINED SYMBOLS
VL53L1_ReadMulti
