#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f826de1e2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f826de463f0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7f826de5ddd0 .functor BUFZ 32, L_0x7f826de5dd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f826de3d4a0_0 .net *"_ivl_0", 31 0, L_0x7f826de5dd30;  1 drivers
o0x7f826dd32038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f826de55af0_0 .net "clk", 0 0, o0x7f826dd32038;  0 drivers
o0x7f826dd32068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f826de55b90_0 .net "data_address", 31 0, o0x7f826dd32068;  0 drivers
o0x7f826dd32098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f826de55c30_0 .net "data_read", 0 0, o0x7f826dd32098;  0 drivers
v0x7f826de55cd0_0 .net "data_readdata", 31 0, L_0x7f826de5ddd0;  1 drivers
o0x7f826dd320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f826de55dc0_0 .net "data_write", 0 0, o0x7f826dd320f8;  0 drivers
o0x7f826dd32128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f826de55e60_0 .net "data_writedata", 31 0, o0x7f826dd32128;  0 drivers
v0x7f826de55f10_0 .var/i "i", 31 0;
v0x7f826de55fc0 .array "ram", 0 65535, 31 0;
E_0x7f826de46620 .event posedge, v0x7f826de55af0_0;
L_0x7f826de5dd30 .array/port v0x7f826de55fc0, o0x7f826dd32068;
S_0x7f826de40190 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7f826de2f3e0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x7f826de5e040 .functor BUFZ 32, L_0x7f826de5dea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f826de563a0_0 .net *"_ivl_0", 31 0, L_0x7f826de5dea0;  1 drivers
v0x7f826de56460_0 .net *"_ivl_3", 29 0, L_0x7f826de5df60;  1 drivers
o0x7f826dd32338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f826de56500_0 .net "instr_address", 31 0, o0x7f826dd32338;  0 drivers
v0x7f826de565a0_0 .net "instr_readdata", 31 0, L_0x7f826de5e040;  1 drivers
v0x7f826de56650 .array "memory1", 0 65535, 31 0;
L_0x7f826de5dea0 .array/port v0x7f826de56650, L_0x7f826de5df60;
L_0x7f826de5df60 .part o0x7f826dd32338, 0, 30;
S_0x7f826de56150 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x7f826de40190;
 .timescale 0 0;
v0x7f826de56310_0 .var/i "i", 31 0;
S_0x7f826de30cf0 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x7f826de5d4f0_0 .net "active", 0 0, v0x7f826de5b880_0;  1 drivers
v0x7f826de5d5a0_0 .var "clk", 0 0;
v0x7f826de5d630_0 .var "clk_enable", 0 0;
v0x7f826de5d6c0_0 .net "data_address", 31 0, L_0x7f826de60570;  1 drivers
v0x7f826de5d750_0 .net "data_read", 0 0, L_0x7f826de5f1b0;  1 drivers
v0x7f826de5d820_0 .var "data_readdata", 31 0;
v0x7f826de5d8b0_0 .net "data_write", 0 0, L_0x7f826de5f140;  1 drivers
v0x7f826de5d960_0 .net "data_writedata", 31 0, L_0x7f826de5ff20;  1 drivers
v0x7f826de5da10_0 .net "instr_address", 31 0, L_0x7f826de61410;  1 drivers
v0x7f826de5db40_0 .var "instr_readdata", 31 0;
v0x7f826de5dbd0_0 .net "register_v0", 31 0, L_0x7f826de5feb0;  1 drivers
v0x7f826de5dca0_0 .var "reset", 0 0;
S_0x7f826de56760 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x7f826de30cf0;
 .timescale 0 0;
v0x7f826de56950_0 .var "imm", 15 0;
v0x7f826de56a10_0 .var "imm_instr", 31 0;
v0x7f826de56ac0_0 .var "opcode", 5 0;
v0x7f826de56b80_0 .var "rs", 4 0;
v0x7f826de56c30_0 .var "rt", 4 0;
E_0x7f826de56920 .event posedge, v0x7f826de59270_0;
S_0x7f826de56d20 .scope module, "dut" "mips_cpu_harvard" 5 75, 6 1 0, S_0x7f826de30cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7f826de5f140 .functor BUFZ 1, L_0x7f826de5ecd0, C4<0>, C4<0>, C4<0>;
L_0x7f826de5f1b0 .functor BUFZ 1, L_0x7f826de5ec30, C4<0>, C4<0>, C4<0>;
L_0x7f826de5f8a0 .functor BUFZ 1, L_0x7f826de5eb00, C4<0>, C4<0>, C4<0>;
L_0x7f826de5ff20 .functor BUFZ 32, L_0x7f826de5fdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f826de600b0 .functor BUFZ 32, L_0x7f826de5fb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f826de60570 .functor BUFZ 32, v0x7f826de57680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f826de60d70 .functor OR 1, L_0x7f826de60a10, L_0x7f826de60c90, C4<0>, C4<0>;
L_0x7f826de60f40 .functor AND 1, L_0x7f826de61010, L_0x7f826de612f0, C4<1>, C4<1>;
L_0x7f826de61410 .functor BUFZ 32, v0x7f826de59320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f826de5aa60_0 .net *"_ivl_11", 4 0, L_0x7f826de5f4a0;  1 drivers
v0x7f826de5aaf0_0 .net *"_ivl_13", 4 0, L_0x7f826de5f540;  1 drivers
L_0x7f826dd63200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de5ab80_0 .net/2u *"_ivl_26", 15 0, L_0x7f826dd63200;  1 drivers
v0x7f826de5ac10_0 .net *"_ivl_29", 15 0, L_0x7f826de60160;  1 drivers
L_0x7f826dd63290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f826de5aca0_0 .net/2u *"_ivl_36", 31 0, L_0x7f826dd63290;  1 drivers
v0x7f826de5ad50_0 .net *"_ivl_40", 31 0, L_0x7f826de608c0;  1 drivers
L_0x7f826dd632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de5ae00_0 .net *"_ivl_43", 25 0, L_0x7f826dd632d8;  1 drivers
L_0x7f826dd63320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f826de5aeb0_0 .net/2u *"_ivl_44", 31 0, L_0x7f826dd63320;  1 drivers
v0x7f826de5af60_0 .net *"_ivl_46", 0 0, L_0x7f826de60a10;  1 drivers
v0x7f826de5b070_0 .net *"_ivl_48", 31 0, L_0x7f826de60af0;  1 drivers
L_0x7f826dd63368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de5b110_0 .net *"_ivl_51", 25 0, L_0x7f826dd63368;  1 drivers
L_0x7f826dd633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f826de5b1c0_0 .net/2u *"_ivl_52", 31 0, L_0x7f826dd633b0;  1 drivers
v0x7f826de5b270_0 .net *"_ivl_54", 0 0, L_0x7f826de60c90;  1 drivers
v0x7f826de5b310_0 .net *"_ivl_58", 31 0, L_0x7f826de60ea0;  1 drivers
L_0x7f826dd633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de5b3c0_0 .net *"_ivl_61", 25 0, L_0x7f826dd633f8;  1 drivers
L_0x7f826dd63440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de5b470_0 .net/2u *"_ivl_62", 31 0, L_0x7f826dd63440;  1 drivers
v0x7f826de5b520_0 .net *"_ivl_64", 0 0, L_0x7f826de61010;  1 drivers
v0x7f826de5b6b0_0 .net *"_ivl_67", 5 0, L_0x7f826de610b0;  1 drivers
L_0x7f826dd63488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de5b740_0 .net/2u *"_ivl_68", 5 0, L_0x7f826dd63488;  1 drivers
v0x7f826de5b7e0_0 .net *"_ivl_70", 0 0, L_0x7f826de612f0;  1 drivers
v0x7f826de5b880_0 .var "active", 0 0;
v0x7f826de5b920_0 .net "alu_control_out", 3 0, v0x7f826de57ad0_0;  1 drivers
v0x7f826de5ba00_0 .net "alu_fcode", 5 0, L_0x7f826de5ffd0;  1 drivers
v0x7f826de5ba90_0 .net "alu_op", 1 0, L_0x7f826de5efa0;  1 drivers
v0x7f826de5bb20_0 .net "alu_op1", 31 0, L_0x7f826de600b0;  1 drivers
v0x7f826de5bbb0_0 .net "alu_op2", 31 0, L_0x7f826de603f0;  1 drivers
v0x7f826de5bc40_0 .net "alu_out", 31 0, v0x7f826de57680_0;  1 drivers
v0x7f826de5bcf0_0 .net "alu_src", 0 0, L_0x7f826de5e920;  1 drivers
v0x7f826de5bda0_0 .net "alu_z_flag", 0 0, L_0x7f826de60660;  1 drivers
v0x7f826de5be50_0 .net "branch", 0 0, L_0x7f826de5ed80;  1 drivers
v0x7f826de5bf00_0 .net "clk", 0 0, v0x7f826de5d5a0_0;  1 drivers
v0x7f826de5bfd0_0 .net "clk_enable", 0 0, v0x7f826de5d630_0;  1 drivers
v0x7f826de5c060_0 .net "curr_addr", 31 0, v0x7f826de59320_0;  1 drivers
v0x7f826de5b5d0_0 .net "curr_addr_p4", 31 0, L_0x7f826de60780;  1 drivers
v0x7f826de5c2f0_0 .net "data_address", 31 0, L_0x7f826de60570;  alias, 1 drivers
v0x7f826de5c380_0 .net "data_read", 0 0, L_0x7f826de5f1b0;  alias, 1 drivers
v0x7f826de5c410_0 .net "data_readdata", 31 0, v0x7f826de5d820_0;  1 drivers
v0x7f826de5c4a0_0 .net "data_write", 0 0, L_0x7f826de5f140;  alias, 1 drivers
v0x7f826de5c530_0 .net "data_writedata", 31 0, L_0x7f826de5ff20;  alias, 1 drivers
v0x7f826de5c5c0_0 .net "instr_address", 31 0, L_0x7f826de61410;  alias, 1 drivers
v0x7f826de5c670_0 .net "instr_opcode", 5 0, L_0x7f826de5e110;  1 drivers
v0x7f826de5c730_0 .net "instr_readdata", 31 0, v0x7f826de5db40_0;  1 drivers
v0x7f826de5c7d0_0 .net "j_type", 0 0, L_0x7f826de60d70;  1 drivers
v0x7f826de5c870_0 .net "jr_type", 0 0, L_0x7f826de60f40;  1 drivers
v0x7f826de5c910_0 .net "mem_read", 0 0, L_0x7f826de5ec30;  1 drivers
v0x7f826de5c9c0_0 .net "mem_to_reg", 0 0, L_0x7f826de5ea50;  1 drivers
v0x7f826de5ca70_0 .net "mem_write", 0 0, L_0x7f826de5ecd0;  1 drivers
v0x7f826de5cb20_0 .var "next_instr_addr", 31 0;
v0x7f826de5cbd0_0 .net "offset", 31 0, L_0x7f826de60350;  1 drivers
v0x7f826de5cc60_0 .net "reg_a_read_data", 31 0, L_0x7f826de5fb10;  1 drivers
v0x7f826de5cd10_0 .net "reg_a_read_index", 4 0, L_0x7f826de5f260;  1 drivers
v0x7f826de5cdc0_0 .net "reg_b_read_data", 31 0, L_0x7f826de5fdc0;  1 drivers
v0x7f826de5ce70_0 .net "reg_b_read_index", 4 0, L_0x7f826de5f340;  1 drivers
v0x7f826de5cf20_0 .net "reg_dst", 0 0, L_0x7f826de5e830;  1 drivers
v0x7f826de5cfd0_0 .net "reg_write", 0 0, L_0x7f826de5eb00;  1 drivers
v0x7f826de5d080_0 .net "reg_write_data", 31 0, L_0x7f826de5f700;  1 drivers
v0x7f826de5d130_0 .net "reg_write_enable", 0 0, L_0x7f826de5f8a0;  1 drivers
v0x7f826de5d1e0_0 .net "reg_write_index", 4 0, L_0x7f826de5f5e0;  1 drivers
v0x7f826de5d290_0 .net "register_v0", 31 0, L_0x7f826de5feb0;  alias, 1 drivers
v0x7f826de5d340_0 .net "reset", 0 0, v0x7f826de5dca0_0;  1 drivers
E_0x7f826de57070/0 .event edge, v0x7f826de58860_0, v0x7f826de57770_0, v0x7f826de5b5d0_0, v0x7f826de5cbd0_0;
E_0x7f826de57070/1 .event edge, v0x7f826de5c7d0_0, v0x7f826de5c730_0, v0x7f826de5c870_0, v0x7f826de59e60_0;
E_0x7f826de57070 .event/or E_0x7f826de57070/0, E_0x7f826de57070/1;
L_0x7f826de5e110 .part v0x7f826de5db40_0, 26, 6;
L_0x7f826de5f260 .part v0x7f826de5db40_0, 21, 5;
L_0x7f826de5f340 .part v0x7f826de5db40_0, 16, 5;
L_0x7f826de5f4a0 .part v0x7f826de5db40_0, 11, 5;
L_0x7f826de5f540 .part v0x7f826de5db40_0, 16, 5;
L_0x7f826de5f5e0 .functor MUXZ 5, L_0x7f826de5f540, L_0x7f826de5f4a0, L_0x7f826de5e830, C4<>;
L_0x7f826de5f700 .functor MUXZ 32, v0x7f826de57680_0, v0x7f826de5d820_0, L_0x7f826de5ea50, C4<>;
L_0x7f826de5ffd0 .part v0x7f826de5db40_0, 0, 6;
L_0x7f826de60160 .part v0x7f826de5db40_0, 0, 16;
L_0x7f826de60350 .concat [ 16 16 0 0], L_0x7f826de60160, L_0x7f826dd63200;
L_0x7f826de603f0 .functor MUXZ 32, L_0x7f826de5fdc0, L_0x7f826de60350, L_0x7f826de5e920, C4<>;
L_0x7f826de60780 .arith/sum 32, v0x7f826de59320_0, L_0x7f826dd63290;
L_0x7f826de608c0 .concat [ 6 26 0 0], L_0x7f826de5e110, L_0x7f826dd632d8;
L_0x7f826de60a10 .cmp/eq 32, L_0x7f826de608c0, L_0x7f826dd63320;
L_0x7f826de60af0 .concat [ 6 26 0 0], L_0x7f826de5e110, L_0x7f826dd63368;
L_0x7f826de60c90 .cmp/eq 32, L_0x7f826de60af0, L_0x7f826dd633b0;
L_0x7f826de60ea0 .concat [ 6 26 0 0], L_0x7f826de5e110, L_0x7f826dd633f8;
L_0x7f826de61010 .cmp/eq 32, L_0x7f826de60ea0, L_0x7f826dd63440;
L_0x7f826de610b0 .part v0x7f826de5db40_0, 0, 6;
L_0x7f826de612f0 .cmp/ne 6, L_0x7f826de610b0, L_0x7f826dd63488;
S_0x7f826de570e0 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x7f826de56d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7f826dd63248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de573a0_0 .net/2u *"_ivl_0", 31 0, L_0x7f826dd63248;  1 drivers
v0x7f826de57460_0 .net "control", 3 0, v0x7f826de57ad0_0;  alias, 1 drivers
v0x7f826de57510_0 .net "op1", 31 0, L_0x7f826de600b0;  alias, 1 drivers
v0x7f826de575d0_0 .net "op2", 31 0, L_0x7f826de603f0;  alias, 1 drivers
v0x7f826de57680_0 .var "result", 31 0;
v0x7f826de57770_0 .net "z_flag", 0 0, L_0x7f826de60660;  alias, 1 drivers
E_0x7f826de57350 .event edge, v0x7f826de575d0_0, v0x7f826de57510_0, v0x7f826de57460_0;
L_0x7f826de60660 .cmp/eq 32, v0x7f826de57680_0, L_0x7f826dd63248;
S_0x7f826de57890 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x7f826de56d20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7f826de57ad0_0 .var "alu_control_out", 3 0;
v0x7f826de57b90_0 .net "alu_fcode", 5 0, L_0x7f826de5ffd0;  alias, 1 drivers
v0x7f826de57c30_0 .net "alu_opcode", 1 0, L_0x7f826de5efa0;  alias, 1 drivers
E_0x7f826de57aa0 .event edge, v0x7f826de57c30_0, v0x7f826de57b90_0;
S_0x7f826de57d40 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x7f826de56d20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7f826de5e830 .functor BUFZ 1, L_0x7f826de5e360, C4<0>, C4<0>, C4<0>;
L_0x7f826de5e920 .functor OR 1, L_0x7f826de5e480, L_0x7f826de5e5e0, C4<0>, C4<0>;
L_0x7f826de5ea50 .functor BUFZ 1, L_0x7f826de5e480, C4<0>, C4<0>, C4<0>;
L_0x7f826de5eb00 .functor OR 1, L_0x7f826de5e360, L_0x7f826de5e480, C4<0>, C4<0>;
L_0x7f826de5ec30 .functor BUFZ 1, L_0x7f826de5e480, C4<0>, C4<0>, C4<0>;
L_0x7f826de5ecd0 .functor BUFZ 1, L_0x7f826de5e5e0, C4<0>, C4<0>, C4<0>;
L_0x7f826de5ed80 .functor BUFZ 1, L_0x7f826de5e720, C4<0>, C4<0>, C4<0>;
L_0x7f826de5eeb0 .functor BUFZ 1, L_0x7f826de5e360, C4<0>, C4<0>, C4<0>;
L_0x7f826de5f040 .functor BUFZ 1, L_0x7f826de5e720, C4<0>, C4<0>, C4<0>;
v0x7f826de58040_0 .net *"_ivl_0", 31 0, L_0x7f826de5e230;  1 drivers
L_0x7f826dd630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f826de580f0_0 .net/2u *"_ivl_12", 5 0, L_0x7f826dd630e0;  1 drivers
L_0x7f826dd63128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f826de581a0_0 .net/2u *"_ivl_16", 5 0, L_0x7f826dd63128;  1 drivers
L_0x7f826dd63008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de58260_0 .net *"_ivl_3", 25 0, L_0x7f826dd63008;  1 drivers
v0x7f826de58310_0 .net *"_ivl_37", 0 0, L_0x7f826de5eeb0;  1 drivers
L_0x7f826dd63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f826de58400_0 .net/2u *"_ivl_4", 31 0, L_0x7f826dd63050;  1 drivers
v0x7f826de584b0_0 .net *"_ivl_42", 0 0, L_0x7f826de5f040;  1 drivers
L_0x7f826dd63098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f826de58560_0 .net/2u *"_ivl_8", 5 0, L_0x7f826dd63098;  1 drivers
v0x7f826de58610_0 .net "alu_op", 1 0, L_0x7f826de5efa0;  alias, 1 drivers
v0x7f826de58740_0 .net "alu_src", 0 0, L_0x7f826de5e920;  alias, 1 drivers
v0x7f826de587d0_0 .net "beq", 0 0, L_0x7f826de5e720;  1 drivers
v0x7f826de58860_0 .net "branch", 0 0, L_0x7f826de5ed80;  alias, 1 drivers
v0x7f826de588f0_0 .net "instr_opcode", 5 0, L_0x7f826de5e110;  alias, 1 drivers
v0x7f826de58980_0 .var "jump", 0 0;
v0x7f826de58a10_0 .net "lw", 0 0, L_0x7f826de5e480;  1 drivers
v0x7f826de58ab0_0 .net "mem_read", 0 0, L_0x7f826de5ec30;  alias, 1 drivers
v0x7f826de58b50_0 .net "mem_to_reg", 0 0, L_0x7f826de5ea50;  alias, 1 drivers
v0x7f826de58cf0_0 .net "mem_write", 0 0, L_0x7f826de5ecd0;  alias, 1 drivers
v0x7f826de58d90_0 .net "r_format", 0 0, L_0x7f826de5e360;  1 drivers
v0x7f826de58e30_0 .net "reg_dst", 0 0, L_0x7f826de5e830;  alias, 1 drivers
v0x7f826de58ed0_0 .net "reg_write", 0 0, L_0x7f826de5eb00;  alias, 1 drivers
v0x7f826de58f70_0 .net "sw", 0 0, L_0x7f826de5e5e0;  1 drivers
L_0x7f826de5e230 .concat [ 6 26 0 0], L_0x7f826de5e110, L_0x7f826dd63008;
L_0x7f826de5e360 .cmp/eq 32, L_0x7f826de5e230, L_0x7f826dd63050;
L_0x7f826de5e480 .cmp/eq 6, L_0x7f826de5e110, L_0x7f826dd63098;
L_0x7f826de5e5e0 .cmp/eq 6, L_0x7f826de5e110, L_0x7f826dd630e0;
L_0x7f826de5e720 .cmp/eq 6, L_0x7f826de5e110, L_0x7f826dd63128;
L_0x7f826de5efa0 .concat8 [ 1 1 0 0], L_0x7f826de5f040, L_0x7f826de5eeb0;
S_0x7f826de59100 .scope module, "cpu_pc" "pc" 6 159, 10 1 0, S_0x7f826de56d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7f826de59270_0 .net "clk", 0 0, v0x7f826de5d5a0_0;  alias, 1 drivers
v0x7f826de59320_0 .var "curr_addr", 31 0;
v0x7f826de593d0_0 .net "next_addr", 31 0, v0x7f826de5cb20_0;  1 drivers
v0x7f826de59490_0 .net "reset", 0 0, v0x7f826de5dca0_0;  alias, 1 drivers
S_0x7f826de59590 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x7f826de56d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7f826de5fb10 .functor BUFZ 32, L_0x7f826de5f950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f826de5fdc0 .functor BUFZ 32, L_0x7f826de5fc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f826de5a250_2 .array/port v0x7f826de5a250, 2;
L_0x7f826de5feb0 .functor BUFZ 32, v0x7f826de5a250_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f826de59900_0 .net *"_ivl_0", 31 0, L_0x7f826de5f950;  1 drivers
v0x7f826de599a0_0 .net *"_ivl_10", 6 0, L_0x7f826de5fca0;  1 drivers
L_0x7f826dd631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f826de59a40_0 .net *"_ivl_13", 1 0, L_0x7f826dd631b8;  1 drivers
v0x7f826de59af0_0 .net *"_ivl_2", 6 0, L_0x7f826de5f9f0;  1 drivers
L_0x7f826dd63170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f826de59ba0_0 .net *"_ivl_5", 1 0, L_0x7f826dd63170;  1 drivers
v0x7f826de59c90_0 .net *"_ivl_8", 31 0, L_0x7f826de5fc00;  1 drivers
v0x7f826de59d40_0 .net "r_clk", 0 0, v0x7f826de5d5a0_0;  alias, 1 drivers
v0x7f826de59dd0_0 .net "r_clk_enable", 0 0, v0x7f826de5d630_0;  alias, 1 drivers
v0x7f826de59e60_0 .net "read_data1", 31 0, L_0x7f826de5fb10;  alias, 1 drivers
v0x7f826de59f90_0 .net "read_data2", 31 0, L_0x7f826de5fdc0;  alias, 1 drivers
v0x7f826de5a040_0 .net "read_reg1", 4 0, L_0x7f826de5f260;  alias, 1 drivers
v0x7f826de5a0f0_0 .net "read_reg2", 4 0, L_0x7f826de5f340;  alias, 1 drivers
v0x7f826de5a1a0_0 .net "register_v0", 31 0, L_0x7f826de5feb0;  alias, 1 drivers
v0x7f826de5a250 .array "registers", 0 31, 31 0;
v0x7f826de5a5f0_0 .net "reset", 0 0, v0x7f826de5dca0_0;  alias, 1 drivers
v0x7f826de5a6a0_0 .net "write_control", 0 0, L_0x7f826de5f8a0;  alias, 1 drivers
v0x7f826de5a730_0 .net "write_data", 31 0, L_0x7f826de5f700;  alias, 1 drivers
v0x7f826de5a8c0_0 .net "write_reg", 4 0, L_0x7f826de5f5e0;  alias, 1 drivers
L_0x7f826de5f950 .array/port v0x7f826de5a250, L_0x7f826de5f9f0;
L_0x7f826de5f9f0 .concat [ 5 2 0 0], L_0x7f826de5f260, L_0x7f826dd63170;
L_0x7f826de5fc00 .array/port v0x7f826de5a250, L_0x7f826de5fca0;
L_0x7f826de5fca0 .concat [ 5 2 0 0], L_0x7f826de5f340, L_0x7f826dd631b8;
    .scope S_0x7f826de463f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f826de55f10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f826de55f10_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f826de55f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de55fc0, 0, 4;
    %load/vec4 v0x7f826de55f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f826de55f10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7f826de463f0;
T_1 ;
    %wait E_0x7f826de46620;
    %load/vec4 v0x7f826de55dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f826de55e60_0;
    %ix/getv 3, v0x7f826de55b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de55fc0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f826de40190;
T_2 ;
    %fork t_1, S_0x7f826de56150;
    %jmp t_0;
    .scope S_0x7f826de56150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f826de56310_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f826de56310_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f826de56310_0;
    %store/vec4a v0x7f826de56650, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f826de56310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f826de56310_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de56650, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de56650, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de56650, 4, 0;
    %end;
    .scope S_0x7f826de40190;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x7f826de59590;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f826de5a250, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7f826de59590;
T_4 ;
    %wait E_0x7f826de56920;
    %load/vec4 v0x7f826de5a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f826de59dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f826de5a6a0_0;
    %load/vec4 v0x7f826de5a8c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7f826de5a730_0;
    %load/vec4 v0x7f826de5a8c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f826de5a250, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f826de57890;
T_5 ;
    %wait E_0x7f826de57aa0;
    %load/vec4 v0x7f826de57c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f826de57ad0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f826de57c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f826de57ad0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f826de57c30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7f826de57b90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f826de57ad0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f826de57ad0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f826de57ad0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f826de57ad0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f826de57ad0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f826de570e0;
T_6 ;
    %wait E_0x7f826de57350;
    %load/vec4 v0x7f826de57460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f826de57680_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x7f826de57510_0;
    %load/vec4 v0x7f826de575d0_0;
    %and;
    %assign/vec4 v0x7f826de57680_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x7f826de57510_0;
    %load/vec4 v0x7f826de575d0_0;
    %or;
    %assign/vec4 v0x7f826de57680_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7f826de57510_0;
    %load/vec4 v0x7f826de575d0_0;
    %add;
    %assign/vec4 v0x7f826de57680_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7f826de57510_0;
    %load/vec4 v0x7f826de575d0_0;
    %sub;
    %assign/vec4 v0x7f826de57680_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7f826de57510_0;
    %load/vec4 v0x7f826de575d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x7f826de57680_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x7f826de57510_0;
    %load/vec4 v0x7f826de575d0_0;
    %or;
    %inv;
    %assign/vec4 v0x7f826de57680_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f826de59100;
T_7 ;
    %wait E_0x7f826de56920;
    %load/vec4 v0x7f826de59490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7f826de59320_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f826de593d0_0;
    %assign/vec4 v0x7f826de59320_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f826de56d20;
T_8 ;
    %wait E_0x7f826de57070;
    %load/vec4 v0x7f826de5be50_0;
    %load/vec4 v0x7f826de5bda0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f826de5b5d0_0;
    %load/vec4 v0x7f826de5cbd0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f826de5cb20_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f826de5c7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f826de5b5d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f826de5c730_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f826de5cb20_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f826de5c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7f826de5cc60_0;
    %store/vec4 v0x7f826de5cb20_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7f826de5b5d0_0;
    %store/vec4 v0x7f826de5cb20_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f826de56d20;
T_9 ;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f826de56920;
    %vpi_call/w 6 151 "$display", "next_instr_addr is %d, reg_a_read_data is %b, data is %b", v0x7f826de5cb20_0, v0x7f826de5cc60_0, v0x7f826de5c410_0 {0 0 0};
    %vpi_call/w 6 152 "$display", "reg_write_data is %b", v0x7f826de5d080_0 {0 0 0};
    %vpi_call/w 6 153 "$display", "mem_to_reg is %b, reg_a_read_index is %b, reg_write_index is %b", v0x7f826de5c9c0_0, v0x7f826de5cd10_0, v0x7f826de5d1e0_0 {0 0 0};
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x7f826de30cf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f826de5d5a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7f826de5d5a0_0;
    %inv;
    %store/vec4 v0x7f826de5d5a0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x7f826de30cf0;
T_11 ;
    %fork t_3, S_0x7f826de56760;
    %jmp t_2;
    .scope S_0x7f826de56760;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f826de5dca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f826de5d630_0, 0, 1;
    %wait E_0x7f826de56920;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f826de5dca0_0, 0, 1;
    %wait E_0x7f826de56920;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7f826de56ac0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f826de56c30_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f826de56b80_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f826de56950_0, 0, 16;
    %load/vec4 v0x7f826de56ac0_0;
    %load/vec4 v0x7f826de56c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f826de56b80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f826de56950_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f826de56a10_0, 0, 32;
    %load/vec4 v0x7f826de56a10_0;
    %store/vec4 v0x7f826de5db40_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x7f826de5d820_0, 0, 32;
    %delay 2, 0;
    %wait E_0x7f826de56920;
    %delay 2, 0;
    %load/vec4 v0x7f826de5d8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x7f826de5d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x7f826de5d6c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.5 ;
    %load/vec4 v0x7f826de5dbd0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.7 ;
    %end;
    .scope S_0x7f826de30cf0;
t_2 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
