# SCC68070

## DMA

### Usage in CDIC driver

After 

    [:cdic] ':maincpu' (00429C42): ram_r: 0a02 : 1602 & ffff
    [:cdic] ':maincpu' (00429C5E): ram_r: 0a0a : 0900 & ffff
    [:cdic] ':maincpu' (0042AA12): cdic_w: DMA Control Register = 8a0c & ffff

the SCC68070 DMA is configured

    DMA Read ADDR:00 DATA:0000 LDS:0 UDS:1  Read status register
    DMA Write ADDR:00 DATA:ffff LDS:0 UDS:1 Perform status reset. Data is ignored.
    DMA Write ADDR:06 DATA:0027 LDS:1 UDS:1 Memory Address 0x0027c450
    DMA Write ADDR:07 DATA:c450 LDS:1 UDS:1 Memory Address 0x0027c450
    DMA Write ADDR:05 DATA:0400 LDS:1 UDS:1 Transfer Count 0x400 operands
    DMA Write ADDR:02 DATA:9292 LDS:1 UDS:0 OCR 0x92, Device to memory, Word Operands
    DMA Write ADDR:03 DATA:8080 LDS:1 UDS:0 CCR 0x80, Start operation

    Write CDIC DMA Control Register 1ffc 8a0c

Afterwards

    DMA Access 0 00 0
    DMA Access 0 00 0
    DMA Access 0 00 0

the CPU seems to wait for DMA to finish.

MAME doesn't use the DMA. It performs high level DMA emulation for that. But we have to do it real.
