#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 23 15:35:28 2022
# Process ID: 13496
# Current directory: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1108 C:\Users\Beyazit\vivadoprojects\labs\LAB4V1\LAB4V1.xpr
# Log file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/vivado.log
# Journal file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx/Vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 795.164 ; gain = 115.957
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 890.574 ; gain = 85.277
close_project
create_project managed_ip_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project -part xc7z020clg484-1 -ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx/Vivado/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 925.703 ; gain = 0.000
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
set_property target_simulator XSim [current_project]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
create_peripheral xilinx.com user multiplier_ip 1.0 -dir C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project/../ip_repo
add_peripheral_interface S_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:multiplier_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:multiplier_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:multiplier_ip:1.0]
set_property  ip_repo_paths  C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project/../ip_repo/multiplier_ip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_multiplier_ip_v1_0 -directory C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project/../ip_repo c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx/Vivado/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0/src C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/lab4_user_logic.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 5
[Wed Mar 23 15:59:09 2022] Launched synth_1...
Run output will be captured here: c:/users/beyazit/vivadoprojects/labs/lab4v1/multiplier_ip/ip_repo/edit_multiplier_ip_v1_0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.066 ; gain = 381.363
close_design
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1760.496 ; gain = 0.000
set_property taxonomy /Basic_Elements [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 16:10:51 2022...
