// Seed: 911006613
module module_0 (
    output tri id_0,
    input  wor id_1
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd51,
    parameter id_9 = 32'd37
) (
    output tri id_0,
    input supply1 id_1[1 : 1 'b0],
    input tri0 id_2,
    input tri1 _id_3
);
  wire  id_5;
  wire  id_6;
  logic id_7;
  logic id_8;
  ;
  wire [1  <<  1 : 1] _id_9[id_3 : ""], id_10;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic id_11;
  assign id_6 = id_3;
  assign id_11[1-"" : id_9] = 1;
endmodule
