[INFO ODB-0227] LEF file: ./Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0227] LEF file: ./Nangate45/fakeram45_64x7.lef, created 1 library cells
[INFO ODB-0227] LEF file: ./Nangate45/Nangate45_stdcell.lef, created 135 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING CUT-0021] Leakage power doesn't exist for cell LOGIC0_X1
[WARNING CUT-0021] Leakage power doesn't exist for cell LOGIC1_X1
Derived GENLIB library "fakeram45_64x7" with 92 gates.
[WARNING RMP-1032] Logic cut is empty after extraction, nothing to do.
Startpoint: i_memory (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: d_o[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ i_memory/clk (fakeram45_64x7)
   0.21    0.21 ^ i_memory/rd_out[0] (fakeram45_64x7)
   0.00    0.21 ^ d_o[0] (out)
           0.21   data arrival time

   0.10    0.10   clock core_clock (rise edge)
   0.00    0.10   clock network delay (ideal)
   0.00    0.10   clock reconvergence pessimism
  -0.10    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.21   data arrival time
---------------------------------------------------------
          -0.21   slack (VIOLATED)


