[2025-09-17 12:01:41] START suite=qualcomm_srv trace=srv435_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv435_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2626826 heartbeat IPC: 3.807 cumulative IPC: 3.807 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5091947 heartbeat IPC: 4.057 cumulative IPC: 3.928 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5091947 cumulative IPC: 3.928 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5091947 cumulative IPC: 3.928 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13881390 heartbeat IPC: 1.138 cumulative IPC: 1.138 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22549474 heartbeat IPC: 1.154 cumulative IPC: 1.146 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 31230894 heartbeat IPC: 1.152 cumulative IPC: 1.148 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39968870 heartbeat IPC: 1.144 cumulative IPC: 1.147 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 48804420 heartbeat IPC: 1.132 cumulative IPC: 1.144 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 57490848 heartbeat IPC: 1.151 cumulative IPC: 1.145 (Simulation time: 00 hr 08 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv435_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 66241853 heartbeat IPC: 1.143 cumulative IPC: 1.145 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 74990451 heartbeat IPC: 1.143 cumulative IPC: 1.145 (Simulation time: 00 hr 10 min 24 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 83866617 heartbeat IPC: 1.127 cumulative IPC: 1.142 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87497307 cumulative IPC: 1.143 (Simulation time: 00 hr 12 min 45 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87497307 cumulative IPC: 1.143 (Simulation time: 00 hr 12 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv435_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.143 instructions: 100000001 cycles: 87497307
CPU 0 Branch Prediction Accuracy: 92.44% MPKI: 13.58 Average ROB Occupancy at Mispredict: 28.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1385
BRANCH_INDIRECT: 0.3606
BRANCH_CONDITIONAL: 11.63
BRANCH_DIRECT_CALL: 0.5001
BRANCH_INDIRECT_CALL: 0.518
BRANCH_RETURN: 0.4318


====Backend Stall Breakdown====
ROB_STALL: 115886
LQ_STALL: 0
SQ_STALL: 393765


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 105.79245
REPLAY_LOAD: 40.741295
NON_REPLAY_LOAD: 7.2414527

== Total ==
ADDR_TRANS: 5607
REPLAY_LOAD: 8189
NON_REPLAY_LOAD: 102090

== Counts ==
ADDR_TRANS: 53
REPLAY_LOAD: 201
NON_REPLAY_LOAD: 14098

cpu0->cpu0_STLB TOTAL        ACCESS:    2063196 HIT:    2050647 MISS:      12549 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2063196 HIT:    2050647 MISS:      12549 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 85.71 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9703045 HIT:    8564427 MISS:    1138618 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7914245 HIT:    6917977 MISS:     996268 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     602849 HIT:     482121 MISS:     120728 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164943 HIT:    1155038 MISS:       9905 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21008 HIT:       9291 MISS:      11717 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15340676 HIT:    7791912 MISS:    7548764 MSHR_MERGE:    1824316
cpu0->cpu0_L1I LOAD         ACCESS:   15340676 HIT:    7791912 MISS:    7548764 MSHR_MERGE:    1824316
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29794371 HIT:   25271654 MISS:    4522717 MSHR_MERGE:    1709043
cpu0->cpu0_L1D LOAD         ACCESS:   16575495 HIT:   13905332 MISS:    2670163 MSHR_MERGE:     480347
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13193537 HIT:   11362120 MISS:    1831417 MSHR_MERGE:    1228567
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25339 HIT:       4202 MISS:      21137 MSHR_MERGE:        129
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.39 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12556824 HIT:   10437219 MISS:    2119605 MSHR_MERGE:    1066855
cpu0->cpu0_ITLB LOAD         ACCESS:   12556824 HIT:   10437219 MISS:    2119605 MSHR_MERGE:    1066855
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.316 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28333484 HIT:   26986498 MISS:    1346986 MSHR_MERGE:     336540
cpu0->cpu0_DTLB LOAD         ACCESS:   28333484 HIT:   26986498 MISS:    1346986 MSHR_MERGE:     336540
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.72 cycles
cpu0->LLC TOTAL        ACCESS:    1322541 HIT:    1296015 MISS:      26526 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     996268 HIT:     977626 MISS:      18642 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     120726 HIT:     115734 MISS:       4992 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     193830 HIT:     193719 MISS:        111 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11717 HIT:       8936 MISS:       2781 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        704
  ROW_BUFFER_MISS:      25681
  AVG DBUS CONGESTED CYCLE: 3.322
Channel 0 WQ ROW_BUFFER_HIT:        219
  ROW_BUFFER_MISS:       3410
  FULL:          0
Channel 0 REFRESHES ISSUED:       7291

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       496093       547467       104420         2292
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           40         2064          867          238
  STLB miss resolved @ L2C                0         1765         2354          987          100
  STLB miss resolved @ LLC                0          472         1363         3162          670
  STLB miss resolved @ MEM                0            1          421         2136         1299

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             186405        54749      1411469       136996          247
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          890          590           24
  STLB miss resolved @ L2C                0          806         4658         2326            3
  STLB miss resolved @ LLC                0          417         3742         1772           42
  STLB miss resolved @ MEM                0            0           63          129           79
[2025-09-17 12:14:27] END   suite=qualcomm_srv trace=srv435_ap (rc=0)
