// Seed: 379925537
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_4 = 1;
  wire id_5;
  always @(1) id_5 = id_1;
  assign id_1 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6 = id_5;
  wire id_7;
  id_8 :
  assert property (@(posedge id_8) 1)
  else $display(1, 1'h0, 1, 1, 1'b0);
  supply1 id_9;
  always_latch @(1'b0);
  assign id_3 = 1 ? id_4 : 1;
  wire id_10;
  logic [7:0] id_11;
  assign id_11[1] = 1 - id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_10
  );
  wire id_12;
  assign id_6 = id_12;
  id_13(
      .id_0((1'd0)),
      .id_1(1),
      .id_2(id_4),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(id_9),
      .id_7(1),
      .id_8(id_7),
      .id_9(id_6)
  );
  assign id_6 = id_7;
  wire id_14;
  logic [7:0]
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55;
  and primCall (id_1, id_2, id_5, id_11, id_4, id_8, id_6, id_9);
  assign id_41[1] = "";
  wire id_56;
endmodule
