#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019b59861200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019b59868580 .scope module, "tb_uart" "tb_uart" 3 3;
 .timescale -9 -12;
P_0000019b59861480 .param/l "BAUD" 1 3 5, +C4<00000000000000000010010110000000>;
P_0000019b598614b8 .param/l "CLK_HZ" 1 3 4, +C4<00000000100110001001011010000000>;
P_0000019b598614f0 .param/l "TCLK" 1 3 6, C4<0000000000000000000000000000000000000000000000000000000001100100>;
L_0000019b598561a0 .functor BUFZ 1, v0000019b598c51d0_0, C4<0>, C4<0>, C4<0>;
v0000019b598c4c30_0 .var "clk", 0 0;
v0000019b598c3f10_0 .var "rst_n", 0 0;
v0000019b598c4b90_0 .net "rx", 0 0, L_0000019b598561a0;  1 drivers
v0000019b598c4d70_0 .net "rx_data", 7 0, v0000019b59870520_0;  1 drivers
v0000019b598c47d0_0 .var "rx_ready", 0 0;
v0000019b598c3970_0 .net "rx_valid", 0 0, L_0000019b598567c0;  1 drivers
v0000019b598c3b50_0 .net "tx", 0 0, v0000019b598c51d0_0;  1 drivers
v0000019b598c4af0_0 .var "tx_data", 7 0;
v0000019b598c45f0_0 .net "tx_ready", 0 0, L_0000019b598c3bf0;  1 drivers
v0000019b598c4050_0 .var "tx_valid", 0 0;
S_0000019b5986fb30 .scope module, "dut_rx" "uart_rx" 3 19, 4 1 0, S_0000019b59868580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_valid";
    .port_info 5 /INPUT 1 "rx_ready";
P_0000019b5986fcc0 .param/l "BAUD" 0 4 3, +C4<00000000000000000010010110000000>;
P_0000019b5986fcf8 .param/l "CLK_HZ" 0 4 2, +C4<00000000100110001001011010000000>;
P_0000019b5986fd30 .param/l "DIV" 1 4 11, +C4<00000000000000000000010000010001>;
P_0000019b5986fd68 .param/l "HALF_DIV" 1 4 12, +C4<00000000000000000000001000001000>;
enum0000019b5995bef0 .enum4 (2)
   "RX_IDLE" 2'b00,
   "RX_START" 2'b01,
   "RX_DATA" 2'b10,
   "RX_STOP" 2'b11
 ;
L_0000019b59856210 .functor BUFZ 1, v0000019b59871100_0, C4<0>, C4<0>, C4<0>;
L_0000019b598567c0 .functor BUFZ 1, v0000019b59870c00_0, C4<0>, C4<0>, C4<0>;
v0000019b598708e0_0 .var/2s "bit_i", 31 0;
v0000019b59870e80_0 .net "clk", 0 0, v0000019b598c4c30_0;  1 drivers
v0000019b59870480_0 .net "rst_n", 0 0, v0000019b598c3f10_0;  1 drivers
v0000019b598702a0_0 .net "rx", 0 0, L_0000019b598561a0;  alias, 1 drivers
v0000019b59870520_0 .var "rx_data", 7 0;
v0000019b598705c0_0 .var "rx_ff1", 0 0;
v0000019b59871100_0 .var "rx_ff2", 0 0;
v0000019b59871060_0 .net "rx_ready", 0 0, v0000019b598c47d0_0;  1 drivers
v0000019b59870660_0 .net "rx_s", 0 0, L_0000019b59856210;  1 drivers
v0000019b59870f20_0 .net "rx_valid", 0 0, L_0000019b598567c0;  alias, 1 drivers
v0000019b59870980_0 .var/2s "sample_cnt", 31 0;
v0000019b598711a0_0 .var "shreg", 7 0;
v0000019b598703e0_0 .var "st", 1 0;
v0000019b59870c00_0 .var "valid_hold", 0 0;
E_0000019b5986a450/0 .event negedge, v0000019b59870480_0;
E_0000019b5986a450/1 .event posedge, v0000019b59870e80_0;
E_0000019b5986a450 .event/or E_0000019b5986a450/0, E_0000019b5986a450/1;
S_0000019b5983f530 .scope module, "dut_tx" "uart_tx" 3 16, 5 1 0, S_0000019b59868580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "tx_data";
    .port_info 3 /INPUT 1 "tx_valid";
    .port_info 4 /OUTPUT 1 "tx_ready";
    .port_info 5 /OUTPUT 1 "tx";
P_0000019b5995af50 .param/l "BAUD" 0 5 3, +C4<00000000000000000010010110000000>;
P_0000019b5995af88 .param/l "CLK_HZ" 0 5 2, +C4<00000000100110001001011010000000>;
enum0000019b5995bb20 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
L_0000019b59960088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019b59870fc0_0 .net/2u *"_ivl_0", 1 0, L_0000019b59960088;  1 drivers
v0000019b59870840_0 .net "baud_tick", 0 0, v0000019b59870de0_0;  1 drivers
v0000019b59870a20_0 .var/2s "bit_i", 31 0;
v0000019b59870ac0_0 .net "clk", 0 0, v0000019b598c4c30_0;  alias, 1 drivers
v0000019b59870b60_0 .net "half_tick", 0 0, v0000019b59870340_0;  1 drivers
v0000019b59870d40_0 .net "rst_n", 0 0, v0000019b598c3f10_0;  alias, 1 drivers
v0000019b598c3a10_0 .var "shreg", 7 0;
v0000019b598c49b0_0 .var "st", 1 0;
v0000019b598c51d0_0 .var "tx", 0 0;
v0000019b598c3830_0 .net "tx_data", 7 0, v0000019b598c4af0_0;  1 drivers
v0000019b598c5090_0 .net "tx_ready", 0 0, L_0000019b598c3bf0;  alias, 1 drivers
v0000019b598c4550_0 .net "tx_valid", 0 0, v0000019b598c4050_0;  1 drivers
L_0000019b598c3bf0 .cmp/eq 2, v0000019b598c49b0_0, L_0000019b59960088;
S_0000019b5983f6c0 .scope module, "u_baud" "baud_gen" 5 12, 6 1 0, S_0000019b5983f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "baud_tick";
    .port_info 3 /OUTPUT 1 "half_tick";
P_0000019b5986fdb0 .param/l "BAUD" 0 6 3, +C4<00000000000000000010010110000000>;
P_0000019b5986fde8 .param/l "CLK_HZ" 0 6 2, +C4<00000000100110001001011010000000>;
P_0000019b5986fe20 .param/l "DIV" 1 6 9, +C4<00000000000000000000010000010001>;
P_0000019b5986fe58 .param/l "HALF_DIV" 1 6 10, +C4<00000000000000000000001000001000>;
v0000019b59870de0_0 .var "baud_tick", 0 0;
v0000019b59870700_0 .net "clk", 0 0, v0000019b598c4c30_0;  alias, 1 drivers
v0000019b598707a0_0 .var/2s "cnt", 31 0;
v0000019b59870340_0 .var "half_tick", 0 0;
v0000019b59870ca0_0 .net "rst_n", 0 0, v0000019b598c3f10_0;  alias, 1 drivers
S_0000019b5984fa90 .scope task, "send_byte" "send_byte" 3 53, 3 53 0, S_0000019b59868580;
 .timescale -9 -12;
v0000019b598c4910_0 .var "b", 7 0;
E_0000019b5986a5d0 .event posedge, v0000019b59870e80_0;
E_0000019b5986a4d0 .event anyedge, v0000019b598c5090_0;
TD_tb_uart.send_byte ;
T_0.0 ;
    %load/vec4 v0000019b598c45f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000019b5986a4d0;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000019b598c4910_0;
    %store/vec4 v0000019b598c4af0_0, 0, 8;
    %wait E_0000019b5986a5d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019b598c4050_0, 0, 1;
    %wait E_0000019b5986a5d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b598c4050_0, 0, 1;
    %end;
S_0000019b5984fc20 .scope task, "wait_rx" "wait_rx" 3 65, 3 65 0, S_0000019b59868580;
 .timescale -9 -12;
v0000019b598c3ab0_0 .var "b", 7 0;
E_0000019b5986a750 .event anyedge, v0000019b59870f20_0;
TD_tb_uart.wait_rx ;
T_1.2 ;
    %load/vec4 v0000019b598c3970_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0000019b5986a750;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0000019b5986a5d0;
    %vpi_call/w 3 69 "$display", "RX got %h at time %0t", v0000019b598c4d70_0, $time {0 0 0};
    %load/vec4 v0000019b598c4d70_0;
    %load/vec4 v0000019b598c3ab0_0;
    %cmp/ne;
    %jmp/0xz  T_1.4, 6;
    %vpi_call/w 3 71 "$display", "FAIL \342\235\214 exp=%h got=%h", v0000019b598c3ab0_0, v0000019b598c4d70_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_1.4 ;
    %end;
    .scope S_0000019b5983f6c0;
T_2 ;
    %wait E_0000019b5986a450;
    %load/vec4 v0000019b59870ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b598707a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019b59870de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019b59870340_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019b59870de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019b59870340_0, 0;
    %load/vec4 v0000019b598707a0_0;
    %cmpi/e 1040, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b598707a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b59870de0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000019b598707a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000019b598707a0_0, 0;
    %load/vec4 v0000019b598707a0_0;
    %cmpi/e 519, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b59870340_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019b5983f530;
T_3 ;
    %wait E_0000019b5986a450;
    %load/vec4 v0000019b59870d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019b598c49b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b598c51d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019b598c3a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b59870a20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019b598c49b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b598c51d0_0, 0;
    %load/vec4 v0000019b598c4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000019b598c3830_0;
    %assign/vec4 v0000019b598c3a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b59870a20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000019b598c49b0_0, 0;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000019b59870840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000019b598c49b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019b598c51d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000019b598c49b0_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0000019b598c3a10_0;
    %load/vec4 v0000019b59870a20_0;
    %part/s 1;
    %assign/vec4 v0000019b598c51d0_0, 0;
    %load/vec4 v0000019b59870a20_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000019b598c49b0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000019b59870a20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000019b59870a20_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b598c51d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019b598c49b0_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019b5986fb30;
T_4 ;
    %wait E_0000019b5986a450;
    %load/vec4 v0000019b59870480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b598705c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b59871100_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019b598702a0_0;
    %assign/vec4 v0000019b598705c0_0, 0;
    %load/vec4 v0000019b598705c0_0;
    %assign/vec4 v0000019b59871100_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019b5986fb30;
T_5 ;
    %wait E_0000019b5986a450;
    %load/vec4 v0000019b59870480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019b598703e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b598708e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b59870980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019b598711a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019b59870c00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019b59870520_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000019b59870c00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000019b59871060_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019b59870c00_0, 0;
T_5.2 ;
    %load/vec4 v0000019b598703e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0000019b59870660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 520, 0, 32;
    %assign/vec4 v0000019b59870980_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000019b598703e0_0, 0;
T_5.10 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0000019b59870980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v0000019b59870660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b598708e0_0, 0;
    %pushi/vec4 1041, 0, 32;
    %assign/vec4 v0000019b59870980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000019b598703e0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019b598703e0_0, 0;
T_5.15 ;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0000019b59870980_0;
    %subi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000019b59870980_0, 0;
T_5.13 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0000019b59870980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0000019b59870660_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000019b598708e0_0;
    %assign/vec4/off/d v0000019b598711a0_0, 4, 5;
    %load/vec4 v0000019b598708e0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 1041, 0, 32;
    %assign/vec4 v0000019b59870980_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000019b598703e0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0000019b598708e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000019b598708e0_0, 0;
    %pushi/vec4 1041, 0, 32;
    %assign/vec4 v0000019b59870980_0, 0;
T_5.19 ;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0000019b59870980_0;
    %subi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000019b59870980_0, 0;
T_5.17 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000019b59870980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v0000019b59870660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %load/vec4 v0000019b598711a0_0;
    %assign/vec4 v0000019b59870520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019b59870c00_0, 0;
T_5.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019b598703e0_0, 0;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0000019b59870980_0;
    %subi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000019b59870980_0, 0;
T_5.21 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000019b59868580;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b598c4c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b598c3f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019b598c47d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000019b59868580;
T_7 ;
    %delay 50000, 0;
    %load/vec4 v0000019b598c4c30_0;
    %inv;
    %store/vec4 v0000019b598c4c30_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019b59868580;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019b598c4af0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b598c4050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b598c3f10_0, 0, 1;
    %vpi_call/w 3 31 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019b59868580 {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019b598c3f10_0, 0, 1;
    %delay 10000000, 0;
T_8.0 ;
    %load/vec4 v0000019b598c45f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0000019b5986a4d0;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000019b598c4910_0, 0, 8;
    %fork TD_tb_uart.send_byte, S_0000019b5984fa90;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000019b598c3ab0_0, 0, 8;
    %fork TD_tb_uart.wait_rx, S_0000019b5984fc20;
    %join;
    %pushi/vec4 163, 0, 8;
    %store/vec4 v0000019b598c4910_0, 0, 8;
    %fork TD_tb_uart.send_byte, S_0000019b5984fa90;
    %join;
    %pushi/vec4 163, 0, 8;
    %store/vec4 v0000019b598c3ab0_0, 0, 8;
    %fork TD_tb_uart.wait_rx, S_0000019b5984fc20;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019b598c4910_0, 0, 8;
    %fork TD_tb_uart.send_byte, S_0000019b5984fa90;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019b598c3ab0_0, 0, 8;
    %fork TD_tb_uart.wait_rx, S_0000019b5984fc20;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000019b598c4910_0, 0, 8;
    %fork TD_tb_uart.send_byte, S_0000019b5984fa90;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000019b598c3ab0_0, 0, 8;
    %fork TD_tb_uart.wait_rx, S_0000019b5984fc20;
    %join;
    %delay 1000000000, 0;
    %vpi_call/w 3 48 "$display", "PASS \342\234\205 UART loopback works" {0 0 0};
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_uart.sv";
    "uart_rx.sv";
    "uart_tx.sv";
    "baud_gen.sv";
