=====
SETUP
25.799
12.129
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr14/o_contain_3_s0
12.129
=====
SETUP
25.822
12.106
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr1C/o_contain_3_s0
12.106
=====
SETUP
25.830
12.098
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr00/o_contain_3_s0
12.098
=====
SETUP
26.036
11.892
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr02/o_contain_3_s0
11.892
=====
SETUP
26.041
11.886
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr13/o_contain_3_s0
11.886
=====
SETUP
26.041
11.886
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr11/o_contain_3_s0
11.886
=====
SETUP
26.053
11.875
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr12/o_contain_3_s0
11.875
=====
SETUP
26.053
11.875
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr0B/o_contain_3_s0
11.875
=====
SETUP
26.053
11.875
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr06/o_contain_3_s0
11.875
=====
SETUP
26.064
11.863
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr0E/o_contain_3_s0
11.863
=====
SETUP
26.072
11.855
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr0A/o_contain_3_s0
11.855
=====
SETUP
26.100
11.828
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr1D/o_contain_3_s0
11.828
=====
SETUP
26.160
11.767
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.238
7.793
u_uart_sfr/u_sfr1F/io_ad_data_2_s8
8.356
8.905
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
9.077
9.539
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.712
10.083
u_uart_sfr/u_sfr02/o_contain_2_s0
11.767
=====
SETUP
26.224
11.704
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.238
7.793
u_uart_sfr/u_sfr1F/io_ad_data_2_s8
8.356
8.905
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
9.077
9.539
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.712
10.083
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_2_s0
11.704
=====
SETUP
26.228
11.700
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr09/o_contain_3_s0
11.700
=====
SETUP
26.228
11.700
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr01/o_contain_3_s0
11.700
=====
SETUP
26.233
11.695
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr1F/o_contain_3_s0
11.695
=====
SETUP
26.233
11.695
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr1B/o_contain_3_s0
11.695
=====
SETUP
26.233
11.695
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr18/o_contain_3_s0
11.695
=====
SETUP
26.233
11.695
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr0C/o_contain_3_s0
11.695
=====
SETUP
26.234
11.694
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr19/o_contain_3_s0
11.694
=====
SETUP
26.234
11.694
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr17/o_contain_3_s0
11.694
=====
SETUP
26.234
11.694
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_3_s0
11.694
=====
SETUP
26.249
11.678
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr1A/o_contain_3_s0
11.678
=====
SETUP
26.249
11.678
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s8
1.576
2.038
u_uart_sfr/u_sfr00/n10_s4
2.040
2.557
u_uart_sfr/u_sfr00/n10_s1
3.655
4.108
u_uart_sfr/u_sfr1F/io_ad_data_6_s38
5.920
6.373
u_uart_sfr/u_sfr1F/io_ad_data_3_s25
7.088
7.459
u_uart_sfr/u_sfr1F/io_ad_data_3_s11
8.358
8.875
u_uart_sfr/u_sfr1F/io_ad_data_3_s5
9.531
9.984
u_uart_sfr/u_sfr1F/io_ad_data_3_s2
10.231
10.748
u_uart_sfr/u_sfr08/o_contain_3_s0
11.678
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n97_s4
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n92_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_10_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n72_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n70_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_6_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n587_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_6_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n540_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_6_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n730_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_3_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n494_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n145_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n141_s3
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n138_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n101_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_12_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n94_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_12_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n93_s4
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_0_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n82_s1
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_0_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n77_s1
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_7_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n75_s4
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_7_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_0_s3
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n545_s3
1.065
1.297
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_0_s3
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_4_s3
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n541_s5
1.065
1.297
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_4_s3
1.297
