<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Rodrigo/Documents/Curso_ICTP/Lab5_TX_UART/tx_uart_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="std_logic_1164" />
            <top_module name="tx_uart_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/tx_uart_tb/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tx_uart_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tx_uart_tb/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tx_uart_tb/en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">en</obj_property>
      <obj_property name="ObjectShortName">en</obj_property>
   </wvobject>
   <wvobject fp_name="/tx_uart_tb/data_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_out</obj_property>
      <obj_property name="ObjectShortName">data_out</obj_property>
   </wvobject>
   <wvobject fp_name="/tx_uart_tb/ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ack</obj_property>
      <obj_property name="ObjectShortName">ack</obj_property>
   </wvobject>
</wave_config>
