<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ncpu32k-spartan6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/toplevel_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/toplevel_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/toplevel_timesim.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/toplevel_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/toplevel_translate.v"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="soc_toplevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="soc_toplevel_sram_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_toplevel.ndo"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_toplevel.tdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="toplevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="toplevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="toplevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="toplevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="toplevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="toplevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="toplevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="toplevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="toplevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="toplevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="toplevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="toplevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="toplevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="toplevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="toplevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="toplevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="toplevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="toplevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="toplevel.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="toplevel_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="toplevel_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="toplevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="toplevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="toplevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="toplevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="toplevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="toplevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="toplevel_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="toplevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="toplevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="toplevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="toplevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="toplevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toplevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf">
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1625306897" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1625306897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625306897" xil_pn:in_ck="-1761376818351343230" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1625306897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../../rtl/cells/nDFF_l.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/nDFF_lr.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/nDFF_r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cdc_sync.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cdc_sync_hds.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_1w2r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_2w1r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_2w2r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_2w4r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_pipebuf.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_sdpram_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_tdpram_aclkd_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_tdpram_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_fifo_aclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_fifo_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_priority_encoder.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_priority_onehot.v"/>
      <outfile xil_pn:name="../../../../rtl/core/bpu/ncpu32k_bpu_gshare.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_dcache.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_dcache_ram.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_icache.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_icache_ram.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_alu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_bru.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_epu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_lpu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_lsu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/mmu/ncpu32k_dmmu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/mmu/ncpu32k_immu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_assert.h"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_backend.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_bypass_network.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_config.h"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_frontend.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_idu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_irqc.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_pidu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_psr.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_regfile.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_scheduler.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_tsc.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/UMA_subsystem.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_DRAM_ctrl.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_bootrom.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_null.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_router.v"/>
      <outfile xil_pn:name="../../../../testbench/model-SDRAM/sdr.v"/>
      <outfile xil_pn:name="../../../../testbench/model-SDRAM/sdr_parameters.vh"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/N25Qxxx.v"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/Decoders.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/DevParam.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/PLRSDetectors.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/TimingData.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/UserData.h"/>
      <outfile xil_pn:name="../../../../testbench/rs232_debugger.v"/>
      <outfile xil_pn:name="../../../../testbench/tb_toplevel.v"/>
      <outfile xil_pn:name="../../../rtl/soc_fifo_asclk.v"/>
      <outfile xil_pn:name="../../../rtl/soc_pb_spi_master.v"/>
      <outfile xil_pn:name="../../../rtl/soc_pb_uart.v"/>
      <outfile xil_pn:name="../../../rtl/soc_toplevel.v"/>
      <outfile xil_pn:name="toplevel.v"/>
    </transform>
    <transform xil_pn:end_ts="1625306897" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6781260586625509815" xil_pn:start_ts="1625306897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625306897" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3247476341973995381" xil_pn:start_ts="1625306897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625306897" xil_pn:in_ck="-7884564365285213510" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5530740282269213002" xil_pn:start_ts="1625306897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/dcm_clktree.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_bootrom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_bootrom.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_dcache_bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_dcache_bram.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_icache_bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_icache_bram.v"/>
    </transform>
    <transform xil_pn:end_ts="1625306897" xil_pn:in_ck="4796175509141380812" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1625306897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../../rtl/cells/nDFF_l.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/nDFF_lr.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/nDFF_r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cdc_sync.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cdc_sync_hds.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_1w2r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_2w1r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_2w2r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_mpram_2w4r.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_pipebuf.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_sdpram_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_tdpram_aclkd_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_cell_tdpram_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_fifo_aclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_fifo_sclk.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_priority_encoder.v"/>
      <outfile xil_pn:name="../../../../rtl/cells/ncpu32k_priority_onehot.v"/>
      <outfile xil_pn:name="../../../../rtl/core/bpu/ncpu32k_bpu_gshare.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_dcache.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_dcache_ram.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_icache.v"/>
      <outfile xil_pn:name="../../../../rtl/core/cache/ncpu32k_icache_ram.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_alu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_bru.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_epu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_lpu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/fu/ncpu32k_lsu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/mmu/ncpu32k_dmmu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/mmu/ncpu32k_immu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_assert.h"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_backend.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_bypass_network.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_config.h"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_frontend.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_idu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_irqc.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_pidu.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_psr.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_regfile.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_scheduler.v"/>
      <outfile xil_pn:name="../../../../rtl/core/ncpu32k_tsc.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/UMA_subsystem.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_DRAM_ctrl.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_bootrom.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_null.v"/>
      <outfile xil_pn:name="../../../../rtl/pb/pb_fb_router.v"/>
      <outfile xil_pn:name="../../../../testbench/model-SDRAM/sdr.v"/>
      <outfile xil_pn:name="../../../../testbench/model-SDRAM/sdr_parameters.vh"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/N25Qxxx.v"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/Decoders.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/DevParam.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/PLRSDetectors.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/TimingData.h"/>
      <outfile xil_pn:name="../../../../testbench/model-SPI-FLASH/include/UserData.h"/>
      <outfile xil_pn:name="../../../../testbench/rs232_debugger.v"/>
      <outfile xil_pn:name="../../../../testbench/tb_toplevel.v"/>
      <outfile xil_pn:name="../../../rtl/soc_fifo_asclk.v"/>
      <outfile xil_pn:name="../../../rtl/soc_pb_spi_master.v"/>
      <outfile xil_pn:name="../../../rtl/soc_pb_uart.v"/>
      <outfile xil_pn:name="../../../rtl/soc_toplevel.v"/>
      <outfile xil_pn:name="ipcore_dir/dcm_clktree.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_bootrom.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_dcache_bram.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_icache_bram.v"/>
      <outfile xil_pn:name="toplevel.v"/>
    </transform>
    <transform xil_pn:end_ts="1625306898" xil_pn:in_ck="4796175509141380812" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="3374868991633777493" xil_pn:start_ts="1625306897">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1625316134" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1625316134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625239414" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7307128119452844544" xil_pn:start_ts="1625239414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625486843" xil_pn:in_ck="2275680865259758394" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5530740282269213002" xil_pn:start_ts="1625486842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_fifo_a5_d16.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_fifo_a5_d16.v"/>
      <outfile xil_pn:name="ipcore_dir/dcm_clktree.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_bootrom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_bootrom.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_dcache_bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_dcache_bram.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_icache_bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_icache_bram.v"/>
    </transform>
    <transform xil_pn:end_ts="1625239415" xil_pn:in_ck="8951292935353310838" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1625239414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625239415" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2584913970509357058" xil_pn:start_ts="1625239415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625239415" xil_pn:in_ck="8951292935353310838" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1625239415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625239415" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3587522167192388672" xil_pn:start_ts="1625239415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625487011" xil_pn:in_ck="1692422614808974586" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5668406628445125398" xil_pn:start_ts="1625486843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="toplevel.lso"/>
      <outfile xil_pn:name="toplevel.ngc"/>
      <outfile xil_pn:name="toplevel.ngr"/>
      <outfile xil_pn:name="toplevel.prj"/>
      <outfile xil_pn:name="toplevel.stx"/>
      <outfile xil_pn:name="toplevel.syr"/>
      <outfile xil_pn:name="toplevel.xst"/>
      <outfile xil_pn:name="toplevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1625320689" xil_pn:in_ck="2630079080826916230" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894232377633197" xil_pn:start_ts="1625320689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625487035" xil_pn:in_ck="497307038133540259" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4614117806540988969" xil_pn:start_ts="1625487011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="toplevel.bld"/>
      <outfile xil_pn:name="toplevel.ngd"/>
      <outfile xil_pn:name="toplevel_cs.blc"/>
      <outfile xil_pn:name="toplevel_cs.ngc"/>
      <outfile xil_pn:name="toplevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1625487211" xil_pn:in_ck="-5064427839588651104" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="8331022299742950269" xil_pn:start_ts="1625487035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="toplevel.pcf"/>
      <outfile xil_pn:name="toplevel_map.map"/>
      <outfile xil_pn:name="toplevel_map.mrp"/>
      <outfile xil_pn:name="toplevel_map.ncd"/>
      <outfile xil_pn:name="toplevel_map.ngm"/>
      <outfile xil_pn:name="toplevel_map.psr"/>
      <outfile xil_pn:name="toplevel_map.xrpt"/>
      <outfile xil_pn:name="toplevel_summary.xml"/>
      <outfile xil_pn:name="toplevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1625487558" xil_pn:in_ck="8734776145869524665" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-611939928561283414" xil_pn:start_ts="1625487211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="toplevel.ncd"/>
      <outfile xil_pn:name="toplevel.pad"/>
      <outfile xil_pn:name="toplevel.par"/>
      <outfile xil_pn:name="toplevel.ptwx"/>
      <outfile xil_pn:name="toplevel.unroutes"/>
      <outfile xil_pn:name="toplevel.xpi"/>
      <outfile xil_pn:name="toplevel_pad.csv"/>
      <outfile xil_pn:name="toplevel_pad.txt"/>
      <outfile xil_pn:name="toplevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1625487610" xil_pn:in_ck="6038244062278944814" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1625487558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="toplevel.bgn"/>
      <outfile xil_pn:name="toplevel.bit"/>
      <outfile xil_pn:name="toplevel.drc"/>
      <outfile xil_pn:name="toplevel.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1625404871" xil_pn:in_ck="6038244062278931960" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1625404790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1625250698" xil_pn:in_ck="6038244062278931960" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1625250693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1625487610" xil_pn:in_ck="6038244062278931960" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-4614117806540988969" xil_pn:start_ts="1625487610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625310967" xil_pn:in_ck="6038244062278944814" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="3918828071319031175" xil_pn:start_ts="1625310801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1625310967" xil_pn:in_ck="7243096196160878979" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1625310967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1625310969" xil_pn:in_ck="-183422010077013932" xil_pn:name="TRAN_MSimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-6589864042511671735" xil_pn:start_ts="1625310967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1625487558" xil_pn:in_ck="-5064427839588651236" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1625487356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="toplevel.twr"/>
      <outfile xil_pn:name="toplevel.twx"/>
    </transform>
    <transform xil_pn:end_ts="1625306886" xil_pn:in_ck="6038244062278944946" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="7741326368589023065" xil_pn:start_ts="1625306880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1625306887" xil_pn:in_ck="4741998381376541205" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1625306886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1625310165" xil_pn:in_ck="-38732116526796076" xil_pn:name="TRAN_MSimulatePostTranslateModel" xil_pn:prop_ck="-3413529172515480564" xil_pn:start_ts="1625310165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
