#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun  1 15:16:44 2021
# Process ID: 2720
# Current directory: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4468 C:\Documents\Sophomore2\Digital_logic_and_digital_system\DLDS\docs\Experiments\Lab4\vend_machine\vend_machine.xpr
# Log file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vivado.log
# Journal file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/bin2bcd'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Softwares/Vivado2018/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 862.477 ; gain = 125.926
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/drop_coin.sv] -no_script -reset -force -quiet
remove_files  C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/drop_coin.sv
file delete -force C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/drop_coin.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv w ]
add_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv w ]
add_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv w ]
add_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv w ]
add_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv w ]
add_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv w ]
add_files -fileset sim_1 C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module open_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port sec_bcd on this module [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:26]
ERROR: [VRFC 10-2063] Module <x7seg_d> not found while processing module instance <Light1> [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 940.367 ; gain = 8.879
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module open_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port sys_clk on this module [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module open_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable coin5_flag might have multiple concurrent drivers [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module open_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.vend_fsm
Compiling module xil_defaultlib.sec_clk
Compiling module xil_defaultlib.open_ctrl
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.vend
Compiling module xil_defaultlib.vend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vend_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/xsim.dir/vend_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  1 17:08:38 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 949.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vend_tb_behav -key {Behavioral:sim_1:Functional:vend_tb} -tclbatch {vend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time   0ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000
At time 100ns:sys_rst_n = 1, an = 1111, a_to_g = 11000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 960.805 ; gain = 11.301
run all
At time 1000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 2000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 3000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 4000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 5000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 6000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 7000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 8000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 9000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 10000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 11000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 12000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 13000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 14000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 15000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 16000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 17000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 18000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 19000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 20000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 21000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 22000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 23000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 24000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 25000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 26000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 27000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 28000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 29000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 30000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 31000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 32000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 33000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 34000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 35000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 36000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 37000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 38000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 39000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 40000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 41000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 42000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 43000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 44000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 45000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 46000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 47000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 48000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 49000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 50000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 51000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 52000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 53000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 54000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 55000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 56000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 57000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 58000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 59000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 60000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 61000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 62000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 63000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 64000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 65000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 66000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 67000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 68000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 69000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 70000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 71000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 72000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 73000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 74000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 75000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 76000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 77000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 78000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 79000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 80000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 81000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 82000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 83000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 84000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 85000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 86000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 87000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 88000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 89000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 90000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 91000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 92000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 93000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 94000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 95000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 96000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 97000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 98000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 99000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 100000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 101000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 102000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 103000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 104000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 105000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 106000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 107000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 108000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 109000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 110000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 111000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 112000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 113000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 114000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 115000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 116000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 117000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 118000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 119000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 120000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 121000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 122000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 123000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 124000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 125000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 126000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 127000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 128000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 129000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 130000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 131000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 132000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 133000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 134000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 135000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 136000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 137000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 138000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 139000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 140000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 141000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 142000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 143000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 144000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 145000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 146000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 147000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 148000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 149000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 150000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 151000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 152000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 153000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 154000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 155000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 156000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 157000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 158000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 159000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 160000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 161000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 162000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 163000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 164000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 165000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 166000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 167000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 168000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 169000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 170000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 171000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 172000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 173000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 174000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 175000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 176000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 177000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 178000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 179000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 180000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 181000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 182000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 183000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 184000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 185000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 186000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 187000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 188000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 189000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 190000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 191000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 192000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 193000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 194000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 195000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 196000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 197000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 198000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 199000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 200000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 201000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 202000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 203000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 204000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 205000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 206000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 207000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 208000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 209000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 210000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 211000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 212000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 213000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 214000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 215000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 216000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 217000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 218000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 219000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 220000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 221000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 222000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 223000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 224000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 225000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 226000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 227000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 228000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 229000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 230000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 231000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 232000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 233000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 234000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 235000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 236000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 237000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 238000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 239000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 240000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 241000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 242000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 243000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 244000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 245000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 246000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 247000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 248000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 249000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 250000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 251000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 252000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 253000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 254000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 255000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 256000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 257000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 258000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 259000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 260000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 261000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 262000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 263000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 264000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 265000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 266000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 267000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 268000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 269000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 270000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 271000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 272000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 273000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 274000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 275000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 276000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 277000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 278000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 279000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 280000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 281000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 282000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 283000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 284000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 285000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 286000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 287000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 288000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 289000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 290000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 291000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 292000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 293000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 294000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 295000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 296000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 297000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 298000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 299000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 300000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 301000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 302000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 303000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 304000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 305000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 306000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 307000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 308000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 309000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 310000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 311000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 312000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 313000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 314000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 315000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 316000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 317000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 318000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 319000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 320000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 321000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 322000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 323000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 324000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 325000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 326000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 327000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 328000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 329000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 330000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 331000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 332000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 333000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 334000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 335000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 336000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 337000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 338000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 339000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 340000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 341000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 342000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 343000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 344000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 345000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 346000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 347000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 348000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 349000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 350000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 351000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 352000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 353000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 354000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 355000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 356000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 357000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 358000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 359000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 360000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 361000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 362000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 363000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 364000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 365000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 366000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 367000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 368000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 369000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 370000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 371000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 372000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 373000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 374000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 375000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 376000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 377000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 378000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 379000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 380000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 381000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 382000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 383000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 384000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 385000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 386000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 387000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 388000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 389000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 390000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 391000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 392000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 393000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 394000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 395000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 396000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 397000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 398000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 399000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 400000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 401000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 402000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 403000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 404000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 405000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 406000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 407000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 408000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 409000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 410000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 411000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 412000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 413000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 414000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 415000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 416000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 417000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 418000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 419000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 420000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 421000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 422000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 423000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 424000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 425000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 426000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 427000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 428000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 429000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 430000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 431000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 432000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 433000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 434000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 435000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 436000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 437000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 438000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 439000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 440000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 441000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 442000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 443000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 444000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 445000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 446000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 447000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 448000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 449000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 450000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 451000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 452000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 453000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 454000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 455000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 456000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 457000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 458000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 459000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 460000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 461000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 462000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 463000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 464000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 465000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 466000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 467000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 468000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 469000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 470000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 471000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 472000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 473000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 474000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 475000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 476000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 477000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 478000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 479000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 480000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 481000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 482000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 483000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 484000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 485000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 486000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 487000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 488000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 489000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 490000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 491000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 492000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 493000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 494000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 495000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 496000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 497000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 498000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 499000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 500000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 501000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 502000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 503000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 504000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 505000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 506000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 507000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 508000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 509000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 510000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 511000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 512000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 513000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 514000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 515000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 516000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 517000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 518000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 519000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 520000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 521000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 522000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 523000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 524000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 525000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 526000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 527000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 528000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 529000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 530000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 531000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 532000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 533000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 534000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 535000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 536000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 537000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 538000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 539000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 540000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 541000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 542000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 543000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 544000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 545000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 546000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 547000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 548000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 549000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 550000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 551000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 552000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 553000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 554000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 555000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 556000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 557000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 558000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 559000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 560000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 561000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 562000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 563000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 564000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 565000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 566000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 567000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 568000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 569000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 570000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 571000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 572000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 573000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 574000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 575000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 576000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 577000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 578000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 579000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 580000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 581000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 582000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 583000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 584000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 585000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 586000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 587000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 588000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 589000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 590000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 591000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 592000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 593000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 594000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 595000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 596000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 597000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 598000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 599000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 600000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 601000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 602000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 603000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 604000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 605000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 606000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 607000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 608000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 609000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 610000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 611000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 612000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 613000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 614000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 615000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 616000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 617000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 618000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 619000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 620000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 621000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 622000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 623000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 624000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 625000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 626000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 627000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 628000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 629000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 630000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 631000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 632000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 633000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 634000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 635000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 636000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 637000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 638000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 639000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 640000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 641000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 642000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 643000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 644000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 645000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 646000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 647000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 648000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 649000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 650000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 651000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 652000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 653000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 654000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 655000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 656000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 657000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 658000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 659000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 660000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 661000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 662000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 663000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 664000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 665000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 666000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 667000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 668000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 669000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 670000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 671000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 672000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 673000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 674000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 675000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 676000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 677000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 678000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 679000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 680000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 681000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 682000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 683000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 684000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 685000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 686000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 687000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 688000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 689000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 690000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 691000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 692000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 693000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 694000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 695000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 696000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 697000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 698000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 699000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 700000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 701000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 702000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 703000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 704000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 705000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 706000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 707000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 708000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 709000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 710000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 711000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 712000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 713000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 714000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 715000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 716000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 717000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 718000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 719000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 720000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 721000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 722000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 723000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 724000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 725000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 726000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 727000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 728000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 729000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 730000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 731000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 732000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 733000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 734000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 735000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 736000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 737000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 738000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 739000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 740000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 741000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 742000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 961.098 ; gain = 0.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module open_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.vend_fsm
Compiling module xil_defaultlib.sec_clk
Compiling module xil_defaultlib.open_ctrl
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.vend
Compiling module xil_defaultlib.vend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vend_tb_behav -key {Behavioral:sim_1:Functional:vend_tb} -tclbatch {vend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time   0ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000
At time 100ns:sys_rst_n = 1, an = 1111, a_to_g = 11000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 962.355 ; gain = 0.000
run all
At time 1000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 2000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 3000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 4000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 5000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 6000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 7000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 8000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 9000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 10000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 11000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 12000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 13000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 14000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 15000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 16000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 17000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 18000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 19000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 20000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 21000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 22000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 23000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 24000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 25000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 26000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 27000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 28000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 29000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 30000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 31000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 32000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 33000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 34000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 35000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 36000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 37000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 38000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 39000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 40000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 41000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 42000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 43000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 44000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 45000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 46000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 47000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 48000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 49000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 50000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 51000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 52000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 53000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 54000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 55000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 56000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 57000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 58000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 59000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 60000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 61000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 62000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 63000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 64000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 65000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 66000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 67000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 68000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 69000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 70000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 71000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 72000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 73000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 74000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 75000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 76000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 77000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 78000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 79000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 80000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 81000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 82000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 83000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 84000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 85000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 86000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 87000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 88000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 89000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 90000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 91000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 92000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 93000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 94000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 95000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 96000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 97000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 98000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 99000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 100000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 101000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 102000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 103000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 104000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 105000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 106000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 107000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 108000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 109000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 110000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 111000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 112000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 113000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 114000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 115000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 116000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 117000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 118000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 119000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 120000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 121000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 122000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 123000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 124000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 125000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 126000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 127000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 128000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 129000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 130000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 131000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 132000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 133000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 134000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 135000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 136000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 137000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 138000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 139000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 140000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 141000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 142000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 143000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 144000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 145000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 146000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 147000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 148000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 149000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 150000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 151000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 152000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 153000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 154000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 155000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 156000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 157000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 158000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 159000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 160000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 161000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 162000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 163000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 164000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 165000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 166000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 167000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 168000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 169000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 170000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 171000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 172000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 173000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 174000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 175000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 176000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 177000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 178000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 179000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 180000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 181000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 182000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 183000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 184000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 185000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 186000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 187000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 188000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 189000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 190000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 191000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 192000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 193000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 194000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 195000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 196000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 197000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 198000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 199000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 200000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 201000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 202000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 203000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 204000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 205000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 206000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 207000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 208000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 209000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 210000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 211000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 212000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 213000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 214000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 215000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 216000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 217000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 218000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 219000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 220000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 221000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 222000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 223000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 224000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 225000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 226000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 227000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 228000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 229000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 230000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 231000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 232000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 233000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 234000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 235000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 236000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 237000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 238000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 239000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 240000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 241000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 242000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 243000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 244000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 245000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 246000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 247000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 248000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 249000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 250000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 251000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 252000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 253000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 254000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 255000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 256000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 257000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 258000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 259000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 260000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 261000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
At time 262000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000
At time 263000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000
At time 264000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000
At time 265000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 962.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module open_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.vend_fsm
Compiling module xil_defaultlib.sec_clk
Compiling module xil_defaultlib.open_ctrl
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.vend
Compiling module xil_defaultlib.vend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vend_tb_behav -key {Behavioral:sim_1:Functional:vend_tb} -tclbatch {vend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time   0ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000, open = x
At time 100ns:sys_rst_n = 1, an = 1111, a_to_g = 11000000, open = x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 985.352 ; gain = 0.000
run all
At time 1000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 2000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 3000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 4000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 5000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 6000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 7000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 8000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 9000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 10000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 11000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 12000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 13000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 14000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 15000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 16000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 17000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 18000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 19000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 20000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 21000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 22000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 23000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 24000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 25000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 26000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 27000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 28000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 29000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 30000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 31000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 32000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 33000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 34000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 35000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 36000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 37000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 38000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 39000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 40000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 41000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 42000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 43000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 44000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 45000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 46000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 47000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 48000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 49000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 50000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 51000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 52000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 53000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 54000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 55000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 56000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 57000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 58000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 59000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 60000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 61000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 62000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 63000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 64000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 65000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 66000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 67000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 68000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 69000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 70000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 71000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 72000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 73000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 74000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 75000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 76000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 77000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 78000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 79000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 80000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 81000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 82000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 83000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 84000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 85000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 86000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 87000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 88000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 89000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 90000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 91000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 92000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 93000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 94000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 95000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 96000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 97000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 98000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 99000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 100000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 101000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 102000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 103000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 104000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 105000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 106000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 107000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 108000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 109000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 110000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 111000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 112000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 113000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 114000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 115000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 116000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 117000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 118000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 119000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 120000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 121000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 122000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 123000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 124000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 125000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 126000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 127000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 128000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 129000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 130000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 131000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 132000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 133000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 134000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 135000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 136000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 137000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 138000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 139000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 140000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 141000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 142000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 143000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 144000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 145000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 146000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 147000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 148000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 149000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 150000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 151000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 152000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 153000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 154000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 155000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 156000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 157000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 158000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 159000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 160000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 161000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 162000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 163000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 164000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 165000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 166000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 167000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 168000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 169000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 170000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 171000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 172000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 173000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 174000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 175000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 176000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 177000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 178000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 179000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 180000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 181000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 182000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 183000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 184000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 185000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 186000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 187000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 188000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 189000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 190000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 191000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 192000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 193000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 194000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 195000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 196000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 197000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 198000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 199000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 200000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 201000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 202000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 203000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 204000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 205000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 206000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 207000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 208000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 209000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 210000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 211000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 212000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 213000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 214000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 215000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 216000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 217000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 218000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 219000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 220000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 221000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 222000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 223000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 224000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 225000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 226000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 227000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 228000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 229000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 230000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 231000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 232000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 233000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 234000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 235000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 236000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 237000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 238000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 239000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 240000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 241000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 242000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 243000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 244000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 245000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 246000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 247000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 248000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 249000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 250000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 251000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 252000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 253000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 254000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 255000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 256000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 257000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 258000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 259000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 260000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 261000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 262000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 263000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 264000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 265000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 266000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 267000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 268000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 269000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 270000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 271000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 272000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 273000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 274000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 275000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 276000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 277000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 278000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 279000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 280000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 281000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 282000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 283000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 284000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 285000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 286000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 287000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 288000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 289000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 290000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 291000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 292000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 293000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 294000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 295000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 296000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 297000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 298000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 299000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 300000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 301000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 302000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 303000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 304000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 305000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 306000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 307000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 308000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 309000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 310000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 311000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 312000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 313000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
At time 314000100ns:sys_rst_n = 1, an = 0010, a_to_g = 11000000, open = x
At time 315000100ns:sys_rst_n = 1, an = 0100, a_to_g = 11000000, open = x
At time 316000100ns:sys_rst_n = 1, an = 1000, a_to_g = 11000000, open = x
At time 317000100ns:sys_rst_n = 1, an = 0001, a_to_g = 11000000, open = x
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 985.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  1 17:20:09 2021...
