[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F4620 ]
[d frameptr 4065 ]
"8 /Applications/microchip/xc8/v1.40/sources/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
[v i2___awdiv __awdiv `(i  1 e 2 0 ]
"32 /Applications/microchip/xc8/v1.40/sources/common/awtoft.c
[v ___awtoft __awtoft `(f  1 e 3 0 ]
"62 /Applications/microchip/xc8/v1.40/sources/common/float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 /Applications/microchip/xc8/v1.40/sources/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 /Applications/microchip/xc8/v1.40/sources/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"4 /Applications/microchip/xc8/v1.40/sources/common/ftge.c
[v ___ftge __ftge `(b  1 e 0 0 ]
"62 /Applications/microchip/xc8/v1.40/sources/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"20 /Applications/microchip/xc8/v1.40/sources/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.40/sources/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"245
[v ___flsub __flsub `(d  1 e 3 0 ]
"11 /Applications/microchip/xc8/v1.40/sources/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"8 /Applications/microchip/xc8/v1.40/sources/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 /Applications/microchip/xc8/v1.40/sources/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"15 /Users/sdy1130/MPLABXProjects/Interrupt_Test.X/ADC.c
[v _readADC readADC `(f  1 e 3 0 ]
"25 /Users/sdy1130/MPLABXProjects/Interrupt_Test.X/lcd.c
[v _lcdInst lcdInst `(v  1 e 1 0 ]
"35
[v _lcdNibble lcdNibble `(v  1 e 1 0 ]
"50 /Users/sdy1130/MPLABXProjects/Interrupt_Test.X/main.c
[v _set_external_interrupt0 set_external_interrupt0 `(v  1 e 1 0 ]
"60
[v _set_external_interrupt1 set_external_interrupt1 `(v  1 e 1 0 ]
"70
[v _set_external_interrupt3 set_external_interrupt3 `(v  1 e 1 0 ]
[v i2_set_external_interrupt3 set_external_interrupt3 `(v  1 e 1 0 ]
"80
[v _open_close_gate_0 open_close_gate_0 `(v  1 e 1 0 ]
"146
[v _open_close_gate_1 open_close_gate_1 `(v  1 e 1 0 ]
"212
[v _open_close_gate_3 open_close_gate_3 `(v  1 e 1 0 ]
"278
[v _main main `(v  1 e 1 0 ]
"343
[v _servo_ISR_0 servo_ISR_0 `(v  1 e 1 0 ]
"482
[v _servo_ISR_1 servo_ISR_1 `(v  1 e 1 0 ]
"619
[v _servo_ISR_3 servo_ISR_3 `(v  1 e 1 0 ]
"756
[v _IRQ IRQ `II(v  1 e 1 0 ]
[s S143 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"96 /Applications/microchip/xc8/v1.40/include/pic18f4620.h
[s S152 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
]
[s S156 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SS 1 0 :1:5 
]
[s S159 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS 1 0 :1:5 
]
[s S162 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nSS 1 0 :1:5 
]
[s S165 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S168 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S171 . 1 `uc 1 ULPWUIN 1 0 :1:0 
`uc 1 . 1 0 :6:1 
`uc 1 RJPU 1 0 :1:7 
]
[u S175 . 1 `S143 1 . 1 0 `S152 1 . 1 0 `S156 1 . 1 0 `S159 1 . 1 0 `S162 1 . 1 0 `S165 1 . 1 0 `S168 1 . 1 0 `S171 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES175  1 e 1 @3968 ]
"872
[v _LATA LATA `VEuc  1 e 1 @3977 ]
"983
[v _LATB LATB `VEuc  1 e 1 @3978 ]
"1094
[v _LATC LATC `VEuc  1 e 1 @3979 ]
[s S30 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"1121
[s S39 . 1 `uc 1 LC0 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
`uc 1 LC2 1 0 :1:2 
`uc 1 LC3 1 0 :1:3 
`uc 1 LC4 1 0 :1:4 
`uc 1 LC5 1 0 :1:5 
`uc 1 LC6 1 0 :1:6 
`uc 1 LC7 1 0 :1:7 
]
[u S48 . 1 `S30 1 . 1 0 `S39 1 . 1 0 ]
[v _LATCbits LATCbits `VES48  1 e 1 @3979 ]
"1205
[v _LATD LATD `VEuc  1 e 1 @3980 ]
[s S329 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"1232
[s S338 . 1 `uc 1 LD0 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
`uc 1 LD2 1 0 :1:2 
`uc 1 LD3 1 0 :1:3 
`uc 1 LD4 1 0 :1:4 
`uc 1 LD5 1 0 :1:5 
`uc 1 LD6 1 0 :1:6 
`uc 1 LD7 1 0 :1:7 
]
[u S347 . 1 `S329 1 . 1 0 `S338 1 . 1 0 ]
[v _LATDbits LATDbits `VES347  1 e 1 @3980 ]
"1316
[v _LATE LATE `VEuc  1 e 1 @3981 ]
"1367
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"1588
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
"1809
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
"2030
[v _TRISD TRISD `VEuc  1 e 1 @3989 ]
"2251
[v _TRISE TRISE `VEuc  1 e 1 @3990 ]
"3493
[v _T3CON T3CON `VEuc  1 e 1 @4017 ]
"3610
[v _TMR3L TMR3L `VEuc  1 e 1 @4018 ]
"3616
[v _TMR3H TMR3H `VEuc  1 e 1 @4019 ]
"4390
[v _ADCON1 ADCON1 `VEuc  1 e 1 @4033 ]
"4474
[v _ADCON0 ADCON0 `VEuc  1 e 1 @4034 ]
[s S393 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"4518
[s S396 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S400 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S407 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S410 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S413 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S416 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[s S419 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S422 . 1 `S393 1 . 1 0 `S396 1 . 1 0 `S400 1 . 1 0 `S407 1 . 1 0 `S410 1 . 1 0 `S413 1 . 1 0 `S416 1 . 1 0 `S419 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES422  1 e 1 @4034 ]
"4592
[v _ADRES ADRES `VEus  1 e 2 @4035 ]
"5157
[v _T1CON T1CON `VEuc  1 e 1 @4045 ]
"5265
[v _TMR1L TMR1L `VEuc  1 e 1 @4046 ]
"5271
[v _TMR1H TMR1H `VEuc  1 e 1 @4047 ]
"5705
[v _OSCCON OSCCON `VEuc  1 e 1 @4051 ]
"5781
[v _T0CON T0CON `VEuc  1 e 1 @4053 ]
"5863
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
"5869
[v _TMR0H TMR0H `VEuc  1 e 1 @4055 ]
[s S93 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"6298
[s S102 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S111 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S115 . 1 `S93 1 . 1 0 `S102 1 . 1 0 `S111 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES115  1 e 1 @4082 ]
"6634
[v _ADON ADON `VEb  1 e 0 @32272 ]
"7216
[v _PEIE PEIE `VEb  1 e 0 @32662 ]
"7562
[v _TMR0IE TMR0IE `VEb  1 e 0 @32661 ]
"7564
[v _TMR0IF TMR0IF `VEb  1 e 0 @32658 ]
"7568
[v _TMR0ON TMR0ON `VEb  1 e 0 @32431 ]
"7572
[v _TMR1IE TMR1IE `VEb  1 e 0 @31976 ]
"7574
[v _TMR1IF TMR1IF `VEb  1 e 0 @31984 ]
"7578
[v _TMR1ON TMR1ON `VEb  1 e 0 @32360 ]
"7590
[v _TMR3IE TMR3IE `VEb  1 e 0 @32001 ]
"7592
[v _TMR3IF TMR3IF `VEb  1 e 0 @32009 ]
"7596
[v _TMR3ON TMR3ON `VEb  1 e 0 @32136 ]
"7772
[v _nRBPU nRBPU `VEb  1 e 0 @32655 ]
"16 /Users/sdy1130/MPLABXProjects/Interrupt_Test.X/main.c
[v _current_state0 current_state0 `VEuc  1 e 1 0 ]
"17
[v _current_state1 current_state1 `VEuc  1 e 1 0 ]
"18
[v _current_state3 current_state3 `VEuc  1 e 1 0 ]
"19
[v _stage0 stage0 `VEuc  1 e 1 0 ]
"20
[v _stage1 stage1 `VEuc  1 e 1 0 ]
"21
[v _stage3 stage3 `VEuc  1 e 1 0 ]
"22
[v _count0 count0 `VEuc  1 e 1 0 ]
"23
[v _count1 count1 `VEuc  1 e 1 0 ]
"24
[v _count3 count3 `VEuc  1 e 1 0 ]
"25
[v _gate_status0 gate_status0 `VEuc  1 e 1 0 ]
"26
[v _gate_status1 gate_status1 `VEuc  1 e 1 0 ]
"27
[v _gate_status3 gate_status3 `VEuc  1 e 1 0 ]
"28
[v _gate_flag0 gate_flag0 `VEuc  1 e 1 0 ]
"29
[v _gate_flag1 gate_flag1 `VEuc  1 e 1 0 ]
"30
[v _gate_flag3 gate_flag3 `VEuc  1 e 1 0 ]
"31
[v _right_up right_up `i  1 e 2 0 ]
"32
[v _centre_up centre_up `i  1 e 2 0 ]
"33
[v _left_up left_up `i  1 e 2 0 ]
"34
[v _right_down right_down `i  1 e 2 0 ]
"35
[v _centre_down centre_down `i  1 e 2 0 ]
"36
[v _left_down left_down `i  1 e 2 0 ]
"37
[v _nominal_AA_C nominal_AA_C `f  1 e 3 0 ]
"38
[v _nominal_9V nominal_9V `f  1 e 3 0 ]
"39
[v _voltage_AA voltage_AA `VEf  1 e 3 0 ]
"40
[v _voltage_9V voltage_9V `VEf  1 e 3 0 ]
"41
[v _voltage_C voltage_C `VEf  1 e 3 0 ]
"42
[v _volt_check0 volt_check0 `VEi  1 e 2 0 ]
"43
[v _volt_check1 volt_check1 `VEi  1 e 2 0 ]
"44
[v _volt_check3 volt_check3 `VEi  1 e 2 0 ]
"45
[v _count_AA count_AA `VEi  1 e 2 0 ]
"46
[v _count_9V count_9V `VEi  1 e 2 0 ]
"47
[v _count_C count_C `VEi  1 e 2 0 ]
"48
[v _count_drained count_drained `VEi  1 e 2 0 ]
"278
[v _main main `(v  1 e 1 0 ]
{
"341
} 0
"70
[v _set_external_interrupt3 set_external_interrupt3 `(v  1 e 1 0 ]
{
"72
[v set_external_interrupt3@set_time set_time `ui  1 a 2 10 ]
"70
[v set_external_interrupt3@time time `i  1 p 2 8 ]
"78
} 0
"8 /Applications/microchip/xc8/v1.40/sources/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"11
[v ___awdiv@quotient quotient `i  1 a 2 6 ]
"12
[v ___awdiv@sign sign `uc  1 a 1 5 ]
[v ___awdiv@counter counter `uc  1 a 1 4 ]
"8
[v ___awdiv@dividend dividend `i  1 p 2 0 ]
[v ___awdiv@divisor divisor `i  1 p 2 2 ]
"42
} 0
"756 /Users/sdy1130/MPLABXProjects/Interrupt_Test.X/main.c
[v _IRQ IRQ `II(v  1 e 1 0 ]
{
"769
} 0
"619
[v _servo_ISR_3 servo_ISR_3 `(v  1 e 1 0 ]
{
"624
[v servo_ISR_3@up_period up_period `VEi  1 a 2 39 ]
"625
[v servo_ISR_3@down_period down_period `VEi  1 a 2 37 ]
"754
} 0
"212
[v _open_close_gate_3 open_close_gate_3 `(v  1 e 1 0 ]
{
"215
[v open_close_gate_3@down_period down_period `VEi  1 a 2 14 ]
"214
[v open_close_gate_3@up_period up_period `VEi  1 a 2 12 ]
"276
} 0
"70
[v i2_set_external_interrupt3 set_external_interrupt3 `(v  1 e 1 0 ]
{
[v i2set_external_interrupt3@set_time set_external_interrupt3 `ui  1 a 2 10 ]
[v i2set_external_interrupt3@time time `i  1 p 2 8 ]
"78
} 0
"482
[v _servo_ISR_1 servo_ISR_1 `(v  1 e 1 0 ]
{
"487
[v servo_ISR_1@up_period up_period `VEi  1 a 2 39 ]
"488
[v servo_ISR_1@down_period down_period `VEi  1 a 2 37 ]
"617
} 0
"146
[v _open_close_gate_1 open_close_gate_1 `(v  1 e 1 0 ]
{
"149
[v open_close_gate_1@down_period down_period `VEi  1 a 2 14 ]
"148
[v open_close_gate_1@up_period up_period `VEi  1 a 2 12 ]
"210
} 0
"60
[v _set_external_interrupt1 set_external_interrupt1 `(v  1 e 1 0 ]
{
"62
[v set_external_interrupt1@set_time set_time `ui  1 a 2 10 ]
"60
[v set_external_interrupt1@time time `i  1 p 2 8 ]
"68
} 0
"343
[v _servo_ISR_0 servo_ISR_0 `(v  1 e 1 0 ]
{
"348
[v servo_ISR_0@up_period up_period `VEi  1 a 2 39 ]
"349
[v servo_ISR_0@down_period down_period `VEi  1 a 2 37 ]
"478
} 0
"15 /Users/sdy1130/MPLABXProjects/Interrupt_Test.X/ADC.c
[v _readADC readADC `(f  1 e 3 0 ]
{
[v readADC@channel channel `uc  1 a 1 wreg ]
"24
[v readADC@volt volt `f  1 a 3 31 ]
"23
[v readADC@v v `i  1 a 2 34 ]
"15
[v readADC@channel channel `uc  1 a 1 wreg ]
"17
[v readADC@channel channel `uc  1 a 1 36 ]
"27
} 0
"62 /Applications/microchip/xc8/v1.40/sources/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
{
"65
[v ___ftmul@f3_as_product f3_as_product `um  1 a 3 22 ]
"64
[v ___ftmul@sign sign `uc  1 a 1 26 ]
[v ___ftmul@cntr cntr `uc  1 a 1 25 ]
[v ___ftmul@exp exp `uc  1 a 1 21 ]
"62
[v ___ftmul@f1 f1 `f  1 p 3 12 ]
[v ___ftmul@f2 f2 `f  1 p 3 15 ]
"157
} 0
"32 /Applications/microchip/xc8/v1.40/sources/common/awtoft.c
[v ___awtoft __awtoft `(f  1 e 3 0 ]
{
"34
[v ___awtoft@sign sign `uc  1 a 1 11 ]
"32
[v ___awtoft@c c `i  1 p 2 8 ]
"42
} 0
"62 /Applications/microchip/xc8/v1.40/sources/common/float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
{
[v ___ftpack@arg arg `um  1 p 3 0 ]
[v ___ftpack@exp exp `uc  1 p 1 3 ]
[v ___ftpack@sign sign `uc  1 p 1 4 ]
"86
} 0
"80 /Users/sdy1130/MPLABXProjects/Interrupt_Test.X/main.c
[v _open_close_gate_0 open_close_gate_0 `(v  1 e 1 0 ]
{
"83
[v open_close_gate_0@down_period down_period `VEi  1 a 2 14 ]
"82
[v open_close_gate_0@up_period up_period `VEi  1 a 2 12 ]
"144
} 0
"50
[v _set_external_interrupt0 set_external_interrupt0 `(v  1 e 1 0 ]
{
"52
[v set_external_interrupt0@set_time set_time `ui  1 a 2 10 ]
"50
[v set_external_interrupt0@time time `i  1 p 2 8 ]
"58
} 0
"8 /Applications/microchip/xc8/v1.40/sources/common/awdiv.c
[v i2___awdiv __awdiv `(i  1 e 2 0 ]
{
[v i2___awdiv@quotient __awdiv `i  1 a 2 6 ]
[v i2___awdiv@sign __awdiv `uc  1 a 1 5 ]
[v i2___awdiv@counter __awdiv `uc  1 a 1 4 ]
[v i2___awdiv@dividend dividend `i  1 p 2 0 ]
[v i2___awdiv@divisor divisor `i  1 p 2 2 ]
"42
} 0
"4 /Applications/microchip/xc8/v1.40/sources/common/ftge.c
[v ___ftge __ftge `(b  1 e 0 0 ]
{
[v ___ftge@ff1 ff1 `f  1 p 3 27 ]
[v ___ftge@ff2 ff2 `f  1 p 3 30 ]
"13
} 0
