<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_192/sim/hil_sys_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/hil_sys_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_191/sim/hil_sys_altera_merlin_master_agent_191_mpbm6tq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/hil_sys_altera_merlin_slave_agent_191_ncfkfri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_2dfjfwi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_wanomoi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_wpsphoq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_lp7w7iq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_cezpthi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_mwbxh2y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/hil_sys_altera_merlin_router_1921_oidrqgi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/hil_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/hil_sys_altera_merlin_traffic_limiter_191_6blplji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1923"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_blxgy6a.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1923"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/hil_sys_altera_merlin_burst_adapter_1923_v7ucnni.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_7oetp4a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_dik6jkq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_ydc5ava.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_m4jncoa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_riikcjy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/hil_sys_altera_merlin_demultiplexer_1921_el3rhji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_hgtp4my.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/hil_sys_altera_merlin_multiplexer_1921_izhbrhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_width_adapter_1920/sim/hil_sys_altera_merlin_width_adapter_1920_jip2oaa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/hil_sys_altera_merlin_width_adapter_1920_mct5dja.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_mm_interconnect_1920/sim/hil_sys_altera_mm_interconnect_1920_lsucmba.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1921" />
 <file
   path="sim/hil_sys.v"
   type="VERILOG"
   library="hil_sys"
   hasInlineConfiguration="true" />
 <topLevel name="hil_sys.hil_sys" />
 <deviceFamily name="arria10" />
 <device name="10AX115S3F45E2SGE3" />
 <modelMap
   controllerPath="hil_sys.test_sink_ram"
   modelPath="hil_sys.test_sink_ram" />
 <modelMap
   controllerPath="hil_sys.test_source_ram"
   modelPath="hil_sys.test_source_ram" />
</simPackage>
