<?xml version="1.0" ?>
<decl_reg_list>
  <register name="QPLL0_CFG0" offset="10'h8" type="RW">
    
    <field loc="[15:0]" name="QPLL0_CFG0">0-65535 0-65535</field>
  </register>
  <register name="COMMON_CFG0" offset="10'h9" type="RW">
    
    <field loc="[15:0]" name="COMMON_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RSVD_ATTR0" offset="10'hb" type="RW">
    
    <field loc="[15:0]" name="RSVD_ATTR0">0-65535 0-65535</field>
  </register>
  <register name="PPF0_CFG" offset="10'hd" type="RW">
    
    <field loc="[15:0]" name="PPF0_CFG">0-65535 0-65535</field>
  </register>
  <register name="QPLL0CLKOUT_RATE" offset="10'he" type="RW">
    
    <field loc="[0:0]" name="QPLL0CLKOUT_RATE">HALF 0 FULL 1</field>
  </register>
  <register name="QPLL0_CFG1" offset="10'h10" type="RW">
    
    <field loc="[15:0]" name="QPLL0_CFG1">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_CFG2" offset="10'h11" type="RW">
    
    <field loc="[15:0]" name="QPLL0_CFG2">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_LOCK_CFG" offset="10'h12" type="RW">
    
    <field loc="[15:0]" name="QPLL0_LOCK_CFG">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_INIT_CFG0" offset="10'h13" type="RW">
    
    <field loc="[15:0]" name="QPLL0_INIT_CFG0">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_INIT_CFG1" offset="10'h14" type="RW">
    
    <field loc="[15:8]" name="QPLL0_INIT_CFG1">0-255 0-255</field>
    <field loc="[7:0]" name="QPLL0_FBDIV">16 14 17 15 18 16 19 17 20 18 21 19 22 20 23 21 24 22 25 23 26 24 27 25 28 26 29 27 30 28 31 29 32 30 33 31 34 32 35 33 36 34 37 35 38 36 39 37 40 38 41 39 42 40 43 41 44 42 45 43 46 44 47 45 48 46 49 47 50 48 51 49 52 50 53 51 54 52 55 53 56 54 57 55 58 56 59 57 60 58 61 59 62 60 63 61 64 62 65 63 66 64 67 65 68 66 69 67 70 68 71 69 72 70 73 71 74 72 75 73 76 74 77 75 78 76 79 77 80 78 81 79 82 80 83 81 84 82 85 83 86 84 87 85 88 86 89 87 90 88 91 89 92 90 93 91 94 92 95 93 96 94 97 95 98 96 99 97 100 98 101 99 102 100 103 101 104 102 105 103 106 104 107 105 108 106 109 107 110 108 111 109 112 110 113 111 114 112 115 113 116 114 117 115 118 116 119 117 120 118 121 119 122 120 123 121 124 122 125 123 126 124 127 125 128 126 129 127 130 128 131 129 132 130 133 131 134 132 135 133 136 134 137 135 138 136 139 137 140 138 141 139 142 140 143 141 144 142 145 143 146 144 147 145 148 146 149 147 150 148 151 149 152 150 153 151 154 152 155 153 156 154 157 155 158 156 159 157 160 158</field>
  </register>
  <register name="QPLL0_CFG3" offset="10'h15" type="RW">
    
    <field loc="[15:0]" name="QPLL0_CFG3">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_CP" offset="10'h16" type="RW">
    
    <field loc="[9:0]" name="QPLL0_CP">0-1023 0-1023</field>
  </register>
  <register name="QPLL0_REFCLK_DIV" offset="10'h18" type="RW">
    
    <field loc="[11:7]" name="QPLL0_REFCLK_DIV">2 0 3 1 4 2 5 3 6 5 8 6 10 7 12 13 16 14 20 15 1 16</field>
    <field loc="[5:3]" name="QPLL0_IPS_REFCLK_SEL">0-7 0-7</field>
    <field loc="[0:0]" name="QPLL0_IPS_EN">0-1 0-1</field>
  </register>
  <register name="QPLL0_LPF" offset="10'h19" type="RW">
    
    <field loc="[9:0]" name="QPLL0_LPF">0-1023 0-1023</field>
  </register>
  <register name="QPLL0_CFG1_G3" offset="10'h1a" type="RW">
    
    <field loc="[15:0]" name="QPLL0_CFG1_G3">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_CFG2_G3" offset="10'h1b" type="RW">
    
    <field loc="[15:0]" name="QPLL0_CFG2_G3">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_LPF_G3" offset="10'h1c" type="RW">
    
    <field loc="[9:0]" name="QPLL0_LPF_G3">0-1023 0-1023</field>
  </register>
  <register name="QPLL0_LOCK_CFG_G3" offset="10'h1d" type="RW">
    
    <field loc="[15:0]" name="QPLL0_LOCK_CFG_G3">0-65535 0-65535</field>
  </register>
  <register name="RSVD_ATTR0" offset="10'h1e" type="RW">
    
    <field loc="[15:0]" name="RSVD_ATTR0">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_FBDIV_G3" offset="10'h1f" type="RW">
    
    <field loc="[15:8]" name="QPLL0_FBDIV_G3">16 14 17 15 18 16 19 17 20 18 21 19 22 20 23 21 24 22 25 23 26 24 27 25 28 26 29 27 30 28 31 29 32 30 33 31 34 32 35 33 36 34 37 35 38 36 39 37 40 38 41 39 42 40 43 41 44 42 45 43 46 44 47 45 48 46 49 47 50 48 51 49 52 50 53 51 54 52 55 53 56 54 57 55 58 56 59 57 60 58 61 59 62 60 63 61 64 62 65 63 66 64 67 65 68 66 69 67 70 68 71 69 72 70 73 71 74 72 75 73 76 74 77 75 78 76 79 77 80 78 81 79 82 80 83 81 84 82 85 83 86 84 87 85 88 86 89 87 90 88 91 89 92 90 93 91 94 92 95 93 96 94 97 95 98 96 99 97 100 98 101 99 102 100 103 101 104 102 105 103 106 104 107 105 108 106 109 107 110 108 111 109 112 110 113 111 114 112 115 113 116 114 117 115 118 116 119 117 120 118 121 119 122 120 123 121 124 122 125 123 126 124 127 125 128 126 129 127 130 128 131 129 132 130 133 131 134 132 135 133 136 134 137 135 138 136 139 137 140 138 141 139 142 140 143 141 144 142 145 143 146 144 147 145 148 146 149 147 150 148 151 149 152 150 153 151 154 152 155 153 156 154 157 155 158 156 159 157 160 158</field>
    <field loc="[3:3]" name="QPLL0_RATE_SW_USE_DRP">0-1 0-1</field>
    <field loc="[2:2]" name="QPLL0_PCIE_EN">0-1 0-1</field>
    <field loc="[0:0]" name="RXRECCLKOUT0_SEL">0-3 0-3</field>
  </register>
  <register name="QPLL0_SDM_CFG0" offset="10'h20" type="RW">
    
    <field loc="[15:0]" name="QPLL0_SDM_CFG0">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_SDM_CFG1" offset="10'h21" type="RW">
    
    <field loc="[15:0]" name="QPLL0_SDM_CFG1">0-65535 0-65535</field>
  </register>
  <register name="SDM0INITSEED0_0" offset="10'h22" type="RW">
    
    <field loc="[15:0]" name="SDM0INITSEED0_0">0-65535 0-65535</field>
  </register>
  <register name="SDM0INITSEED0_1" offset="10'h23" type="RW">
    
    <field loc="[8:0]" name="SDM0INITSEED0_1">0-511 0-511</field>
  </register>
  <register name="QPLL0_SDM_CFG2" offset="10'h24" type="RW">
    
    <field loc="[15:0]" name="QPLL0_SDM_CFG2">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_CP_G3" offset="10'h25" type="RW">
    
    <field loc="[9:0]" name="QPLL0_CP_G3">0-1023 0-1023</field>
  </register>
  <register name="RSVD_ATTR1" offset="10'h2d" type="RW">
    
    <field loc="[15:0]" name="RSVD_ATTR1">0-65535 0-65535</field>
  </register>
  <register name="QPLL0_CFG4" offset="10'h30" type="RW">
    
    <field loc="[15:0]" name="QPLL0_CFG4">0-65535 0-65535</field>
  </register>
  <register name="UB_CFG0" offset="10'h48" type="RW">
    
    <field loc="[15:0]" name="UB_CFG0">0-65535 0-65535</field>
  </register>
  <register name="UB_CFG1" offset="10'h4c" type="RW">
    
    <field loc="[15:0]" name="UB_CFG1">0-65535 0-65535</field>
  </register>
  <register name="UB_CFG2" offset="10'h50" type="RW">
    
    <field loc="[15:0]" name="UB_CFG2">0-65535 0-65535</field>
  </register>
  <register name="UB_CFG3" offset="10'h54" type="RW">
    
    <field loc="[15:0]" name="UB_CFG3">0-65535 0-65535</field>
  </register>
  <register name="UB_CFG4" offset="10'h58" type="RW">
    
    <field loc="[15:0]" name="UB_CFG4">0-65535 0-65535</field>
  </register>
  <register name="UB_CFG5" offset="10'h5c" type="RW">
    
    <field loc="[15:0]" name="UB_CFG5">0-65535 0-65535</field>
  </register>
  <register name="UB_CFG6" offset="10'h5f" type="RW">
    
    <field loc="[15:0]" name="UB_CFG6">0-65535 0-65535</field>
  </register>
  <register name="BIAS_CFG0" offset="10'h81" type="RW">
    
    <field loc="[15:0]" name="BIAS_CFG0">0-65535 0-65535</field>
  </register>
  <register name="BIAS_CFG1" offset="10'h82" type="RW">
    
    <field loc="[15:0]" name="BIAS_CFG1">0-65535 0-65535</field>
  </register>
  <register name="BIAS_CFG2" offset="10'h83" type="RW">
    
    <field loc="[15:0]" name="BIAS_CFG2">0-65535 0-65535</field>
  </register>
  <register name="BIAS_CFG3" offset="10'h84" type="RW">
    
    <field loc="[15:0]" name="BIAS_CFG3">0-65535 0-65535</field>
  </register>
  <register name="BIAS_CFG4" offset="10'h86" type="RW">
    
    <field loc="[15:0]" name="BIAS_CFG4">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_CFG0" offset="10'h88" type="RW">
    
    <field loc="[15:0]" name="QPLL1_CFG0">0-65535 0-65535</field>
  </register>
  <register name="COMMON_CFG1" offset="10'h89" type="RW">
    
    <field loc="[15:0]" name="COMMON_CFG1">0-65535 0-65535</field>
  </register>
  <register name="POR_CFG" offset="10'h8b" type="RW">
    
    <field loc="[15:0]" name="POR_CFG">0-65535 0-65535</field>
  </register>
  <register name="PPF1_CFG" offset="10'h8d" type="RW">
    
    <field loc="[15:0]" name="PPF1_CFG">0-65535 0-65535</field>
  </register>
  <register name="QPLL1CLKOUT_RATE" offset="10'h8e" type="RW">
    
    <field loc="[0:0]" name="QPLL1CLKOUT_RATE">HALF 0 FULL 1</field>
  </register>
  <register name="BIAS_CFG_RSVD" offset="10'h8f" type="RW">
    
    <field loc="[15:0]" name="BIAS_CFG_RSVD">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_CFG1" offset="10'h90" type="RW">
    
    <field loc="[15:0]" name="QPLL1_CFG1">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_CFG2" offset="10'h91" type="RW">
    
    <field loc="[15:0]" name="QPLL1_CFG2">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_LOCK_CFG" offset="10'h92" type="RW">
    
    <field loc="[15:0]" name="QPLL1_LOCK_CFG">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_INIT_CFG0" offset="10'h93" type="RW">
    
    <field loc="[15:0]" name="QPLL1_INIT_CFG0">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_INIT_CFG1" offset="10'h94" type="RW">
    
    <field loc="[15:8]" name="QPLL1_INIT_CFG1">0-255 0-255</field>
    <field loc="[7:0]" name="QPLL1_FBDIV">16 14 17 15 18 16 19 17 20 18 21 19 22 20 23 21 24 22 25 23 26 24 27 25 28 26 29 27 30 28 31 29 32 30 33 31 34 32 35 33 36 34 37 35 38 36 39 37 40 38 41 39 42 40 43 41 44 42 45 43 46 44 47 45 48 46 49 47 50 48 51 49 52 50 53 51 54 52 55 53 56 54 57 55 58 56 59 57 60 58 61 59 62 60 63 61 64 62 65 63 66 64 67 65 68 66 69 67 70 68 71 69 72 70 73 71 74 72 75 73 76 74 77 75 78 76 79 77 80 78 81 79 82 80 83 81 84 82 85 83 86 84 87 85 88 86 89 87 90 88 91 89 92 90 93 91 94 92 95 93 96 94 97 95 98 96 99 97 100 98 101 99 102 100 103 101 104 102 105 103 106 104 107 105 108 106 109 107 110 108 111 109 112 110 113 111 114 112 115 113 116 114 117 115 118 116 119 117 120 118 121 119 122 120 123 121 124 122 125 123 126 124 127 125 128 126 129 127 130 128 131 129 132 130 133 131 134 132 135 133 136 134 137 135 138 136 139 137 140 138 141 139 142 140 143 141 144 142 145 143 146 144 147 145 148 146 149 147 150 148 151 149 152 150 153 151 154 152 155 153 156 154 157 155 158 156 159 157 160 158</field>
  </register>
  <register name="QPLL1_CFG3" offset="10'h95" type="RW">
    
    <field loc="[15:0]" name="QPLL1_CFG3">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_CP" offset="10'h96" type="RW">
    
    <field loc="[9:0]" name="QPLL1_CP">0-1023 0-1023</field>
  </register>
  <register name="QPLL1_REFCLK_DIV" offset="10'h98" type="RW">
    
    <field loc="[11:7]" name="QPLL1_REFCLK_DIV">2 0 3 1 4 2 5 3 6 5 8 6 10 7 12 13 16 14 20 15 1 16</field>
    <field loc="[5:3]" name="QPLL1_IPS_REFCLK_SEL">0-7 0-7</field>
    <field loc="[12:12]" name="SARC_EN">0-1 0-1</field>
    <field loc="[6:6]" name="QPLL1_IPS_EN">0-1 0-1</field>
    <field loc="[13:13]" name="SARC_SEL">0-1 0-1</field>
  </register>
  <register name="QPLL1_LPF" offset="10'h99" type="RW">
    
    <field loc="[15:0]" name="QPLL1_LPF">0-1024 0-1024</field>
  </register>
  <register name="QPLL1_CFG1_G3" offset="10'h9a" type="RW">
    
    <field loc="[15:0]" name="QPLL1_CFG1_G3">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_CFG2_G3" offset="10'h9b" type="RW">
    
    <field loc="[15:0]" name="QPLL1_CFG2_G3">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_LPF_G3" offset="10'h9c" type="RW">
    
    <field loc="[9:0]" name="QPLL1_LPF_G3">0-1023 0-1023</field>
  </register>
  <register name="QPLL1_LOCK_CFG_G3" offset="10'h9d" type="RW">
    
    <field loc="[15:0]" name="QPLL1_LOCK_CFG_G3">0-65535 0-65535</field>
  </register>
  <register name="RSVD_ATTR2" offset="10'h9e" type="RW">
    
    <field loc="[15:0]" name="RSVD_ATTR2">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_FBDIV_G3" offset="10'h9f" type="RW">
    
    <field loc="[15:8]" name="QPLL1_FBDIV_G3">16 14 17 15 18 16 19 17 20 18 21 19 22 20 23 21 24 22 25 23 26 24 27 25 28 26 29 27 30 28 31 29 32 30 33 31 34 32 35 33 36 34 37 35 38 36 39 37 40 38 41 39 42 40 43 41 44 42 45 43 46 44 47 45 48 46 49 47 50 48 51 49 52 50 53 51 54 52 55 53 56 54 57 55 58 56 59 57 60 58 61 59 62 60 63 61 64 62 65 63 66 64 67 65 68 66 69 67 70 68 71 69 72 70 73 71 74 72 75 73 76 74 77 75 78 76 79 77 80 78 81 79 82 80 83 81 84 82 85 83 86 84 87 85 88 86 89 87 90 88 91 89 92 90 93 91 94 92 95 93 96 94 97 95 98 96 99 97 100 98 101 99 102 100 103 101 104 102 105 103 106 104 107 105 108 106 109 107 110 108 111 109 112 110 113 111 114 112 115 113 116 114 117 115 118 116 119 117 120 118 121 119 122 120 123 121 124 122 125 123 126 124 127 125 128 126 129 127 130 128 131 129 132 130 133 131 134 132 135 133 136 134 137 135 138 136 139 137 140 138 141 139 142 140 143 141 144 142 145 143 146 144 147 145 148 146 149 147 150 148 151 149 152 150 153 151 154 152 155 153 156 154 157 155 158 156 159 157 160 158</field>
    <field loc="[3:3]" name="QPLL1_RATE_SW_USE_DRP">0-1 0-1</field>
    <field loc="[2:2]" name="QPLL1_PCI_EN">0-1 0-1</field>
    <field loc="[0:0]" name="RXRECCLKOUT1_SEL">0-3 0-3</field>
  </register>
  <register name="QPLL1_SDM_CFG0" offset="10'ha0" type="RW">
    
    <field loc="[15:0]" name="QPLL1_SDM_CFG0">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_SDM_CFG1" offset="10'ha1" type="RW">
    
    <field loc="[15:0]" name="QPLL1_SDM_CFG1">0-65535 0-65535</field>
  </register>
  <register name="SDM1INITSEED0_0" offset="10'ha2" type="RW">
    
    <field loc="[15:0]" name="SDM1INITSEED0_0">0-65535 0-65535</field>
  </register>
  <register name="SDM1INITSEED0_1" offset="10'ha3" type="RW">
    
    <field loc="[8:0]" name="SDM1INITSEED0_1">0-511 0-511</field>
  </register>
  <register name="QPLL1_SDM_CFG2" offset="10'ha4" type="RW">
    
    <field loc="[15:0]" name="QPLL1_SDM_CFG2">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_CP_G3" offset="10'ha5" type="RW">
    
    <field loc="[9:0]" name="QPLL1_CP_G3">0-1023 0-1023</field>
  </register>
  <register name="RSVD_ATTR3" offset="10'had" type="RW">
    
    <field loc="[15:0]" name="RSVD_ATTR3">0-65535 0-65535</field>
  </register>
  <register name="QPLL1_CFG4" offset="10'hb0" type="RW">
    
    <field loc="[15:0]" name="QPLL1_CFG4">0-65535 0-65535</field>
  </register>
</decl_reg_list>
