Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 24 12:00:05 2022
| Host         : ScratTop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SmartSafe_timing_summary_routed.rpt -pb SmartSafe_timing_summary_routed.pb -rpx SmartSafe_timing_summary_routed.rpx -warn_on_violation
| Design       : SmartSafe
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       11          
HPDR-1     Warning           Port pin direction inconsistency  4           
TIMING-18  Warning           Missing input or output delay     35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (12)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ServoCLK/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.024        0.000                      0                  237        0.149        0.000                      0                  237        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        13.024        0.000                      0                  237        0.149        0.000                      0                  237        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.024ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 3.516ns (50.438%)  route 3.455ns (49.562%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.125 r  BuzzerCLK/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.125    BuzzerCLK/count_reg[28]_i_1_n_6
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[29]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                 13.024    

Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 3.495ns (50.288%)  route 3.455ns (49.712%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.104 r  BuzzerCLK/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.104    BuzzerCLK/count_reg[28]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[31]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[31]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                 13.045    

Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 3.421ns (49.753%)  route 3.455ns (50.247%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.030 r  BuzzerCLK/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.030    BuzzerCLK/count_reg[28]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[30]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                 13.119    

Slack (MET) :             13.135ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 3.405ns (49.636%)  route 3.455ns (50.364%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.014 r  BuzzerCLK/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.014    BuzzerCLK/count_reg[28]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  BuzzerCLK/count_reg[28]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 13.135    

Slack (MET) :             13.139ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 3.402ns (49.614%)  route 3.455ns (50.386%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.011 r  BuzzerCLK/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.011    BuzzerCLK/count_reg[24]_i_1_n_6
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[25]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                 13.139    

Slack (MET) :             13.160ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 3.381ns (49.459%)  route 3.455ns (50.541%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.990 r  BuzzerCLK/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.990    BuzzerCLK/count_reg[24]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[27]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                 13.160    

Slack (MET) :             13.234ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 3.307ns (48.906%)  route 3.455ns (51.094%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.916 r  BuzzerCLK/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.916    BuzzerCLK/count_reg[24]_i_1_n_5
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[26]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                 13.234    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.291ns (48.785%)  route 3.455ns (51.215%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.677 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.677    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.900 r  BuzzerCLK/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.900    BuzzerCLK/count_reg[24]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  BuzzerCLK/count_reg[24]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                 13.250    

Slack (MET) :             13.253ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.288ns (48.762%)  route 3.455ns (51.238%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.897 r  BuzzerCLK/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.897    BuzzerCLK/count_reg[20]_i_1_n_6
    SLICE_X63Y19         FDRE                                         r  BuzzerCLK/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  BuzzerCLK/count_reg[21]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X63Y19         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 13.253    

Slack (MET) :             13.274ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 3.267ns (48.602%)  route 3.455ns (51.398%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.633     5.154    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BuzzerCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  BuzzerCLK/count_reg[0]/Q
                         net (fo=6, routed)           1.320     6.931    BuzzerCLK/count_reg[0]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  BuzzerCLK/count1_carry_i_1/O
                         net (fo=1, routed)           0.520     7.575    BuzzerCLK/count1_carry_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.170 r  BuzzerCLK/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    BuzzerCLK/count1_carry_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  BuzzerCLK/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.287    BuzzerCLK/count1_carry__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  BuzzerCLK/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    BuzzerCLK/count1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.633 r  BuzzerCLK/count1_carry__2/CO[2]
                         net (fo=35, routed)          1.614    10.247    BuzzerCLK/p_1_in
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.310    10.557 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.557    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.107    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.221    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.335 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.335    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.563 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.563    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.876 r  BuzzerCLK/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.876    BuzzerCLK/count_reg[20]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  BuzzerCLK/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  BuzzerCLK/count_reg[23]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X63Y19         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                 13.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ServoCLK/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.692%)  route 0.097ns (34.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.558     1.441    ServoCLK/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  ServoCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  ServoCLK/count_reg[0]/Q
                         net (fo=11, routed)          0.097     1.679    ServoCLK/count[0]
    SLICE_X54Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.724 r  ServoCLK/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.724    ServoCLK/count_0[6]
    SLICE_X54Y19         FDCE                                         r  ServoCLK/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.827     1.954    ServoCLK/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  ServoCLK/count_reg[6]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.121     1.575    ServoCLK/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FSM_onehot_globalState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            FSM_onehot_globalState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  FSM_onehot_globalState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  FSM_onehot_globalState_reg[2]/Q
                         net (fo=7, routed)           0.086     1.679    DecodeDigits/globalState_reg[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.098     1.777 r  DecodeDigits/FSM_onehot_globalState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    DecodeDigits_n_0
    SLICE_X54Y15         FDRE                                         r  FSM_onehot_globalState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  FSM_onehot_globalState_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.121     1.566    FSM_onehot_globalState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ServoCLK/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.116%)  route 0.185ns (49.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.558     1.441    ServoCLK/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  ServoCLK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  ServoCLK/count_reg[0]/Q
                         net (fo=11, routed)          0.185     1.767    ServoCLK/count[0]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  ServoCLK/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    ServoCLK/count_0[7]
    SLICE_X54Y19         FDCE                                         r  ServoCLK/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.827     1.954    ServoCLK/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  ServoCLK/count_reg[7]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.120     1.574    ServoCLK/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_onehot_globalState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            testOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.648%)  route 0.160ns (49.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  FSM_onehot_globalState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  FSM_onehot_globalState_reg[1]/Q
                         net (fo=9, routed)           0.160     1.769    globalState_reg[1]
    SLICE_X54Y13         FDRE                                         r  testOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  testOut_reg[5]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.059     1.519    testOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PasswordOutput/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            PasswordOutput/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.589     1.472    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  PasswordOutput/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  PasswordOutput/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.721    PasswordOutput/refresh_counter_reg_n_0_[15]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  PasswordOutput/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    PasswordOutput/refresh_counter_reg[12]_i_1_n_4
    SLICE_X59Y16         FDCE                                         r  PasswordOutput/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.857     1.984    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  PasswordOutput/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.105     1.577    PasswordOutput/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PasswordOutput/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            PasswordOutput/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.590     1.473    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  PasswordOutput/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  PasswordOutput/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.722    PasswordOutput/refresh_counter_reg_n_0_[11]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  PasswordOutput/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    PasswordOutput/refresh_counter_reg[8]_i_1_n_4
    SLICE_X59Y15         FDCE                                         r  PasswordOutput/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.858     1.985    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  PasswordOutput/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDCE (Hold_fdce_C_D)         0.105     1.578    PasswordOutput/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PasswordOutput/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            PasswordOutput/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.590     1.473    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y13         FDCE                                         r  PasswordOutput/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  PasswordOutput/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    PasswordOutput/refresh_counter_reg_n_0_[3]
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  PasswordOutput/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    PasswordOutput/refresh_counter_reg[0]_i_1_n_4
    SLICE_X59Y13         FDCE                                         r  PasswordOutput/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     1.986    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y13         FDCE                                         r  PasswordOutput/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y13         FDCE (Hold_fdce_C_D)         0.105     1.578    PasswordOutput/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PasswordOutput/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            PasswordOutput/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.590     1.473    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  PasswordOutput/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  PasswordOutput/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    PasswordOutput/refresh_counter_reg_n_0_[7]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  PasswordOutput/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    PasswordOutput/refresh_counter_reg[4]_i_1_n_4
    SLICE_X59Y14         FDCE                                         r  PasswordOutput/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     1.986    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  PasswordOutput/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y14         FDCE (Hold_fdce_C_D)         0.105     1.578    PasswordOutput/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM_onehot_globalState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            buzzerBool_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.443%)  route 0.149ns (41.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  FSM_onehot_globalState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  FSM_onehot_globalState_reg[1]/Q
                         net (fo=9, routed)           0.149     1.758    globalState_reg[1]
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  buzzerBool_i_1/O
                         net (fo=1, routed)           0.000     1.803    buzzerBool
    SLICE_X55Y15         FDRE                                         r  buzzerBool_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  buzzerBool_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.091     1.549    buzzerBool_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PasswordOutput/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            PasswordOutput/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.589     1.472    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  PasswordOutput/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  PasswordOutput/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.718    PasswordOutput/refresh_counter_reg_n_0_[12]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  PasswordOutput/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    PasswordOutput/refresh_counter_reg[12]_i_1_n_7
    SLICE_X59Y16         FDCE                                         r  PasswordOutput/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.857     1.984    PasswordOutput/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  PasswordOutput/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.105     1.577    PasswordOutput/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y15   buzzerBool_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y11   safePassword_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y11   safePassword_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y11   safePassword_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y12   safePassword_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y12   safePassword_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y15   buzzerBool_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y15   buzzerBool_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y11   safePassword_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X56Y11   safePassword_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   buzzerBool_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   buzzerBool_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   safePassword_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   safePassword_reg[0]/C



