Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --include D:/vivado/Vivado/2021.2/tps/boost_1_72_0 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -sv_root . -sc_lib libdpi.dll --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'alu_func' is not declared under prefix 'id_ex_out' [D:/SunYihao/ece470/final_project/ECE4700/superscalar/id_stage.sv:239]
ERROR: [VRFC 10-2991] 'cond_branch' is not declared under prefix 'id_ex_out' [D:/SunYihao/ece470/final_project/ECE4700/superscalar/id_stage.sv:242]
ERROR: [VRFC 10-2991] 'uncond_branch' is not declared under prefix 'id_ex_out' [D:/SunYihao/ece470/final_project/ECE4700/superscalar/id_stage.sv:243]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
