Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jan 28 00:25:14 2022
| Host         : DESKTOP-EJ28NGN running 64-bit major release  (build 9200)
| Command      : report_methodology -file xillydemo_methodology_drc_routed.rpt -pb xillydemo_methodology_drc_routed.pb -rpx xillydemo_methodology_drc_routed.rpx
| Design       : xillydemo
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 114
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| HPDR-1    | Warning  | Port pin direction inconsistency                     | 32         |
| TIMING-9  | Warning  | Unknown CDC Logic                                    | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                     | 1          |
| TIMING-18 | Warning  | Missing input or output delay                        | 60         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                   | 2          |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint | 4          |
| XDCH-2    | Warning  | Same min and max delay values on IO port             | 14         |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[24] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[24]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[25] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[25]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[26] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[26]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[27] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[27]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[28] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[28]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[29] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[29]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[30] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[30]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#8 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[31] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[31]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#9 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[32] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[32]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#10 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[33] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[33]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#11 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[34] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[34]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#12 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[35] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[35]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#13 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[36] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[36]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#14 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[37] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[37]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#15 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[38] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[38]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#16 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[39] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[39]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#17 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[40] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[40]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#18 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[41] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[41]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#19 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[42] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[42]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#20 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[43] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[43]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#21 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[44] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[44]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#22 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[45] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[45]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#23 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[46] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[46]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#24 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[47] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[47]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#25 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[48] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[48]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#26 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[49] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[49]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#27 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[50] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[50]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#28 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[51] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[51]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#29 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[52] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[52]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#30 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[53] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[53]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#31 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[54] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[54]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#32 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PS_GPIO[55] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PS_GPIO[55]) connected to this Port, but both were not found.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[10] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[11] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[12] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[13] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[14] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[15] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[16] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[17] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[18] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[19] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[20] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[21] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[22] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[23] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[24] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[25] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[26] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[27] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[28] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[29] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[30] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[31] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[32] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[33] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[34] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[35] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[36] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[37] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[38] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[39] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[40] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[41] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[42] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[43] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[44] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[45] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[46] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[47] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[48] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[49] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[50] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[51] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[52] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[53] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[54] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[55] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[6] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[7] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[8] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on PS_GPIO[9] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and vga_clk_ins/clkout0 overrides a set_max_delay -datapath_only (position 12). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 6 in the Timing Constraints window in Vivado IDE) between clocks vga_clk_ins/clkout0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 10). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clk_fb is referenced by name inside timing constraint (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clk_fb is referenced by name inside timing constraint (see constraint position 6 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clkout0 is referenced by name inside timing constraint (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clkout0 is referenced by name inside timing constraint (see constraint position 6 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0]
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga_hsync' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga_vsync' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>


