# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/flopenable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/flopenable.v 
# -- Compiling module flopenable
# 
# Top level modules:
# 	flopenable
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/pcbranch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/pcbranch.v 
# -- Compiling module pcbranch
# 
# Top level modules:
# 	pcbranch
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/datapath {/export/home/016/a0163072/CPU/git/datapath/mux3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/datapath" /export/home/016/a0163072/CPU/git/datapath/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/controller {/export/home/016/a0163072/CPU/git/controller/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/controller" /export/home/016/a0163072/CPU/git/controller/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/controller {/export/home/016/a0163072/CPU/git/controller/maindec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/controller" /export/home/016/a0163072/CPU/git/controller/maindec.v 
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/controller {/export/home/016/a0163072/CPU/git/controller/aludec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/controller" /export/home/016/a0163072/CPU/git/controller/aludec.v 
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:23:16 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/signext.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:16 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/signext.v 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 19:23:17 on May 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/flopr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:17 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 19:23:17 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/processor {/export/home/016/a0163072/CPU/git/processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:17 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/processor" /export/home/016/a0163072/CPU/git/processor/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:23:17 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
