// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "10/09/2024 18:43:50"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	blank_b,
	r,
	g,
	b);
input 	clk;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	blank_b;
output 	[7:0] r;
output 	[7:0] g;
output 	[7:0] b;

// Design Ports Information
// vgaclk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga_module|videoGen|Mult0~26 ;
wire \vga_module|videoGen|Mult0~27 ;
wire \vga_module|videoGen|Mult0~28 ;
wire \vga_module|videoGen|Mult0~29 ;
wire \vga_module|videoGen|Mult0~30 ;
wire \vga_module|videoGen|Mult0~31 ;
wire \vga_module|videoGen|Mult0~32 ;
wire \vga_module|videoGen|Mult0~33 ;
wire \vga_module|videoGen|Mult0~34 ;
wire \vga_module|videoGen|Mult0~35 ;
wire \vga_module|videoGen|Mult0~36 ;
wire \vga_module|videoGen|Mult0~37 ;
wire \vga_module|videoGen|Mult0~38 ;
wire \vga_module|videoGen|Mult0~39 ;
wire \vga_module|videoGen|Mult0~40 ;
wire \vga_module|videoGen|Mult0~41 ;
wire \vga_module|videoGen|Mult0~42 ;
wire \vga_module|videoGen|Mult0~43 ;
wire \vga_module|videoGen|Mult0~44 ;
wire \vga_module|videoGen|Mult0~45 ;
wire \vga_module|videoGen|Mult0~46 ;
wire \vga_module|videoGen|Mult0~47 ;
wire \vga_module|videoGen|Mult0~48 ;
wire \vga_module|videoGen|Mult0~49 ;
wire \vga_module|videoGen|Mult0~50 ;
wire \vga_module|videoGen|Mult0~51 ;
wire \vga_module|videoGen|Mult0~52 ;
wire \vga_module|videoGen|Mult0~53 ;
wire \vga_module|videoGen|Mult0~54 ;
wire \vga_module|videoGen|Mult0~55 ;
wire \vga_module|videoGen|Mult0~56 ;
wire \vga_module|videoGen|Mult0~57 ;
wire \vga_module|videoGen|Mult0~58 ;
wire \vga_module|videoGen|Mult0~59 ;
wire \vga_module|videoGen|Mult0~60 ;
wire \vga_module|videoGen|Mult0~61 ;
wire \vga_module|videoGen|Mult0~62 ;
wire \vga_module|videoGen|Mult0~63 ;
wire \vga_module|videoGen|Mult0~64 ;
wire \vga_module|videoGen|Mult0~65 ;
wire \vga_module|videoGen|Mult0~66 ;
wire \vga_module|videoGen|Mult0~67 ;
wire \vga_module|videoGen|Mult0~68 ;
wire \vga_module|videoGen|Mult0~69 ;
wire \vga_module|videoGen|Mult0~70 ;
wire \vga_module|videoGen|Mult0~71 ;
wire \clk~input_o ;
wire \vga_module|vgapll|toggle~0_combout ;
wire \vga_module|vgapll|toggle~q ;
wire \vga_module|vgaCont|Add0~21_sumout ;
wire \vga_module|vgaCont|Add0~10 ;
wire \vga_module|vgaCont|Add0~13_sumout ;
wire \vga_module|vgaCont|x[7]~DUPLICATE_q ;
wire \vga_module|vgaCont|Add0~14 ;
wire \vga_module|vgaCont|Add0~17_sumout ;
wire \vga_module|vgaCont|Add0~18 ;
wire \vga_module|vgaCont|Add0~1_sumout ;
wire \vga_module|vgaCont|Equal0~0_combout ;
wire \vga_module|vgaCont|Equal0~1_combout ;
wire \vga_module|vgaCont|Add0~22 ;
wire \vga_module|vgaCont|Add0~25_sumout ;
wire \vga_module|vgaCont|Add0~26 ;
wire \vga_module|vgaCont|Add0~29_sumout ;
wire \vga_module|vgaCont|Add0~30 ;
wire \vga_module|vgaCont|Add0~33_sumout ;
wire \vga_module|vgaCont|x[3]~DUPLICATE_q ;
wire \vga_module|vgaCont|Add0~34 ;
wire \vga_module|vgaCont|Add0~37_sumout ;
wire \vga_module|vgaCont|x[4]~DUPLICATE_q ;
wire \vga_module|vgaCont|Add0~38 ;
wire \vga_module|vgaCont|Add0~5_sumout ;
wire \vga_module|vgaCont|x[5]~DUPLICATE_q ;
wire \vga_module|vgaCont|Add0~6 ;
wire \vga_module|vgaCont|Add0~9_sumout ;
wire \vga_module|vgaCont|hsync~0_combout ;
wire \vga_module|vgaCont|Add1~25_sumout ;
wire \vga_module|vgaCont|Add1~2 ;
wire \vga_module|vgaCont|Add1~29_sumout ;
wire \vga_module|vgaCont|y[2]~DUPLICATE_q ;
wire \vga_module|vgaCont|Add1~30 ;
wire \vga_module|vgaCont|Add1~33_sumout ;
wire \vga_module|vgaCont|y[3]~DUPLICATE_q ;
wire \vga_module|vgaCont|Add1~34 ;
wire \vga_module|vgaCont|Add1~37_sumout ;
wire \vga_module|vgaCont|Add1~38 ;
wire \vga_module|vgaCont|Add1~9_sumout ;
wire \vga_module|vgaCont|Add1~10 ;
wire \vga_module|vgaCont|Add1~13_sumout ;
wire \vga_module|vgaCont|Add1~14 ;
wire \vga_module|vgaCont|Add1~17_sumout ;
wire \vga_module|vgaCont|Add1~18 ;
wire \vga_module|vgaCont|Add1~21_sumout ;
wire \vga_module|vgaCont|Add1~22 ;
wire \vga_module|vgaCont|Add1~5_sumout ;
wire \vga_module|vgaCont|Equal1~0_combout ;
wire \vga_module|vgaCont|Equal1~1_combout ;
wire \vga_module|vgaCont|Add1~26 ;
wire \vga_module|vgaCont|Add1~1_sumout ;
wire \vga_module|vgaCont|vsync~0_combout ;
wire \vga_module|vgaCont|vsync~1_combout ;
wire \vga_module|vgaCont|vsync~2_combout ;
wire \vga_module|vgaCont|sync_b~combout ;
wire \vga_module|vgaCont|blank_b~0_combout ;
wire \vga_module|videoGen|Add1~6 ;
wire \vga_module|videoGen|Add1~10 ;
wire \vga_module|videoGen|Add1~14 ;
wire \vga_module|videoGen|Add1~18 ;
wire \vga_module|videoGen|Add1~22 ;
wire \vga_module|videoGen|Add1~26 ;
wire \vga_module|videoGen|Add1~30 ;
wire \vga_module|videoGen|Add1~34 ;
wire \vga_module|videoGen|Add1~38 ;
wire \vga_module|videoGen|Add1~42 ;
wire \vga_module|videoGen|Add1~1_sumout ;
wire \vga_module|videoGen|Add0~42_cout ;
wire \vga_module|videoGen|Add0~1_sumout ;
wire \vga_module|videoGen|Add0~2 ;
wire \vga_module|videoGen|Add0~5_sumout ;
wire \vga_module|videoGen|Add0~6 ;
wire \vga_module|videoGen|Add0~9_sumout ;
wire \vga_module|videoGen|Add0~10 ;
wire \vga_module|videoGen|Add0~13_sumout ;
wire \vga_module|videoGen|Add0~14 ;
wire \vga_module|videoGen|Add0~17_sumout ;
wire \vga_module|videoGen|Add0~18 ;
wire \vga_module|videoGen|Add0~21_sumout ;
wire \vga_module|videoGen|Add0~22 ;
wire \vga_module|videoGen|Add0~25_sumout ;
wire \vga_module|videoGen|Add0~26 ;
wire \vga_module|videoGen|Add0~29_sumout ;
wire \vga_module|videoGen|Add0~30 ;
wire \vga_module|videoGen|Add0~33_sumout ;
wire \vga_module|videoGen|Add0~34 ;
wire \vga_module|videoGen|Add0~37_sumout ;
wire \vga_module|videoGen|Mult0~24 ;
wire \vga_module|videoGen|Mult0~23 ;
wire \vga_module|videoGen|Mult0~22 ;
wire \vga_module|videoGen|Mult0~21 ;
wire \vga_module|videoGen|Mult0~20 ;
wire \vga_module|videoGen|Mult0~19 ;
wire \vga_module|videoGen|Mult0~18 ;
wire \vga_module|videoGen|Add1~41_sumout ;
wire \vga_module|videoGen|Mult0~17 ;
wire \vga_module|videoGen|Add1~37_sumout ;
wire \vga_module|videoGen|Mult0~16 ;
wire \vga_module|videoGen|Add1~33_sumout ;
wire \vga_module|videoGen|Mult0~15 ;
wire \vga_module|videoGen|Add1~29_sumout ;
wire \vga_module|videoGen|Mult0~14 ;
wire \vga_module|videoGen|Mult0~13 ;
wire \vga_module|videoGen|Add1~25_sumout ;
wire \vga_module|videoGen|Add1~21_sumout ;
wire \vga_module|videoGen|Mult0~12 ;
wire \vga_module|videoGen|Add1~17_sumout ;
wire \vga_module|videoGen|Mult0~11 ;
wire \vga_module|videoGen|Add1~13_sumout ;
wire \vga_module|videoGen|Mult0~10 ;
wire \vga_module|videoGen|Mult0~9 ;
wire \vga_module|videoGen|Add1~9_sumout ;
wire \vga_module|videoGen|Add1~5_sumout ;
wire \vga_module|videoGen|Mult0~8_resulta ;
wire \vga_module|videoGen|Add2~22 ;
wire \vga_module|videoGen|Add2~26 ;
wire \vga_module|videoGen|Add2~30 ;
wire \vga_module|videoGen|Add2~34 ;
wire \vga_module|videoGen|Add2~38 ;
wire \vga_module|videoGen|Add2~42 ;
wire \vga_module|videoGen|Add2~46 ;
wire \vga_module|videoGen|Add2~50 ;
wire \vga_module|videoGen|Add2~54 ;
wire \vga_module|videoGen|Add2~58 ;
wire \vga_module|videoGen|Add2~62 ;
wire \vga_module|videoGen|Add2~66 ;
wire \vga_module|videoGen|Add2~70 ;
wire \vga_module|videoGen|Add2~10 ;
wire \vga_module|videoGen|Add2~14 ;
wire \vga_module|videoGen|Add2~18 ;
wire \vga_module|videoGen|Add2~1_sumout ;
wire \vga_module|videoGen|LessThan2~0_combout ;
wire \vga_module|videoGen|LessThan2~1_combout ;
wire \vga_module|videoGen|LessThan0~0_combout ;
wire \vga_module|videoGen|LessThan1~0_combout ;
wire \vga_module|videoGen|LessThan0~1_combout ;
wire \vga_module|videoGen|LessThan3~0_combout ;
wire \vga_module|videoGen|LessThan3~1_combout ;
wire \vga_module|videoGen|always0~0_combout ;
wire \vga_module|videoGen|Add2~17_sumout ;
wire \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ;
wire \vga_module|videoGen|Add2~13_sumout ;
wire \vga_module|videoGen|Mult0~25 ;
wire \vga_module|videoGen|Add2~2 ;
wire \vga_module|videoGen|Add2~5_sumout ;
wire \vga_module|videoGen|Add2~9_sumout ;
wire \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ;
wire \~GND~combout ;
wire \vga_module|videoGen|Add2~21_sumout ;
wire \vga_module|videoGen|Add2~25_sumout ;
wire \vga_module|videoGen|Add2~29_sumout ;
wire \vga_module|videoGen|Add2~33_sumout ;
wire \vga_module|videoGen|Add2~37_sumout ;
wire \vga_module|videoGen|Add2~41_sumout ;
wire \vga_module|videoGen|Add2~45_sumout ;
wire \vga_module|videoGen|Add2~49_sumout ;
wire \vga_module|videoGen|Add2~53_sumout ;
wire \vga_module|videoGen|Add2~57_sumout ;
wire \vga_module|videoGen|Add2~61_sumout ;
wire \vga_module|videoGen|Add2~65_sumout ;
wire \vga_module|videoGen|Add2~69_sumout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_module|videoGen|r~9_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \vga_module|videoGen|r~7_combout ;
wire \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_module|videoGen|r~8_combout ;
wire \vga_module|videoGen|r~10_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \vga_module|videoGen|r~0_combout ;
wire \mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ;
wire \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ;
wire \vga_module|videoGen|r~1_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \vga_module|videoGen|r~4_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \vga_module|videoGen|r~2_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \vga_module|videoGen|r~5_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \vga_module|videoGen|r~3_combout ;
wire \vga_module|videoGen|r~6_combout ;
wire \vga_module|videoGen|r~11_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \vga_module|videoGen|r~14_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \vga_module|videoGen|r~13_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \vga_module|videoGen|r~15_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \vga_module|videoGen|r~16_combout ;
wire \vga_module|videoGen|r~17_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \vga_module|videoGen|r~12_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_module|videoGen|r~20_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_module|videoGen|r~19_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \vga_module|videoGen|r~18_combout ;
wire \vga_module|videoGen|r~21_combout ;
wire \vga_module|videoGen|r~22_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_module|videoGen|r~23_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_module|videoGen|r~31_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_module|videoGen|r~30_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \vga_module|videoGen|r~29_combout ;
wire \vga_module|videoGen|r~32_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \vga_module|videoGen|r~24_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \vga_module|videoGen|r~26_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \vga_module|videoGen|r~27_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \vga_module|videoGen|r~25_combout ;
wire \vga_module|videoGen|r~28_combout ;
wire \vga_module|videoGen|r~33_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_module|videoGen|r~41_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_module|videoGen|r~42_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \vga_module|videoGen|r~40_combout ;
wire \vga_module|videoGen|r~43_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \vga_module|videoGen|r~35_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \vga_module|videoGen|r~37_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \vga_module|videoGen|r~36_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \vga_module|videoGen|r~38_combout ;
wire \vga_module|videoGen|r~39_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \vga_module|videoGen|r~34_combout ;
wire \vga_module|videoGen|r~44_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_module|videoGen|r~53_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \vga_module|videoGen|r~51_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_module|videoGen|r~52_combout ;
wire \vga_module|videoGen|r~54_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \vga_module|videoGen|r~49_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \vga_module|videoGen|r~46_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \vga_module|videoGen|r~48_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \vga_module|videoGen|r~47_combout ;
wire \vga_module|videoGen|r~50_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \vga_module|videoGen|r~45_combout ;
wire \vga_module|videoGen|r~55_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_module|videoGen|r~63_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_module|videoGen|r~64_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \vga_module|videoGen|r~62_combout ;
wire \vga_module|videoGen|r~65_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \vga_module|videoGen|r~59_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \vga_module|videoGen|r~60_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \vga_module|videoGen|r~58_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \vga_module|videoGen|r~57_combout ;
wire \vga_module|videoGen|r~61_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_module|videoGen|r~56_combout ;
wire \vga_module|videoGen|r~66_combout ;
wire \vga_module|videoGen|r[5]~feeder_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \vga_module|videoGen|r~67_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \vga_module|videoGen|r~70_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \vga_module|videoGen|r~71_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \vga_module|videoGen|r~69_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \vga_module|videoGen|r~68_combout ;
wire \vga_module|videoGen|r~72_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \vga_module|videoGen|r~73_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_module|videoGen|r~74_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_module|videoGen|r~75_combout ;
wire \vga_module|videoGen|r~76_combout ;
wire \vga_module|videoGen|r~77_combout ;
wire \vga_module|videoGen|r[6]~feeder_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_module|videoGen|r~86_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_module|videoGen|r~85_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \vga_module|videoGen|r~84_combout ;
wire \vga_module|videoGen|r~87_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_module|videoGen|r~78_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \vga_module|videoGen|r~82_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \vga_module|videoGen|r~79_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \vga_module|videoGen|r~81_combout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \vga_module|videoGen|r~80_combout ;
wire \vga_module|videoGen|r~83_combout ;
wire \vga_module|videoGen|r~88_combout ;
wire \vga_module|videoGen|g[5]~feeder_combout ;
wire \vga_module|videoGen|b[1]~feeder_combout ;
wire \vga_module|videoGen|b[6]~feeder_combout ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w ;
wire [5:0] \mem|altsyncram_component|auto_generated|out_address_reg_a ;
wire [9:0] \vga_module|vgaCont|x ;
wire [17:0] \vga_module|videoGen|address ;
wire [9:0] \vga_module|vgaCont|y ;
wire [7:0] \vga_module|videoGen|r ;
wire [7:0] \vga_module|videoGen|g ;
wire [7:0] \vga_module|videoGen|b ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w ;
wire [5:0] \mem|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w ;
wire [3:0] \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w ;

wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [63:0] \vga_module|videoGen|Mult0~8_RESULTA_bus ;

assign \mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_module|videoGen|Mult0~8_resulta  = \vga_module|videoGen|Mult0~8_RESULTA_bus [0];
assign \vga_module|videoGen|Mult0~9  = \vga_module|videoGen|Mult0~8_RESULTA_bus [1];
assign \vga_module|videoGen|Mult0~10  = \vga_module|videoGen|Mult0~8_RESULTA_bus [2];
assign \vga_module|videoGen|Mult0~11  = \vga_module|videoGen|Mult0~8_RESULTA_bus [3];
assign \vga_module|videoGen|Mult0~12  = \vga_module|videoGen|Mult0~8_RESULTA_bus [4];
assign \vga_module|videoGen|Mult0~13  = \vga_module|videoGen|Mult0~8_RESULTA_bus [5];
assign \vga_module|videoGen|Mult0~14  = \vga_module|videoGen|Mult0~8_RESULTA_bus [6];
assign \vga_module|videoGen|Mult0~15  = \vga_module|videoGen|Mult0~8_RESULTA_bus [7];
assign \vga_module|videoGen|Mult0~16  = \vga_module|videoGen|Mult0~8_RESULTA_bus [8];
assign \vga_module|videoGen|Mult0~17  = \vga_module|videoGen|Mult0~8_RESULTA_bus [9];
assign \vga_module|videoGen|Mult0~18  = \vga_module|videoGen|Mult0~8_RESULTA_bus [10];
assign \vga_module|videoGen|Mult0~19  = \vga_module|videoGen|Mult0~8_RESULTA_bus [11];
assign \vga_module|videoGen|Mult0~20  = \vga_module|videoGen|Mult0~8_RESULTA_bus [12];
assign \vga_module|videoGen|Mult0~21  = \vga_module|videoGen|Mult0~8_RESULTA_bus [13];
assign \vga_module|videoGen|Mult0~22  = \vga_module|videoGen|Mult0~8_RESULTA_bus [14];
assign \vga_module|videoGen|Mult0~23  = \vga_module|videoGen|Mult0~8_RESULTA_bus [15];
assign \vga_module|videoGen|Mult0~24  = \vga_module|videoGen|Mult0~8_RESULTA_bus [16];
assign \vga_module|videoGen|Mult0~25  = \vga_module|videoGen|Mult0~8_RESULTA_bus [17];
assign \vga_module|videoGen|Mult0~26  = \vga_module|videoGen|Mult0~8_RESULTA_bus [18];
assign \vga_module|videoGen|Mult0~27  = \vga_module|videoGen|Mult0~8_RESULTA_bus [19];
assign \vga_module|videoGen|Mult0~28  = \vga_module|videoGen|Mult0~8_RESULTA_bus [20];
assign \vga_module|videoGen|Mult0~29  = \vga_module|videoGen|Mult0~8_RESULTA_bus [21];
assign \vga_module|videoGen|Mult0~30  = \vga_module|videoGen|Mult0~8_RESULTA_bus [22];
assign \vga_module|videoGen|Mult0~31  = \vga_module|videoGen|Mult0~8_RESULTA_bus [23];
assign \vga_module|videoGen|Mult0~32  = \vga_module|videoGen|Mult0~8_RESULTA_bus [24];
assign \vga_module|videoGen|Mult0~33  = \vga_module|videoGen|Mult0~8_RESULTA_bus [25];
assign \vga_module|videoGen|Mult0~34  = \vga_module|videoGen|Mult0~8_RESULTA_bus [26];
assign \vga_module|videoGen|Mult0~35  = \vga_module|videoGen|Mult0~8_RESULTA_bus [27];
assign \vga_module|videoGen|Mult0~36  = \vga_module|videoGen|Mult0~8_RESULTA_bus [28];
assign \vga_module|videoGen|Mult0~37  = \vga_module|videoGen|Mult0~8_RESULTA_bus [29];
assign \vga_module|videoGen|Mult0~38  = \vga_module|videoGen|Mult0~8_RESULTA_bus [30];
assign \vga_module|videoGen|Mult0~39  = \vga_module|videoGen|Mult0~8_RESULTA_bus [31];
assign \vga_module|videoGen|Mult0~40  = \vga_module|videoGen|Mult0~8_RESULTA_bus [32];
assign \vga_module|videoGen|Mult0~41  = \vga_module|videoGen|Mult0~8_RESULTA_bus [33];
assign \vga_module|videoGen|Mult0~42  = \vga_module|videoGen|Mult0~8_RESULTA_bus [34];
assign \vga_module|videoGen|Mult0~43  = \vga_module|videoGen|Mult0~8_RESULTA_bus [35];
assign \vga_module|videoGen|Mult0~44  = \vga_module|videoGen|Mult0~8_RESULTA_bus [36];
assign \vga_module|videoGen|Mult0~45  = \vga_module|videoGen|Mult0~8_RESULTA_bus [37];
assign \vga_module|videoGen|Mult0~46  = \vga_module|videoGen|Mult0~8_RESULTA_bus [38];
assign \vga_module|videoGen|Mult0~47  = \vga_module|videoGen|Mult0~8_RESULTA_bus [39];
assign \vga_module|videoGen|Mult0~48  = \vga_module|videoGen|Mult0~8_RESULTA_bus [40];
assign \vga_module|videoGen|Mult0~49  = \vga_module|videoGen|Mult0~8_RESULTA_bus [41];
assign \vga_module|videoGen|Mult0~50  = \vga_module|videoGen|Mult0~8_RESULTA_bus [42];
assign \vga_module|videoGen|Mult0~51  = \vga_module|videoGen|Mult0~8_RESULTA_bus [43];
assign \vga_module|videoGen|Mult0~52  = \vga_module|videoGen|Mult0~8_RESULTA_bus [44];
assign \vga_module|videoGen|Mult0~53  = \vga_module|videoGen|Mult0~8_RESULTA_bus [45];
assign \vga_module|videoGen|Mult0~54  = \vga_module|videoGen|Mult0~8_RESULTA_bus [46];
assign \vga_module|videoGen|Mult0~55  = \vga_module|videoGen|Mult0~8_RESULTA_bus [47];
assign \vga_module|videoGen|Mult0~56  = \vga_module|videoGen|Mult0~8_RESULTA_bus [48];
assign \vga_module|videoGen|Mult0~57  = \vga_module|videoGen|Mult0~8_RESULTA_bus [49];
assign \vga_module|videoGen|Mult0~58  = \vga_module|videoGen|Mult0~8_RESULTA_bus [50];
assign \vga_module|videoGen|Mult0~59  = \vga_module|videoGen|Mult0~8_RESULTA_bus [51];
assign \vga_module|videoGen|Mult0~60  = \vga_module|videoGen|Mult0~8_RESULTA_bus [52];
assign \vga_module|videoGen|Mult0~61  = \vga_module|videoGen|Mult0~8_RESULTA_bus [53];
assign \vga_module|videoGen|Mult0~62  = \vga_module|videoGen|Mult0~8_RESULTA_bus [54];
assign \vga_module|videoGen|Mult0~63  = \vga_module|videoGen|Mult0~8_RESULTA_bus [55];
assign \vga_module|videoGen|Mult0~64  = \vga_module|videoGen|Mult0~8_RESULTA_bus [56];
assign \vga_module|videoGen|Mult0~65  = \vga_module|videoGen|Mult0~8_RESULTA_bus [57];
assign \vga_module|videoGen|Mult0~66  = \vga_module|videoGen|Mult0~8_RESULTA_bus [58];
assign \vga_module|videoGen|Mult0~67  = \vga_module|videoGen|Mult0~8_RESULTA_bus [59];
assign \vga_module|videoGen|Mult0~68  = \vga_module|videoGen|Mult0~8_RESULTA_bus [60];
assign \vga_module|videoGen|Mult0~69  = \vga_module|videoGen|Mult0~8_RESULTA_bus [61];
assign \vga_module|videoGen|Mult0~70  = \vga_module|videoGen|Mult0~8_RESULTA_bus [62];
assign \vga_module|videoGen|Mult0~71  = \vga_module|videoGen|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\vga_module|vgapll|toggle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \hsync~output (
	.i(!\vga_module|vgaCont|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vsync~output (
	.i(!\vga_module|vgaCont|vsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \sync_b~output (
	.i(!\vga_module|vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \blank_b~output (
	.i(\vga_module|vgaCont|blank_b~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \r[0]~output (
	.i(\vga_module|videoGen|r [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
defparam \r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \r[1]~output (
	.i(\vga_module|videoGen|r [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
defparam \r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \r[2]~output (
	.i(\vga_module|videoGen|r [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
defparam \r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \r[3]~output (
	.i(\vga_module|videoGen|r [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
defparam \r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \r[4]~output (
	.i(\vga_module|videoGen|r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
defparam \r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \r[5]~output (
	.i(\vga_module|videoGen|r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
defparam \r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \r[6]~output (
	.i(\vga_module|videoGen|r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
defparam \r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \r[7]~output (
	.i(\vga_module|videoGen|r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
defparam \r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \g[0]~output (
	.i(\vga_module|videoGen|g [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
defparam \g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \g[1]~output (
	.i(\vga_module|videoGen|g [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
defparam \g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \g[2]~output (
	.i(\vga_module|videoGen|g [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
defparam \g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \g[3]~output (
	.i(\vga_module|videoGen|g [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
defparam \g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \g[4]~output (
	.i(\vga_module|videoGen|g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
defparam \g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \g[5]~output (
	.i(\vga_module|videoGen|g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
defparam \g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \g[6]~output (
	.i(\vga_module|videoGen|g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
defparam \g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \g[7]~output (
	.i(\vga_module|videoGen|g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
defparam \g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \b[0]~output (
	.i(\vga_module|videoGen|b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
defparam \b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \b[1]~output (
	.i(\vga_module|videoGen|b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
defparam \b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \b[2]~output (
	.i(\vga_module|videoGen|b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
defparam \b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \b[3]~output (
	.i(\vga_module|videoGen|b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
defparam \b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \b[4]~output (
	.i(\vga_module|videoGen|b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
defparam \b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \b[5]~output (
	.i(\vga_module|videoGen|b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
defparam \b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \b[6]~output (
	.i(\vga_module|videoGen|b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
defparam \b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \b[7]~output (
	.i(\vga_module|videoGen|b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
defparam \b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N33
cyclonev_lcell_comb \vga_module|vgapll|toggle~0 (
// Equation(s):
// \vga_module|vgapll|toggle~0_combout  = ( !\vga_module|vgapll|toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module|vgapll|toggle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgapll|toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgapll|toggle~0 .extended_lut = "off";
defparam \vga_module|vgapll|toggle~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_module|vgapll|toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N38
dffeas \vga_module|vgapll|toggle (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga_module|vgapll|toggle~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgapll|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgapll|toggle .is_wysiwyg = "true";
defparam \vga_module|vgapll|toggle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N30
cyclonev_lcell_comb \vga_module|vgaCont|Add0~21 (
// Equation(s):
// \vga_module|vgaCont|Add0~21_sumout  = SUM(( \vga_module|vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vga_module|vgaCont|Add0~22  = CARRY(( \vga_module|vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~21_sumout ),
	.cout(\vga_module|vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~21 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module|vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N50
dffeas \vga_module|vgaCont|x[9] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[9] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N48
cyclonev_lcell_comb \vga_module|vgaCont|Add0~9 (
// Equation(s):
// \vga_module|vgaCont|Add0~9_sumout  = SUM(( \vga_module|vgaCont|x [6] ) + ( GND ) + ( \vga_module|vgaCont|Add0~6  ))
// \vga_module|vgaCont|Add0~10  = CARRY(( \vga_module|vgaCont|x [6] ) + ( GND ) + ( \vga_module|vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|vgaCont|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~9_sumout ),
	.cout(\vga_module|vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~9 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_module|vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N51
cyclonev_lcell_comb \vga_module|vgaCont|Add0~13 (
// Equation(s):
// \vga_module|vgaCont|Add0~13_sumout  = SUM(( \vga_module|vgaCont|x[7]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~10  ))
// \vga_module|vgaCont|Add0~14  = CARRY(( \vga_module|vgaCont|x[7]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~13_sumout ),
	.cout(\vga_module|vgaCont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~13 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N41
dffeas \vga_module|vgaCont|x[7]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N54
cyclonev_lcell_comb \vga_module|vgaCont|Add0~17 (
// Equation(s):
// \vga_module|vgaCont|Add0~17_sumout  = SUM(( \vga_module|vgaCont|x [8] ) + ( GND ) + ( \vga_module|vgaCont|Add0~14  ))
// \vga_module|vgaCont|Add0~18  = CARRY(( \vga_module|vgaCont|x [8] ) + ( GND ) + ( \vga_module|vgaCont|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~17_sumout ),
	.cout(\vga_module|vgaCont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~17 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N47
dffeas \vga_module|vgaCont|x[8] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[8] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N57
cyclonev_lcell_comb \vga_module|vgaCont|Add0~1 (
// Equation(s):
// \vga_module|vgaCont|Add0~1_sumout  = SUM(( \vga_module|vgaCont|x [9] ) + ( GND ) + ( \vga_module|vgaCont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~1 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N0
cyclonev_lcell_comb \vga_module|vgaCont|Equal0~0 (
// Equation(s):
// \vga_module|vgaCont|Equal0~0_combout  = ( !\vga_module|vgaCont|Add0~29_sumout  & ( !\vga_module|vgaCont|Add0~37_sumout  & ( (!\vga_module|vgaCont|Add0~33_sumout  & (!\vga_module|vgaCont|Add0~25_sumout  & !\vga_module|vgaCont|Add0~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|Add0~33_sumout ),
	.datac(!\vga_module|vgaCont|Add0~25_sumout ),
	.datad(!\vga_module|vgaCont|Add0~21_sumout ),
	.datae(!\vga_module|vgaCont|Add0~29_sumout ),
	.dataf(!\vga_module|vgaCont|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Equal0~0 .extended_lut = "off";
defparam \vga_module|vgaCont|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \vga_module|vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N54
cyclonev_lcell_comb \vga_module|vgaCont|Equal0~1 (
// Equation(s):
// \vga_module|vgaCont|Equal0~1_combout  = ( !\vga_module|vgaCont|Add0~9_sumout  & ( \vga_module|vgaCont|Add0~5_sumout  & ( (\vga_module|vgaCont|Add0~1_sumout  & (!\vga_module|vgaCont|Add0~13_sumout  & (\vga_module|vgaCont|Add0~17_sumout  & 
// \vga_module|vgaCont|Equal0~0_combout ))) ) ) )

	.dataa(!\vga_module|vgaCont|Add0~1_sumout ),
	.datab(!\vga_module|vgaCont|Add0~13_sumout ),
	.datac(!\vga_module|vgaCont|Add0~17_sumout ),
	.datad(!\vga_module|vgaCont|Equal0~0_combout ),
	.datae(!\vga_module|vgaCont|Add0~9_sumout ),
	.dataf(!\vga_module|vgaCont|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Equal0~1 .extended_lut = "off";
defparam \vga_module|vgaCont|Equal0~1 .lut_mask = 64'h0000000000040000;
defparam \vga_module|vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N23
dffeas \vga_module|vgaCont|x[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[0] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N33
cyclonev_lcell_comb \vga_module|vgaCont|Add0~25 (
// Equation(s):
// \vga_module|vgaCont|Add0~25_sumout  = SUM(( \vga_module|vgaCont|x [1] ) + ( GND ) + ( \vga_module|vgaCont|Add0~22  ))
// \vga_module|vgaCont|Add0~26  = CARRY(( \vga_module|vgaCont|x [1] ) + ( GND ) + ( \vga_module|vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~25_sumout ),
	.cout(\vga_module|vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~25 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N29
dffeas \vga_module|vgaCont|x[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[1] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N36
cyclonev_lcell_comb \vga_module|vgaCont|Add0~29 (
// Equation(s):
// \vga_module|vgaCont|Add0~29_sumout  = SUM(( \vga_module|vgaCont|x [2] ) + ( GND ) + ( \vga_module|vgaCont|Add0~26  ))
// \vga_module|vgaCont|Add0~30  = CARRY(( \vga_module|vgaCont|x [2] ) + ( GND ) + ( \vga_module|vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~29_sumout ),
	.cout(\vga_module|vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~29 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N38
dffeas \vga_module|vgaCont|x[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[2] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N39
cyclonev_lcell_comb \vga_module|vgaCont|Add0~33 (
// Equation(s):
// \vga_module|vgaCont|Add0~33_sumout  = SUM(( \vga_module|vgaCont|x[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~30  ))
// \vga_module|vgaCont|Add0~34  = CARRY(( \vga_module|vgaCont|x[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~33_sumout ),
	.cout(\vga_module|vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~33 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N53
dffeas \vga_module|vgaCont|x[3]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N42
cyclonev_lcell_comb \vga_module|vgaCont|Add0~37 (
// Equation(s):
// \vga_module|vgaCont|Add0~37_sumout  = SUM(( \vga_module|vgaCont|x[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~34  ))
// \vga_module|vgaCont|Add0~38  = CARRY(( \vga_module|vgaCont|x[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~37_sumout ),
	.cout(\vga_module|vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~37 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N44
dffeas \vga_module|vgaCont|x[4]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N45
cyclonev_lcell_comb \vga_module|vgaCont|Add0~5 (
// Equation(s):
// \vga_module|vgaCont|Add0~5_sumout  = SUM(( \vga_module|vgaCont|x[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~38  ))
// \vga_module|vgaCont|Add0~6  = CARRY(( \vga_module|vgaCont|x[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add0~38  ))

	.dataa(!\vga_module|vgaCont|x[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add0~5_sumout ),
	.cout(\vga_module|vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add0~5 .extended_lut = "off";
defparam \vga_module|vgaCont|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module|vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N59
dffeas \vga_module|vgaCont|x[5]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y14_N56
dffeas \vga_module|vgaCont|x[6] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[6] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y14_N58
dffeas \vga_module|vgaCont|x[5] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[5] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N45
cyclonev_lcell_comb \vga_module|vgaCont|hsync~0 (
// Equation(s):
// \vga_module|vgaCont|hsync~0_combout  = ( \vga_module|vgaCont|x [8] & ( \vga_module|vgaCont|x [9] ) ) # ( !\vga_module|vgaCont|x [8] & ( \vga_module|vgaCont|x [9] & ( (!\vga_module|vgaCont|x[7]~DUPLICATE_q ) # ((!\vga_module|vgaCont|x [6] & 
// (!\vga_module|vgaCont|x [5] & !\vga_module|vgaCont|x[4]~DUPLICATE_q )) # (\vga_module|vgaCont|x [6] & (\vga_module|vgaCont|x [5] & \vga_module|vgaCont|x[4]~DUPLICATE_q ))) ) ) ) # ( \vga_module|vgaCont|x [8] & ( !\vga_module|vgaCont|x [9] ) ) # ( 
// !\vga_module|vgaCont|x [8] & ( !\vga_module|vgaCont|x [9] ) )

	.dataa(!\vga_module|vgaCont|x [6]),
	.datab(!\vga_module|vgaCont|x[7]~DUPLICATE_q ),
	.datac(!\vga_module|vgaCont|x [5]),
	.datad(!\vga_module|vgaCont|x[4]~DUPLICATE_q ),
	.datae(!\vga_module|vgaCont|x [8]),
	.dataf(!\vga_module|vgaCont|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|hsync~0 .extended_lut = "off";
defparam \vga_module|vgaCont|hsync~0 .lut_mask = 64'hFFFFFFFFECCDFFFF;
defparam \vga_module|vgaCont|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N30
cyclonev_lcell_comb \vga_module|vgaCont|Add1~25 (
// Equation(s):
// \vga_module|vgaCont|Add1~25_sumout  = SUM(( \vga_module|vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vga_module|vgaCont|Add1~26  = CARRY(( \vga_module|vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~25_sumout ),
	.cout(\vga_module|vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~25 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module|vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N23
dffeas \vga_module|vgaCont|y[7] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[7] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N33
cyclonev_lcell_comb \vga_module|vgaCont|Add1~1 (
// Equation(s):
// \vga_module|vgaCont|Add1~1_sumout  = SUM(( \vga_module|vgaCont|y [1] ) + ( GND ) + ( \vga_module|vgaCont|Add1~26  ))
// \vga_module|vgaCont|Add1~2  = CARRY(( \vga_module|vgaCont|y [1] ) + ( GND ) + ( \vga_module|vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~1_sumout ),
	.cout(\vga_module|vgaCont|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~1 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N36
cyclonev_lcell_comb \vga_module|vgaCont|Add1~29 (
// Equation(s):
// \vga_module|vgaCont|Add1~29_sumout  = SUM(( \vga_module|vgaCont|y[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add1~2  ))
// \vga_module|vgaCont|Add1~30  = CARRY(( \vga_module|vgaCont|y[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add1~2  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|y[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~29_sumout ),
	.cout(\vga_module|vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~29 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module|vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N34
dffeas \vga_module|vgaCont|y[2]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N39
cyclonev_lcell_comb \vga_module|vgaCont|Add1~33 (
// Equation(s):
// \vga_module|vgaCont|Add1~33_sumout  = SUM(( \vga_module|vgaCont|y[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add1~30  ))
// \vga_module|vgaCont|Add1~34  = CARRY(( \vga_module|vgaCont|y[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_module|vgaCont|Add1~30  ))

	.dataa(!\vga_module|vgaCont|y[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~33_sumout ),
	.cout(\vga_module|vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~33 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module|vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N37
dffeas \vga_module|vgaCont|y[3]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N42
cyclonev_lcell_comb \vga_module|vgaCont|Add1~37 (
// Equation(s):
// \vga_module|vgaCont|Add1~37_sumout  = SUM(( \vga_module|vgaCont|y [4] ) + ( GND ) + ( \vga_module|vgaCont|Add1~34  ))
// \vga_module|vgaCont|Add1~38  = CARRY(( \vga_module|vgaCont|y [4] ) + ( GND ) + ( \vga_module|vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~37_sumout ),
	.cout(\vga_module|vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~37 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module|vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N59
dffeas \vga_module|vgaCont|y[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[4] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N45
cyclonev_lcell_comb \vga_module|vgaCont|Add1~9 (
// Equation(s):
// \vga_module|vgaCont|Add1~9_sumout  = SUM(( \vga_module|vgaCont|y [5] ) + ( GND ) + ( \vga_module|vgaCont|Add1~38  ))
// \vga_module|vgaCont|Add1~10  = CARRY(( \vga_module|vgaCont|y [5] ) + ( GND ) + ( \vga_module|vgaCont|Add1~38  ))

	.dataa(!\vga_module|vgaCont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~9_sumout ),
	.cout(\vga_module|vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~9 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module|vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N41
dffeas \vga_module|vgaCont|y[5] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[5] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N48
cyclonev_lcell_comb \vga_module|vgaCont|Add1~13 (
// Equation(s):
// \vga_module|vgaCont|Add1~13_sumout  = SUM(( \vga_module|vgaCont|y [6] ) + ( GND ) + ( \vga_module|vgaCont|Add1~10  ))
// \vga_module|vgaCont|Add1~14  = CARRY(( \vga_module|vgaCont|y [6] ) + ( GND ) + ( \vga_module|vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~13_sumout ),
	.cout(\vga_module|vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~13 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module|vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N47
dffeas \vga_module|vgaCont|y[6] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[6] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N51
cyclonev_lcell_comb \vga_module|vgaCont|Add1~17 (
// Equation(s):
// \vga_module|vgaCont|Add1~17_sumout  = SUM(( \vga_module|vgaCont|y [7] ) + ( GND ) + ( \vga_module|vgaCont|Add1~14  ))
// \vga_module|vgaCont|Add1~18  = CARRY(( \vga_module|vgaCont|y [7] ) + ( GND ) + ( \vga_module|vgaCont|Add1~14  ))

	.dataa(!\vga_module|vgaCont|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~17_sumout ),
	.cout(\vga_module|vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~17 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module|vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N29
dffeas \vga_module|vgaCont|y[9] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[9] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N54
cyclonev_lcell_comb \vga_module|vgaCont|Add1~21 (
// Equation(s):
// \vga_module|vgaCont|Add1~21_sumout  = SUM(( \vga_module|vgaCont|y [8] ) + ( GND ) + ( \vga_module|vgaCont|Add1~18  ))
// \vga_module|vgaCont|Add1~22  = CARRY(( \vga_module|vgaCont|y [8] ) + ( GND ) + ( \vga_module|vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~21_sumout ),
	.cout(\vga_module|vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~21 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module|vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N56
dffeas \vga_module|vgaCont|y[8] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[8] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N57
cyclonev_lcell_comb \vga_module|vgaCont|Add1~5 (
// Equation(s):
// \vga_module|vgaCont|Add1~5_sumout  = SUM(( \vga_module|vgaCont|y [9] ) + ( GND ) + ( \vga_module|vgaCont|Add1~22  ))

	.dataa(!\vga_module|vgaCont|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|vgaCont|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Add1~5 .extended_lut = "off";
defparam \vga_module|vgaCont|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module|vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N15
cyclonev_lcell_comb \vga_module|vgaCont|Equal1~0 (
// Equation(s):
// \vga_module|vgaCont|Equal1~0_combout  = ( \vga_module|vgaCont|Add1~29_sumout  & ( \vga_module|vgaCont|Add1~25_sumout  & ( (!\vga_module|vgaCont|Add1~1_sumout  & (\vga_module|vgaCont|Add1~33_sumout  & !\vga_module|vgaCont|Add1~37_sumout )) ) ) )

	.dataa(!\vga_module|vgaCont|Add1~1_sumout ),
	.datab(!\vga_module|vgaCont|Add1~33_sumout ),
	.datac(!\vga_module|vgaCont|Add1~37_sumout ),
	.datad(gnd),
	.datae(!\vga_module|vgaCont|Add1~29_sumout ),
	.dataf(!\vga_module|vgaCont|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Equal1~0 .extended_lut = "off";
defparam \vga_module|vgaCont|Equal1~0 .lut_mask = 64'h0000000000002020;
defparam \vga_module|vgaCont|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N21
cyclonev_lcell_comb \vga_module|vgaCont|Equal1~1 (
// Equation(s):
// \vga_module|vgaCont|Equal1~1_combout  = ( !\vga_module|vgaCont|Add1~9_sumout  & ( !\vga_module|vgaCont|Add1~13_sumout  & ( (!\vga_module|vgaCont|Add1~17_sumout  & (\vga_module|vgaCont|Add1~5_sumout  & (\vga_module|vgaCont|Equal1~0_combout  & 
// !\vga_module|vgaCont|Add1~21_sumout ))) ) ) )

	.dataa(!\vga_module|vgaCont|Add1~17_sumout ),
	.datab(!\vga_module|vgaCont|Add1~5_sumout ),
	.datac(!\vga_module|vgaCont|Equal1~0_combout ),
	.datad(!\vga_module|vgaCont|Add1~21_sumout ),
	.datae(!\vga_module|vgaCont|Add1~9_sumout ),
	.dataf(!\vga_module|vgaCont|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|Equal1~1 .extended_lut = "off";
defparam \vga_module|vgaCont|Equal1~1 .lut_mask = 64'h0200000000000000;
defparam \vga_module|vgaCont|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N44
dffeas \vga_module|vgaCont|y[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[0] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N53
dffeas \vga_module|vgaCont|y[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[1] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N54
cyclonev_lcell_comb \vga_module|vgaCont|vsync~0 (
// Equation(s):
// \vga_module|vgaCont|vsync~0_combout  = (\vga_module|vgaCont|y [5] & (\vga_module|vgaCont|y [6] & (\vga_module|vgaCont|y [7] & \vga_module|vgaCont|y [8])))

	.dataa(!\vga_module|vgaCont|y [5]),
	.datab(!\vga_module|vgaCont|y [6]),
	.datac(!\vga_module|vgaCont|y [7]),
	.datad(!\vga_module|vgaCont|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|vsync~0 .extended_lut = "off";
defparam \vga_module|vgaCont|vsync~0 .lut_mask = 64'h0001000100010001;
defparam \vga_module|vgaCont|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N38
dffeas \vga_module|vgaCont|y[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[3] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N35
dffeas \vga_module|vgaCont|y[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vga_module|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|y[2] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N45
cyclonev_lcell_comb \vga_module|vgaCont|vsync~1 (
// Equation(s):
// \vga_module|vgaCont|vsync~1_combout  = ( !\vga_module|vgaCont|y [2] & ( (\vga_module|vgaCont|y [3] & (!\vga_module|vgaCont|y [4] & !\vga_module|vgaCont|y [9])) ) )

	.dataa(!\vga_module|vgaCont|y [3]),
	.datab(!\vga_module|vgaCont|y [4]),
	.datac(!\vga_module|vgaCont|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module|vgaCont|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|vsync~1 .extended_lut = "off";
defparam \vga_module|vgaCont|vsync~1 .lut_mask = 64'h4040404000000000;
defparam \vga_module|vgaCont|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N48
cyclonev_lcell_comb \vga_module|vgaCont|vsync~2 (
// Equation(s):
// \vga_module|vgaCont|vsync~2_combout  = ( \vga_module|vgaCont|vsync~1_combout  & ( (!\vga_module|vgaCont|y [1]) # (!\vga_module|vgaCont|vsync~0_combout ) ) ) # ( !\vga_module|vgaCont|vsync~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|y [1]),
	.datad(!\vga_module|vgaCont|vsync~0_combout ),
	.datae(gnd),
	.dataf(!\vga_module|vgaCont|vsync~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|vsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|vsync~2 .extended_lut = "off";
defparam \vga_module|vgaCont|vsync~2 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \vga_module|vgaCont|vsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N48
cyclonev_lcell_comb \vga_module|vgaCont|sync_b (
// Equation(s):
// \vga_module|vgaCont|sync_b~combout  = (!\vga_module|vgaCont|y [1]) # ((!\vga_module|vgaCont|vsync~0_combout ) # ((!\vga_module|vgaCont|vsync~1_combout ) # (\vga_module|vgaCont|hsync~0_combout )))

	.dataa(!\vga_module|vgaCont|y [1]),
	.datab(!\vga_module|vgaCont|vsync~0_combout ),
	.datac(!\vga_module|vgaCont|vsync~1_combout ),
	.datad(!\vga_module|vgaCont|hsync~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|sync_b .extended_lut = "off";
defparam \vga_module|vgaCont|sync_b .lut_mask = 64'hFEFFFEFFFEFFFEFF;
defparam \vga_module|vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N36
cyclonev_lcell_comb \vga_module|vgaCont|blank_b~0 (
// Equation(s):
// \vga_module|vgaCont|blank_b~0_combout  = ( !\vga_module|vgaCont|vsync~0_combout  & ( \vga_module|vgaCont|x [8] & ( (!\vga_module|vgaCont|y [9] & !\vga_module|vgaCont|x [9]) ) ) ) # ( !\vga_module|vgaCont|vsync~0_combout  & ( !\vga_module|vgaCont|x [8] & ( 
// (!\vga_module|vgaCont|y [9] & ((!\vga_module|vgaCont|x[7]~DUPLICATE_q ) # (!\vga_module|vgaCont|x [9]))) ) ) )

	.dataa(!\vga_module|vgaCont|y [9]),
	.datab(!\vga_module|vgaCont|x[7]~DUPLICATE_q ),
	.datac(!\vga_module|vgaCont|x [9]),
	.datad(gnd),
	.datae(!\vga_module|vgaCont|vsync~0_combout ),
	.dataf(!\vga_module|vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|vgaCont|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|vgaCont|blank_b~0 .extended_lut = "off";
defparam \vga_module|vgaCont|blank_b~0 .lut_mask = 64'hA8A80000A0A00000;
defparam \vga_module|vgaCont|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N0
cyclonev_lcell_comb \vga_module|videoGen|Add1~5 (
// Equation(s):
// \vga_module|videoGen|Add1~5_sumout  = SUM(( \vga_module|vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vga_module|videoGen|Add1~6  = CARRY(( \vga_module|vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~5_sumout ),
	.cout(\vga_module|videoGen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~5 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module|videoGen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N3
cyclonev_lcell_comb \vga_module|videoGen|Add1~9 (
// Equation(s):
// \vga_module|videoGen|Add1~9_sumout  = SUM(( \vga_module|vgaCont|y [1] ) + ( VCC ) + ( \vga_module|videoGen|Add1~6  ))
// \vga_module|videoGen|Add1~10  = CARRY(( \vga_module|vgaCont|y [1] ) + ( VCC ) + ( \vga_module|videoGen|Add1~6  ))

	.dataa(!\vga_module|vgaCont|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~9_sumout ),
	.cout(\vga_module|videoGen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~9 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \vga_module|videoGen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N6
cyclonev_lcell_comb \vga_module|videoGen|Add1~13 (
// Equation(s):
// \vga_module|videoGen|Add1~13_sumout  = SUM(( \vga_module|vgaCont|y[2]~DUPLICATE_q  ) + ( VCC ) + ( \vga_module|videoGen|Add1~10  ))
// \vga_module|videoGen|Add1~14  = CARRY(( \vga_module|vgaCont|y[2]~DUPLICATE_q  ) + ( VCC ) + ( \vga_module|videoGen|Add1~10  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|y[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~13_sumout ),
	.cout(\vga_module|videoGen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~13 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \vga_module|videoGen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N9
cyclonev_lcell_comb \vga_module|videoGen|Add1~17 (
// Equation(s):
// \vga_module|videoGen|Add1~17_sumout  = SUM(( \vga_module|vgaCont|y[3]~DUPLICATE_q  ) + ( VCC ) + ( \vga_module|videoGen|Add1~14  ))
// \vga_module|videoGen|Add1~18  = CARRY(( \vga_module|vgaCont|y[3]~DUPLICATE_q  ) + ( VCC ) + ( \vga_module|videoGen|Add1~14  ))

	.dataa(!\vga_module|vgaCont|y[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~17_sumout ),
	.cout(\vga_module|videoGen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~17 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~17 .lut_mask = 64'h0000000000005555;
defparam \vga_module|videoGen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N12
cyclonev_lcell_comb \vga_module|videoGen|Add1~21 (
// Equation(s):
// \vga_module|videoGen|Add1~21_sumout  = SUM(( \vga_module|vgaCont|y [4] ) + ( VCC ) + ( \vga_module|videoGen|Add1~18  ))
// \vga_module|videoGen|Add1~22  = CARRY(( \vga_module|vgaCont|y [4] ) + ( VCC ) + ( \vga_module|videoGen|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~21_sumout ),
	.cout(\vga_module|videoGen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~21 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \vga_module|videoGen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N15
cyclonev_lcell_comb \vga_module|videoGen|Add1~25 (
// Equation(s):
// \vga_module|videoGen|Add1~25_sumout  = SUM(( \vga_module|vgaCont|y [5] ) + ( VCC ) + ( \vga_module|videoGen|Add1~22  ))
// \vga_module|videoGen|Add1~26  = CARRY(( \vga_module|vgaCont|y [5] ) + ( VCC ) + ( \vga_module|videoGen|Add1~22  ))

	.dataa(!\vga_module|vgaCont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~25_sumout ),
	.cout(\vga_module|videoGen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~25 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~25 .lut_mask = 64'h0000000000005555;
defparam \vga_module|videoGen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N18
cyclonev_lcell_comb \vga_module|videoGen|Add1~29 (
// Equation(s):
// \vga_module|videoGen|Add1~29_sumout  = SUM(( \vga_module|vgaCont|y [6] ) + ( VCC ) + ( \vga_module|videoGen|Add1~26  ))
// \vga_module|videoGen|Add1~30  = CARRY(( \vga_module|vgaCont|y [6] ) + ( VCC ) + ( \vga_module|videoGen|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~29_sumout ),
	.cout(\vga_module|videoGen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~29 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module|videoGen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N21
cyclonev_lcell_comb \vga_module|videoGen|Add1~33 (
// Equation(s):
// \vga_module|videoGen|Add1~33_sumout  = SUM(( \vga_module|vgaCont|y [7] ) + ( VCC ) + ( \vga_module|videoGen|Add1~30  ))
// \vga_module|videoGen|Add1~34  = CARRY(( \vga_module|vgaCont|y [7] ) + ( VCC ) + ( \vga_module|videoGen|Add1~30  ))

	.dataa(!\vga_module|vgaCont|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~33_sumout ),
	.cout(\vga_module|videoGen|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~33 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~33 .lut_mask = 64'h0000000000005555;
defparam \vga_module|videoGen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N24
cyclonev_lcell_comb \vga_module|videoGen|Add1~37 (
// Equation(s):
// \vga_module|videoGen|Add1~37_sumout  = SUM(( \vga_module|vgaCont|y [8] ) + ( VCC ) + ( \vga_module|videoGen|Add1~34  ))
// \vga_module|videoGen|Add1~38  = CARRY(( \vga_module|vgaCont|y [8] ) + ( VCC ) + ( \vga_module|videoGen|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~37_sumout ),
	.cout(\vga_module|videoGen|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~37 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~37 .lut_mask = 64'h0000000000003333;
defparam \vga_module|videoGen|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N27
cyclonev_lcell_comb \vga_module|videoGen|Add1~41 (
// Equation(s):
// \vga_module|videoGen|Add1~41_sumout  = SUM(( \vga_module|vgaCont|y [9] ) + ( VCC ) + ( \vga_module|videoGen|Add1~38  ))
// \vga_module|videoGen|Add1~42  = CARRY(( \vga_module|vgaCont|y [9] ) + ( VCC ) + ( \vga_module|videoGen|Add1~38  ))

	.dataa(!\vga_module|vgaCont|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~41_sumout ),
	.cout(\vga_module|videoGen|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~41 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~41 .lut_mask = 64'h0000000000005555;
defparam \vga_module|videoGen|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N30
cyclonev_lcell_comb \vga_module|videoGen|Add1~1 (
// Equation(s):
// \vga_module|videoGen|Add1~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_module|videoGen|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add1~1 .extended_lut = "off";
defparam \vga_module|videoGen|Add1~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_module|videoGen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N0
cyclonev_lcell_comb \vga_module|videoGen|Add0~42 (
// Equation(s):
// \vga_module|videoGen|Add0~42_cout  = CARRY(( \vga_module|vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|vgaCont|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_module|videoGen|Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~42 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~42 .lut_mask = 64'h00000000000000FF;
defparam \vga_module|videoGen|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N3
cyclonev_lcell_comb \vga_module|videoGen|Add0~1 (
// Equation(s):
// \vga_module|videoGen|Add0~1_sumout  = SUM(( \vga_module|vgaCont|x [1] ) + ( VCC ) + ( \vga_module|videoGen|Add0~42_cout  ))
// \vga_module|videoGen|Add0~2  = CARRY(( \vga_module|vgaCont|x [1] ) + ( VCC ) + ( \vga_module|videoGen|Add0~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|vgaCont|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~1_sumout ),
	.cout(\vga_module|videoGen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~1 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_module|videoGen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N6
cyclonev_lcell_comb \vga_module|videoGen|Add0~5 (
// Equation(s):
// \vga_module|videoGen|Add0~5_sumout  = SUM(( \vga_module|vgaCont|x [2] ) + ( VCC ) + ( \vga_module|videoGen|Add0~2  ))
// \vga_module|videoGen|Add0~6  = CARRY(( \vga_module|vgaCont|x [2] ) + ( VCC ) + ( \vga_module|videoGen|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|vgaCont|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~5_sumout ),
	.cout(\vga_module|videoGen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~5 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \vga_module|videoGen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N52
dffeas \vga_module|vgaCont|x[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[3] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N9
cyclonev_lcell_comb \vga_module|videoGen|Add0~9 (
// Equation(s):
// \vga_module|videoGen|Add0~9_sumout  = SUM(( \vga_module|vgaCont|x [3] ) + ( VCC ) + ( \vga_module|videoGen|Add0~6  ))
// \vga_module|videoGen|Add0~10  = CARRY(( \vga_module|vgaCont|x [3] ) + ( VCC ) + ( \vga_module|videoGen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|vgaCont|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~9_sumout ),
	.cout(\vga_module|videoGen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~9 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \vga_module|videoGen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N43
dffeas \vga_module|vgaCont|x[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[4] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N12
cyclonev_lcell_comb \vga_module|videoGen|Add0~13 (
// Equation(s):
// \vga_module|videoGen|Add0~13_sumout  = SUM(( \vga_module|vgaCont|x [4] ) + ( VCC ) + ( \vga_module|videoGen|Add0~10  ))
// \vga_module|videoGen|Add0~14  = CARRY(( \vga_module|vgaCont|x [4] ) + ( VCC ) + ( \vga_module|videoGen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|vgaCont|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~13_sumout ),
	.cout(\vga_module|videoGen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~13 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \vga_module|videoGen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N15
cyclonev_lcell_comb \vga_module|videoGen|Add0~17 (
// Equation(s):
// \vga_module|videoGen|Add0~17_sumout  = SUM(( \vga_module|vgaCont|x[5]~DUPLICATE_q  ) + ( VCC ) + ( \vga_module|videoGen|Add0~14  ))
// \vga_module|videoGen|Add0~18  = CARRY(( \vga_module|vgaCont|x[5]~DUPLICATE_q  ) + ( VCC ) + ( \vga_module|videoGen|Add0~14  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|x[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~17_sumout ),
	.cout(\vga_module|videoGen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~17 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \vga_module|videoGen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N18
cyclonev_lcell_comb \vga_module|videoGen|Add0~21 (
// Equation(s):
// \vga_module|videoGen|Add0~21_sumout  = SUM(( \vga_module|vgaCont|x [6] ) + ( VCC ) + ( \vga_module|videoGen|Add0~18  ))
// \vga_module|videoGen|Add0~22  = CARRY(( \vga_module|vgaCont|x [6] ) + ( VCC ) + ( \vga_module|videoGen|Add0~18  ))

	.dataa(!\vga_module|vgaCont|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~21_sumout ),
	.cout(\vga_module|videoGen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~21 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \vga_module|videoGen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y14_N40
dffeas \vga_module|vgaCont|x[7] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|vgaCont|x[7] .is_wysiwyg = "true";
defparam \vga_module|vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N21
cyclonev_lcell_comb \vga_module|videoGen|Add0~25 (
// Equation(s):
// \vga_module|videoGen|Add0~25_sumout  = SUM(( \vga_module|vgaCont|x [7] ) + ( VCC ) + ( \vga_module|videoGen|Add0~22  ))
// \vga_module|videoGen|Add0~26  = CARRY(( \vga_module|vgaCont|x [7] ) + ( VCC ) + ( \vga_module|videoGen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~25_sumout ),
	.cout(\vga_module|videoGen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~25 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module|videoGen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N24
cyclonev_lcell_comb \vga_module|videoGen|Add0~29 (
// Equation(s):
// \vga_module|videoGen|Add0~29_sumout  = SUM(( \vga_module|vgaCont|x [8] ) + ( VCC ) + ( \vga_module|videoGen|Add0~26  ))
// \vga_module|videoGen|Add0~30  = CARRY(( \vga_module|vgaCont|x [8] ) + ( VCC ) + ( \vga_module|videoGen|Add0~26  ))

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~29_sumout ),
	.cout(\vga_module|videoGen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~29 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \vga_module|videoGen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N27
cyclonev_lcell_comb \vga_module|videoGen|Add0~33 (
// Equation(s):
// \vga_module|videoGen|Add0~33_sumout  = SUM(( \vga_module|vgaCont|x [9] ) + ( VCC ) + ( \vga_module|videoGen|Add0~30  ))
// \vga_module|videoGen|Add0~34  = CARRY(( \vga_module|vgaCont|x [9] ) + ( VCC ) + ( \vga_module|videoGen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|vgaCont|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~33_sumout ),
	.cout(\vga_module|videoGen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~33 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module|videoGen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N30
cyclonev_lcell_comb \vga_module|videoGen|Add0~37 (
// Equation(s):
// \vga_module|videoGen|Add0~37_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_module|videoGen|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add0~37 .extended_lut = "off";
defparam \vga_module|videoGen|Add0~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_module|videoGen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y14_N0
cyclonev_mac \vga_module|videoGen|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.ay({\vga_module|videoGen|Add0~37_sumout ,\vga_module|videoGen|Add0~37_sumout ,\vga_module|videoGen|Add0~37_sumout ,\vga_module|videoGen|Add0~37_sumout ,\vga_module|videoGen|Add0~37_sumout ,\vga_module|videoGen|Add0~37_sumout ,\vga_module|videoGen|Add0~37_sumout ,
\vga_module|videoGen|Add0~37_sumout ,\vga_module|videoGen|Add0~33_sumout ,\vga_module|videoGen|Add0~29_sumout ,\vga_module|videoGen|Add0~25_sumout ,\vga_module|videoGen|Add0~21_sumout ,\vga_module|videoGen|Add0~17_sumout ,\vga_module|videoGen|Add0~13_sumout ,
\vga_module|videoGen|Add0~9_sumout ,\vga_module|videoGen|Add0~5_sumout ,\vga_module|videoGen|Add0~1_sumout ,!\vga_module|vgaCont|x [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga_module|videoGen|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga_module|videoGen|Mult0~8 .accumulate_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .ax_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .ax_width = 9;
defparam \vga_module|videoGen|Mult0~8 .ay_scan_in_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .ay_scan_in_width = 18;
defparam \vga_module|videoGen|Mult0~8 .ay_use_scan_in = "false";
defparam \vga_module|videoGen|Mult0~8 .az_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .bx_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .by_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .by_use_scan_in = "false";
defparam \vga_module|videoGen|Mult0~8 .bz_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .coef_a_0 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_a_1 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_a_2 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_a_3 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_a_4 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_a_5 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_a_6 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_a_7 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_0 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_1 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_2 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_3 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_4 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_5 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_6 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_b_7 = 0;
defparam \vga_module|videoGen|Mult0~8 .coef_sel_a_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .coef_sel_b_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .delay_scan_out_ay = "false";
defparam \vga_module|videoGen|Mult0~8 .delay_scan_out_by = "false";
defparam \vga_module|videoGen|Mult0~8 .enable_double_accum = "false";
defparam \vga_module|videoGen|Mult0~8 .load_const_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .load_const_value = 0;
defparam \vga_module|videoGen|Mult0~8 .mode_sub_location = 0;
defparam \vga_module|videoGen|Mult0~8 .negate_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .operand_source_max = "input";
defparam \vga_module|videoGen|Mult0~8 .operand_source_may = "input";
defparam \vga_module|videoGen|Mult0~8 .operand_source_mbx = "input";
defparam \vga_module|videoGen|Mult0~8 .operand_source_mby = "input";
defparam \vga_module|videoGen|Mult0~8 .operation_mode = "m18x18_full";
defparam \vga_module|videoGen|Mult0~8 .output_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .preadder_subtract_a = "false";
defparam \vga_module|videoGen|Mult0~8 .preadder_subtract_b = "false";
defparam \vga_module|videoGen|Mult0~8 .result_a_width = 64;
defparam \vga_module|videoGen|Mult0~8 .signed_max = "false";
defparam \vga_module|videoGen|Mult0~8 .signed_may = "false";
defparam \vga_module|videoGen|Mult0~8 .signed_mbx = "false";
defparam \vga_module|videoGen|Mult0~8 .signed_mby = "false";
defparam \vga_module|videoGen|Mult0~8 .sub_clock = "none";
defparam \vga_module|videoGen|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N0
cyclonev_lcell_comb \vga_module|videoGen|Add2~21 (
// Equation(s):
// \vga_module|videoGen|Add2~21_sumout  = SUM(( \vga_module|videoGen|Mult0~8_resulta  ) + ( \vga_module|videoGen|Add1~5_sumout  ) + ( !VCC ))
// \vga_module|videoGen|Add2~22  = CARRY(( \vga_module|videoGen|Mult0~8_resulta  ) + ( \vga_module|videoGen|Add1~5_sumout  ) + ( !VCC ))

	.dataa(!\vga_module|videoGen|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~21_sumout ),
	.cout(\vga_module|videoGen|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~21 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N3
cyclonev_lcell_comb \vga_module|videoGen|Add2~25 (
// Equation(s):
// \vga_module|videoGen|Add2~25_sumout  = SUM(( \vga_module|videoGen|Mult0~9  ) + ( \vga_module|videoGen|Add1~9_sumout  ) + ( \vga_module|videoGen|Add2~22  ))
// \vga_module|videoGen|Add2~26  = CARRY(( \vga_module|videoGen|Mult0~9  ) + ( \vga_module|videoGen|Add1~9_sumout  ) + ( \vga_module|videoGen|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|videoGen|Mult0~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|Add1~9_sumout ),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~25_sumout ),
	.cout(\vga_module|videoGen|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~25 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga_module|videoGen|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N6
cyclonev_lcell_comb \vga_module|videoGen|Add2~29 (
// Equation(s):
// \vga_module|videoGen|Add2~29_sumout  = SUM(( \vga_module|videoGen|Add1~13_sumout  ) + ( \vga_module|videoGen|Mult0~10  ) + ( \vga_module|videoGen|Add2~26  ))
// \vga_module|videoGen|Add2~30  = CARRY(( \vga_module|videoGen|Add1~13_sumout  ) + ( \vga_module|videoGen|Mult0~10  ) + ( \vga_module|videoGen|Add2~26  ))

	.dataa(gnd),
	.datab(!\vga_module|videoGen|Add1~13_sumout ),
	.datac(!\vga_module|videoGen|Mult0~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~29_sumout ),
	.cout(\vga_module|videoGen|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~29 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~29 .lut_mask = 64'h0000F0F000003333;
defparam \vga_module|videoGen|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N9
cyclonev_lcell_comb \vga_module|videoGen|Add2~33 (
// Equation(s):
// \vga_module|videoGen|Add2~33_sumout  = SUM(( \vga_module|videoGen|Mult0~11  ) + ( \vga_module|videoGen|Add1~17_sumout  ) + ( \vga_module|videoGen|Add2~30  ))
// \vga_module|videoGen|Add2~34  = CARRY(( \vga_module|videoGen|Mult0~11  ) + ( \vga_module|videoGen|Add1~17_sumout  ) + ( \vga_module|videoGen|Add2~30  ))

	.dataa(!\vga_module|videoGen|Add1~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~33_sumout ),
	.cout(\vga_module|videoGen|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~33 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~33 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N12
cyclonev_lcell_comb \vga_module|videoGen|Add2~37 (
// Equation(s):
// \vga_module|videoGen|Add2~37_sumout  = SUM(( \vga_module|videoGen|Add1~21_sumout  ) + ( \vga_module|videoGen|Mult0~12  ) + ( \vga_module|videoGen|Add2~34  ))
// \vga_module|videoGen|Add2~38  = CARRY(( \vga_module|videoGen|Add1~21_sumout  ) + ( \vga_module|videoGen|Mult0~12  ) + ( \vga_module|videoGen|Add2~34  ))

	.dataa(gnd),
	.datab(!\vga_module|videoGen|Add1~21_sumout ),
	.datac(!\vga_module|videoGen|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~37_sumout ),
	.cout(\vga_module|videoGen|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~37 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~37 .lut_mask = 64'h0000F0F000003333;
defparam \vga_module|videoGen|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N15
cyclonev_lcell_comb \vga_module|videoGen|Add2~41 (
// Equation(s):
// \vga_module|videoGen|Add2~41_sumout  = SUM(( \vga_module|videoGen|Add1~25_sumout  ) + ( \vga_module|videoGen|Mult0~13  ) + ( \vga_module|videoGen|Add2~38  ))
// \vga_module|videoGen|Add2~42  = CARRY(( \vga_module|videoGen|Add1~25_sumout  ) + ( \vga_module|videoGen|Mult0~13  ) + ( \vga_module|videoGen|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|videoGen|Mult0~13 ),
	.datad(!\vga_module|videoGen|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~41_sumout ),
	.cout(\vga_module|videoGen|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~41 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_module|videoGen|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N18
cyclonev_lcell_comb \vga_module|videoGen|Add2~45 (
// Equation(s):
// \vga_module|videoGen|Add2~45_sumout  = SUM(( \vga_module|videoGen|Mult0~14  ) + ( \vga_module|videoGen|Add1~29_sumout  ) + ( \vga_module|videoGen|Add2~42  ))
// \vga_module|videoGen|Add2~46  = CARRY(( \vga_module|videoGen|Mult0~14  ) + ( \vga_module|videoGen|Add1~29_sumout  ) + ( \vga_module|videoGen|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|videoGen|Add1~29_sumout ),
	.datad(!\vga_module|videoGen|Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~45_sumout ),
	.cout(\vga_module|videoGen|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~45 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_module|videoGen|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N21
cyclonev_lcell_comb \vga_module|videoGen|Add2~49 (
// Equation(s):
// \vga_module|videoGen|Add2~49_sumout  = SUM(( \vga_module|videoGen|Add1~33_sumout  ) + ( \vga_module|videoGen|Mult0~15  ) + ( \vga_module|videoGen|Add2~46  ))
// \vga_module|videoGen|Add2~50  = CARRY(( \vga_module|videoGen|Add1~33_sumout  ) + ( \vga_module|videoGen|Mult0~15  ) + ( \vga_module|videoGen|Add2~46  ))

	.dataa(gnd),
	.datab(!\vga_module|videoGen|Add1~33_sumout ),
	.datac(!\vga_module|videoGen|Mult0~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~49_sumout ),
	.cout(\vga_module|videoGen|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~49 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~49 .lut_mask = 64'h0000F0F000003333;
defparam \vga_module|videoGen|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N24
cyclonev_lcell_comb \vga_module|videoGen|Add2~53 (
// Equation(s):
// \vga_module|videoGen|Add2~53_sumout  = SUM(( \vga_module|videoGen|Mult0~16  ) + ( \vga_module|videoGen|Add1~37_sumout  ) + ( \vga_module|videoGen|Add2~50  ))
// \vga_module|videoGen|Add2~54  = CARRY(( \vga_module|videoGen|Mult0~16  ) + ( \vga_module|videoGen|Add1~37_sumout  ) + ( \vga_module|videoGen|Add2~50  ))

	.dataa(gnd),
	.datab(!\vga_module|videoGen|Add1~37_sumout ),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~53_sumout ),
	.cout(\vga_module|videoGen|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~53 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga_module|videoGen|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N27
cyclonev_lcell_comb \vga_module|videoGen|Add2~57 (
// Equation(s):
// \vga_module|videoGen|Add2~57_sumout  = SUM(( \vga_module|videoGen|Mult0~17  ) + ( \vga_module|videoGen|Add1~41_sumout  ) + ( \vga_module|videoGen|Add2~54  ))
// \vga_module|videoGen|Add2~58  = CARRY(( \vga_module|videoGen|Mult0~17  ) + ( \vga_module|videoGen|Add1~41_sumout  ) + ( \vga_module|videoGen|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|videoGen|Add1~41_sumout ),
	.datad(!\vga_module|videoGen|Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~57_sumout ),
	.cout(\vga_module|videoGen|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~57 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_module|videoGen|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N30
cyclonev_lcell_comb \vga_module|videoGen|Add2~61 (
// Equation(s):
// \vga_module|videoGen|Add2~61_sumout  = SUM(( \vga_module|videoGen|Mult0~18  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~58  ))
// \vga_module|videoGen|Add2~62  = CARRY(( \vga_module|videoGen|Mult0~18  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~58  ))

	.dataa(!\vga_module|videoGen|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~61_sumout ),
	.cout(\vga_module|videoGen|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~61 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N33
cyclonev_lcell_comb \vga_module|videoGen|Add2~65 (
// Equation(s):
// \vga_module|videoGen|Add2~65_sumout  = SUM(( \vga_module|videoGen|Mult0~19  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~62  ))
// \vga_module|videoGen|Add2~66  = CARRY(( \vga_module|videoGen|Mult0~19  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~62  ))

	.dataa(!\vga_module|videoGen|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~65_sumout ),
	.cout(\vga_module|videoGen|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~65 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N36
cyclonev_lcell_comb \vga_module|videoGen|Add2~69 (
// Equation(s):
// \vga_module|videoGen|Add2~69_sumout  = SUM(( \vga_module|videoGen|Mult0~20  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~66  ))
// \vga_module|videoGen|Add2~70  = CARRY(( \vga_module|videoGen|Mult0~20  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~66  ))

	.dataa(!\vga_module|videoGen|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~69_sumout ),
	.cout(\vga_module|videoGen|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~69 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N39
cyclonev_lcell_comb \vga_module|videoGen|Add2~9 (
// Equation(s):
// \vga_module|videoGen|Add2~9_sumout  = SUM(( \vga_module|videoGen|Mult0~21  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~70  ))
// \vga_module|videoGen|Add2~10  = CARRY(( \vga_module|videoGen|Mult0~21  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~70  ))

	.dataa(!\vga_module|videoGen|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~9_sumout ),
	.cout(\vga_module|videoGen|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~9 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N42
cyclonev_lcell_comb \vga_module|videoGen|Add2~13 (
// Equation(s):
// \vga_module|videoGen|Add2~13_sumout  = SUM(( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Mult0~22  ) + ( \vga_module|videoGen|Add2~10  ))
// \vga_module|videoGen|Add2~14  = CARRY(( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Mult0~22  ) + ( \vga_module|videoGen|Add2~10  ))

	.dataa(!\vga_module|videoGen|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\vga_module|videoGen|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~13_sumout ),
	.cout(\vga_module|videoGen|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~13 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \vga_module|videoGen|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N45
cyclonev_lcell_comb \vga_module|videoGen|Add2~17 (
// Equation(s):
// \vga_module|videoGen|Add2~17_sumout  = SUM(( \vga_module|videoGen|Mult0~23  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~14  ))
// \vga_module|videoGen|Add2~18  = CARRY(( \vga_module|videoGen|Mult0~23  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~14  ))

	.dataa(!\vga_module|videoGen|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~17_sumout ),
	.cout(\vga_module|videoGen|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~17 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N48
cyclonev_lcell_comb \vga_module|videoGen|Add2~1 (
// Equation(s):
// \vga_module|videoGen|Add2~1_sumout  = SUM(( \vga_module|videoGen|Mult0~24  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~18  ))
// \vga_module|videoGen|Add2~2  = CARRY(( \vga_module|videoGen|Mult0~24  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module|videoGen|Add1~1_sumout ),
	.datad(!\vga_module|videoGen|Mult0~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~1_sumout ),
	.cout(\vga_module|videoGen|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~1 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_module|videoGen|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N39
cyclonev_lcell_comb \vga_module|videoGen|LessThan2~0 (
// Equation(s):
// \vga_module|videoGen|LessThan2~0_combout  = ( !\vga_module|vgaCont|y [5] & ( (!\vga_module|vgaCont|y [7] & (!\vga_module|vgaCont|y [4] & (!\vga_module|vgaCont|y [6] & !\vga_module|vgaCont|y [8]))) ) )

	.dataa(!\vga_module|vgaCont|y [7]),
	.datab(!\vga_module|vgaCont|y [4]),
	.datac(!\vga_module|vgaCont|y [6]),
	.datad(!\vga_module|vgaCont|y [8]),
	.datae(!\vga_module|vgaCont|y [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|LessThan2~0 .extended_lut = "off";
defparam \vga_module|videoGen|LessThan2~0 .lut_mask = 64'h8000000080000000;
defparam \vga_module|videoGen|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N51
cyclonev_lcell_comb \vga_module|videoGen|LessThan2~1 (
// Equation(s):
// \vga_module|videoGen|LessThan2~1_combout  = ( \vga_module|videoGen|LessThan2~0_combout  & ( (!\vga_module|vgaCont|y [3] & (!\vga_module|vgaCont|y[2]~DUPLICATE_q  & (!\vga_module|vgaCont|y [0] & !\vga_module|vgaCont|y [1]))) ) )

	.dataa(!\vga_module|vgaCont|y [3]),
	.datab(!\vga_module|vgaCont|y[2]~DUPLICATE_q ),
	.datac(!\vga_module|vgaCont|y [0]),
	.datad(!\vga_module|vgaCont|y [1]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|LessThan2~1 .extended_lut = "off";
defparam \vga_module|videoGen|LessThan2~1 .lut_mask = 64'h0000000080008000;
defparam \vga_module|videoGen|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N18
cyclonev_lcell_comb \vga_module|videoGen|LessThan0~0 (
// Equation(s):
// \vga_module|videoGen|LessThan0~0_combout  = ( !\vga_module|vgaCont|x[3]~DUPLICATE_q  & ( !\vga_module|vgaCont|x [2] & ( (!\vga_module|vgaCont|x [1] & !\vga_module|vgaCont|x [0]) ) ) )

	.dataa(gnd),
	.datab(!\vga_module|vgaCont|x [1]),
	.datac(!\vga_module|vgaCont|x [0]),
	.datad(gnd),
	.datae(!\vga_module|vgaCont|x[3]~DUPLICATE_q ),
	.dataf(!\vga_module|vgaCont|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|LessThan0~0 .extended_lut = "off";
defparam \vga_module|videoGen|LessThan0~0 .lut_mask = 64'hC0C0000000000000;
defparam \vga_module|videoGen|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N9
cyclonev_lcell_comb \vga_module|videoGen|LessThan1~0 (
// Equation(s):
// \vga_module|videoGen|LessThan1~0_combout  = ( \vga_module|vgaCont|x[4]~DUPLICATE_q  & ( \vga_module|videoGen|LessThan0~0_combout  & ( (\vga_module|vgaCont|x [8] & (\vga_module|vgaCont|x[7]~DUPLICATE_q  & ((\vga_module|vgaCont|x[5]~DUPLICATE_q ) # 
// (\vga_module|vgaCont|x [6])))) ) ) ) # ( !\vga_module|vgaCont|x[4]~DUPLICATE_q  & ( \vga_module|videoGen|LessThan0~0_combout  & ( (\vga_module|vgaCont|x [8] & (\vga_module|vgaCont|x[7]~DUPLICATE_q  & ((\vga_module|vgaCont|x[5]~DUPLICATE_q ) # 
// (\vga_module|vgaCont|x [6])))) ) ) ) # ( \vga_module|vgaCont|x[4]~DUPLICATE_q  & ( !\vga_module|videoGen|LessThan0~0_combout  & ( (\vga_module|vgaCont|x [8] & \vga_module|vgaCont|x[7]~DUPLICATE_q ) ) ) ) # ( !\vga_module|vgaCont|x[4]~DUPLICATE_q  & ( 
// !\vga_module|videoGen|LessThan0~0_combout  & ( (\vga_module|vgaCont|x [8] & (\vga_module|vgaCont|x[7]~DUPLICATE_q  & ((\vga_module|vgaCont|x[5]~DUPLICATE_q ) # (\vga_module|vgaCont|x [6])))) ) ) )

	.dataa(!\vga_module|vgaCont|x [8]),
	.datab(!\vga_module|vgaCont|x[7]~DUPLICATE_q ),
	.datac(!\vga_module|vgaCont|x [6]),
	.datad(!\vga_module|vgaCont|x[5]~DUPLICATE_q ),
	.datae(!\vga_module|vgaCont|x[4]~DUPLICATE_q ),
	.dataf(!\vga_module|videoGen|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|LessThan1~0 .extended_lut = "off";
defparam \vga_module|videoGen|LessThan1~0 .lut_mask = 64'h0111111101110111;
defparam \vga_module|videoGen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N27
cyclonev_lcell_comb \vga_module|videoGen|LessThan0~1 (
// Equation(s):
// \vga_module|videoGen|LessThan0~1_combout  = ( !\vga_module|vgaCont|x[4]~DUPLICATE_q  & ( \vga_module|videoGen|LessThan0~0_combout  & ( (!\vga_module|vgaCont|x [8] & (!\vga_module|vgaCont|x[7]~DUPLICATE_q  & (!\vga_module|vgaCont|x [6] & 
// !\vga_module|vgaCont|x[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga_module|vgaCont|x [8]),
	.datab(!\vga_module|vgaCont|x[7]~DUPLICATE_q ),
	.datac(!\vga_module|vgaCont|x [6]),
	.datad(!\vga_module|vgaCont|x[5]~DUPLICATE_q ),
	.datae(!\vga_module|vgaCont|x[4]~DUPLICATE_q ),
	.dataf(!\vga_module|videoGen|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|LessThan0~1 .extended_lut = "off";
defparam \vga_module|videoGen|LessThan0~1 .lut_mask = 64'h0000000080000000;
defparam \vga_module|videoGen|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N42
cyclonev_lcell_comb \vga_module|videoGen|LessThan3~0 (
// Equation(s):
// \vga_module|videoGen|LessThan3~0_combout  = ( \vga_module|vgaCont|y [1] & ( \vga_module|vgaCont|y [4] ) ) # ( !\vga_module|vgaCont|y [1] & ( (\vga_module|vgaCont|y [4] & (((\vga_module|vgaCont|y [0]) # (\vga_module|vgaCont|y [2])) # (\vga_module|vgaCont|y 
// [3]))) ) )

	.dataa(!\vga_module|vgaCont|y [3]),
	.datab(!\vga_module|vgaCont|y [4]),
	.datac(!\vga_module|vgaCont|y [2]),
	.datad(!\vga_module|vgaCont|y [0]),
	.datae(gnd),
	.dataf(!\vga_module|vgaCont|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|LessThan3~0 .extended_lut = "off";
defparam \vga_module|videoGen|LessThan3~0 .lut_mask = 64'h1333133333333333;
defparam \vga_module|videoGen|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N57
cyclonev_lcell_comb \vga_module|videoGen|LessThan3~1 (
// Equation(s):
// \vga_module|videoGen|LessThan3~1_combout  = ( \vga_module|videoGen|LessThan3~0_combout  & ( (\vga_module|vgaCont|y [8] & \vga_module|vgaCont|y [7]) ) ) # ( !\vga_module|videoGen|LessThan3~0_combout  & ( (\vga_module|vgaCont|y [8] & (\vga_module|vgaCont|y 
// [7] & ((\vga_module|vgaCont|y [6]) # (\vga_module|vgaCont|y [5])))) ) )

	.dataa(!\vga_module|vgaCont|y [5]),
	.datab(!\vga_module|vgaCont|y [6]),
	.datac(!\vga_module|vgaCont|y [8]),
	.datad(!\vga_module|vgaCont|y [7]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|LessThan3~1 .extended_lut = "off";
defparam \vga_module|videoGen|LessThan3~1 .lut_mask = 64'h00070007000F000F;
defparam \vga_module|videoGen|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N12
cyclonev_lcell_comb \vga_module|videoGen|always0~0 (
// Equation(s):
// \vga_module|videoGen|always0~0_combout  = ( !\vga_module|videoGen|LessThan0~1_combout  & ( !\vga_module|videoGen|LessThan3~1_combout  & ( (!\vga_module|vgaCont|y [9] & (!\vga_module|vgaCont|x [9] & (!\vga_module|videoGen|LessThan2~1_combout  & 
// !\vga_module|videoGen|LessThan1~0_combout ))) ) ) )

	.dataa(!\vga_module|vgaCont|y [9]),
	.datab(!\vga_module|vgaCont|x [9]),
	.datac(!\vga_module|videoGen|LessThan2~1_combout ),
	.datad(!\vga_module|videoGen|LessThan1~0_combout ),
	.datae(!\vga_module|videoGen|LessThan0~1_combout ),
	.dataf(!\vga_module|videoGen|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|always0~0 .extended_lut = "off";
defparam \vga_module|videoGen|always0~0 .lut_mask = 64'h8000000000000000;
defparam \vga_module|videoGen|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N49
dffeas \vga_module|videoGen|address[16] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[16] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N58
dffeas \mem|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N23
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\mem|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N47
dffeas \vga_module|videoGen|address[15] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[15] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N56
dffeas \mem|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N3
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \mem|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(!\mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N4
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N43
dffeas \vga_module|videoGen|address[14] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[14] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N51
cyclonev_lcell_comb \vga_module|videoGen|Add2~5 (
// Equation(s):
// \vga_module|videoGen|Add2~5_sumout  = SUM(( \vga_module|videoGen|Mult0~25  ) + ( \vga_module|videoGen|Add1~1_sumout  ) + ( \vga_module|videoGen|Add2~2  ))

	.dataa(!\vga_module|videoGen|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module|videoGen|Mult0~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module|videoGen|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module|videoGen|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|Add2~5 .extended_lut = "off";
defparam \vga_module|videoGen|Add2~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_module|videoGen|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N52
dffeas \vga_module|videoGen|address[17] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[17] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N40
dffeas \vga_module|videoGen|address[13] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[13] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N18
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0 (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout  = ( \vga_module|videoGen|address [13] & ( (!\vga_module|videoGen|address [14] & (!\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [16] & 
// !\vga_module|videoGen|address [15]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0 .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0 .lut_mask = 64'h0000000080008000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N1
dffeas \vga_module|videoGen|address[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[0] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N4
dffeas \vga_module|videoGen|address[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[1] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N7
dffeas \vga_module|videoGen|address[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[2] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N11
dffeas \vga_module|videoGen|address[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[3] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N13
dffeas \vga_module|videoGen|address[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[4] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N16
dffeas \vga_module|videoGen|address[5] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[5] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N20
dffeas \vga_module|videoGen|address[6] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[6] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N22
dffeas \vga_module|videoGen|address[7] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[7] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N25
dffeas \vga_module|videoGen|address[8] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[8] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N29
dffeas \vga_module|videoGen|address[9] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[9] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N32
dffeas \vga_module|videoGen|address[10] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[10] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N34
dffeas \vga_module|videoGen|address[11] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[11] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y14_N37
dffeas \vga_module|videoGen|address[12] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_module|videoGen|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|address[12] .is_wysiwyg = "true";
defparam \vga_module|videoGen|address[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "DD3346EB42B6B63A321AFDCEEB6CAEE940723154129CE7780FEAFF5600A704C0BA050CB2DC4119C700FB561381B779E1D6503792526C52DF196D562A1A599889A84EA22CED444C301000BE6BFF6D004F4F19B200277E1F38FFE773ECE13090CC5A77F6DD30F94B5DC18FE471BEF6C36AF8339A492199381037195D243F921F720020CFFE39E0908E3FFCFF3CF3FFE5BE211C068851240CB0DE02A7056886B87758D45E4FBA5A3C540110225A18E73F69077E00BFCC1F687F98C0E07CCF00D239FEA31CFC3377EEA5A83ADFD80E6F7817C09180775BA3C7A8178E371B7BEDEFE7FC71C37500180C7F04079533C0EC240F72183BD093E008774FC5805AE3C7B178";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "9AAE494E769A80F665B72E27EF4D924519FFFC20E37200990C6646FF28CE3F8DDB3FF20345B0D787428503C3733F7EA916669EA53A4DAE1FC1E6861E1C6CDF772C3A8EFFFC20E74DE0A08CE6B9C0A970F709ECFF1284E5467C1CA47A92797C35E6BC67845F66BF18CED6F7000F5DD6432C29D1E989E7FE86E7487006CC660CC75990E78CE787D20E2543DFF8137A6E2FF25D6AFA04C6B66814FCB2D48724796D000D6A17F78BD4E7FF96EE4939B9DD9FD533B1E73C8F1F188D98CA4F79FFE48830BE0EE1B9CB3B894510753D4CC00548035A565463F67E3B836FFE0083F830DC033838CBD28996CD73E7017C38BC5E7F3B037978F576166E3D7EB3B9D95A9EC8";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "8422D1C513BDA8D0229703EEFE27E77020231C467CD60708E6CDFF380F0024BDA97F0463727B5980EC8C65EF559DF45272B7E55AA7CBDF696517675903EE7FE437336063184683189FF700068C0E1FFCC9695EC0E6042356475E3C8265635D45B966268F8343B6CBAA1F1C04FA9744E433E7C333639CFF39300309107F797F7CFFFC1F42A977FBF32456B4537CE1188EB778C95B7DDEAD7DAC81BC57070BB7C6C5019F2DE070679C0140311C61B6303B0E0FFE390FBD73C00C0C7D4BF641F9D889D7589B1085E939B7D24C0485E1106F28B34703EF2FF0FFFF67C77BF800F6EFA2C37400FF7CC8AA563FF3FB4C308208824D4C9F47EC5A4124260D775C8E842D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "C14AD9694602332000E300981E8403E39910513CE700FF033742AC3FF9FB998D31C2C5DB2A146543F71912EDBAE1F7392E0655B29A0A46861B34336CC199FFC1FC00062450193EF000331F42A18007F81EB98FED261E1BE3801645EE2245B313834596BCE90C801CCCC885CEC53FF0B303F67D00F65C5DFC00FF0083C35D3EE00038215833C55DBA7D3D5B2A064D27FFAAC997B09EE7DAFBB18F0CC89B56C5F0AF4007F705FFD7A977ECFFFF000786BD3C00FF31F1334AB152B8A085FED21D4CEBF585421EC7412ACFCFDAEBE7663CA2C9F04E5FEF63B70077AC8D2CFFC000F03CBD71011FE7784B15A496A727E947715883FF42C3AE6AFCBD561895B1248C99";
// synopsys translate_on

// Location: FF_X42_Y18_N44
dffeas \mem|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N15
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \mem|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(!\mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N17
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N11
dffeas \mem|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N25
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0 (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout  = ( \vga_module|videoGen|address [14] & ( (\vga_module|videoGen|address [13] & (!\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [16] & 
// !\vga_module|videoGen|address [15]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0 .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0 .lut_mask = 64'h0000000040004000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "90F5D71A30EDC073EE7F10843512BB4ECF0B55F9ABC1813CC5B20000C5FE64C0490C64FFFF96820123348EFFFF00C6EF81474BF9E58B6CBD0594E84545AB8405D1AD32EDD7261AE2EF9DC5B20000C5FE64C0490464FFFF968280C87CC6FCFFFFED58244618731D1B784742B85DB49C9490E37D11A6FE97117D22A49ACD1E0000B4FF700051ACDBFFFF5E0001CA52FF86B61E784BE459BFEF8964D827E513DFEB34087CFD070AED0AE753A134229A8D1DE000B4FF74004D2C73FFFFD60007C58AF8C483001B3DFDB4298A74FF983B45F68A415FB6DBCC78A513F2B09AEEF1C4DADD112000B4FFF4C04DA435FFFFD4000FD22EF8C4613F01380781343A27BA155D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "C67ECE90E59BC30038C45D0F926A3C604FD67106E000343FFBF85132D5FFFFD10003C8701EC6430EF62D31F7952EA73892B33CE87E462D6E80929F92ED214C2CCF927C460E0650E03407FD3F333FA4FFFFFF00002A7B0FC366E3E74D45A270E4101215834A7B41A8CBA45E456C67A9D002380C14B1271C26DFF034E1E600311CA4FFFFFF0101223F0FC6FE00973C94832C4C28C7545386CB12B8A5551EDCC7ACE8254FAF5DD389271E2600F03438E2FC4138C4FFFFFF07FFAE00383C783E000815296CF8EC22B91A6A1C8ABFC4895D127EEE66E4DDF595C6F1271E220FF0341CE2FFEEB14DFFFFFF07F0ECC0F19932180A3B9CC4A3FF692B9389837FB545A0DB";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "B4DC43F9E6A9DAEC9B888DDDC4890308F6CC3C454E4F5CFFFFFF9D64DFFFC6FFDC29B49332F87399A1C89FA2F83DCDD91A22A94602F5B115CD81A70C59D8549003080498FF9E6EAD5CFFFFFF9DE64EC3E600079332D65D742BBB7FD8573667661FF7558DAF63A5CEA52D83F68A33F7DA77600308F3C83CBAE28C5CFFFFFF9DC72C076500041878DA02819AE771C81467677CD877864372F1AEDB59B0A009DEE3D1DB03FF03880FECFF44E43F5CFFFFFF9DC3DC1F31FFF33F3F2E9580E5D0535EA60DD81356E7F8B6EB65A744DF6C3AD3831539C7109F03880C18FF147CC85CFFFFFF9DC3FCFF81FFF6F84AD62935BB7B32EF93CD2EFF842F6BCFFC62B4D6D39E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "B877225876C73881038CC781CCEAF5175CFFFFFF9DF124F00E0012F0E7DAB35531FB86784AB5BB48582B5F53AB693C9C6700E2C047E992E3AC89031F0300EC6AD1175EFFFFFF9DFC06E00DC034007B707F2525A05499DC033D08532205EB3C9FACCE8D79C07E47DD92EAAD71033F06FC07B450645FFFFFFF9DFC0A3FA9FFEB0075D05C9B2B120388CEB419B059816F9E632B1173C40348C9DB289CEE59007F7F40FF57DA41B58101E7FFED3125C98A03FA79ED5EF93503CADF06F8C0D2C052649C3066F9D0AC4338463041519CEEF60030F0C0FF16E1D80183BEE7FFEDFCA3F9FB3EFB00E9AA78CFDB8232DAF3693F27DDA179E559E86302D9018E3CB1171CEE";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N15
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3] = ( !\vga_module|videoGen|address [14] & ( (!\vga_module|videoGen|address [13] & (!\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [15] & 
// !\vga_module|videoGen|address [16]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w[3] .lut_mask = 64'h8000800000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "0FA24F1FA347C7039CFF6653606FFFC0FFFF6342C700078C1D59BB601F489E2C15026CA7C8E4D72402F8829983C3E3A4CE1900E3B100F8D383A2C000B4506D3000E0F8FF8C4218FFE37342D8F687FB99A99C216A09C1FA3DC960D5361A7EF9CAF1B7386639BBC2F000A0FF2A01FF0693702EFF3C00E733BDB2078F186C00D05560246CA2A97AAD430D141EEF380F7A04E01DB21A733705A6510033B4E387F9FF27536233FF1CF88CC6BDF7FF0CE7645C12B9F3FF1946030421DF1314AD59DD0C2BB8B37B268618C8CA58E07F5D4000839E009BA99C18FF70C000DC6DEFC038CE100D71A7D9AB0ED952DF1E7E8147FD9D8B1FEACA6F6C386B2513FFDD03C03EAF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "8078A510B730001F9398E4DD9F316FC9839C9ADD6208614FC936C47BE5503AD2B57B75D258E0D1AD345D3D7600C6FF1FC35FC0E096B430B0FF7FBE63E5E077A3B70F1F4303CB302DD4DE415AA32763D87EAA756D6745F6A20636772293F6FF0300E3B35F4E0FB90D304000FFBF1CFDFB87B1F9E3D0B30C55036ADBE8C172F3F4835E0C30AF3621A4C9DC185F00D6100B03F503C8DF3CC0E0D84DE08700003FF176461E7DF8E02F288D96B3C263DF4920773943ECC9812038F0BF866538156AA1EBE6F80AFF37DF18C4E0D1730703FFFF40F963E0A1C2C01804DF59DE5E263757C0C82FFC12AE21895D64E6B85D228A0799938FE332070FE737F0C0FF39FFF0F3";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "07003F041E1F6981D8F8C420BAB4165BDFB12E330BBD8B2815612150A3398CD2E68BF40A11DF0479E081FFF94EFF696C77CB07008005E90699C316FFF8636104DBA77DDADFFB5BC532FFB987C16ADE6D9A33CE04D0CD2123CB25C7FF3F966FFEA5EA2CD0F800C6F592F91E4A0EF020272450486A70D10F78E95C6784A67D6478000999680AEF562D0AC7EC9918FFE04E186E183F7B7C7FDEC0D7F0E0C0315D3F1CF00CB94C8BEB3D179C4DEB8E4E09211F11994498D36CC3AA09AACE3866CEFFFFB1FF0583F16001A821E0EF677E8F01DCE1C3C798D5D88759C12E97E42D11C1E4A5E631B792F809ED2EA06CB330FF9EEEFEC0391092383FD0006F218EF70FFC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "30FCBE80F0380402B78A2FDFD370BD7C61AFBE10A2E3A84A3DB84A1342952B3380F09800DCCFFCFE07E366FF8292C0C09F007666270F0EC7AFEE38C04978B24070C09948C6FDB02DC22D2A47F9872BD563671C330C0008FFFEFA0FC1063F97921F4CFFE0584D670F3038A2F4376B2A7E68FB9B1B563DE05B55453FD0442A13930813EA98C340E0FFE03FFC9A3824DF1E4C7EC09121FF0F3CF9FEE7E3E1B50FA0E6546D8F0C6110A7426373855A285F82E03DA1353766A5B5FF07D0BFFC6560DBF08C638173623307E46104788CC7BDBFAA05FBC4A13CD7899E49EBDFE75EB04530B81ACAE0A28C26BDF000F890BE07FD30DA187F68A1739D7CFF7A257E03188F";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N54
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0 (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout  = ( !\vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [14] & (!\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [16] & 
// !\vga_module|videoGen|address [15]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0 .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0 .lut_mask = 64'h4000400000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "F9FF678780E03AF8800483AAE7FFAD8EA8DC66780BD059EAC1F72EEFC859A61A18B92C8C8E40FBD27A92F61DE969BB053CCE38FE9F8200F032FC78008323E7FFAD0E5C8CE3C70800DAAB1B60CC1F85CCEE10EA38C57E28A11AD6572CD2012791FCEDFCCE5B80C13B00F86E997101C307E7FFAD8C65733527E97959DEB9426A05B9269042231421C68BC2D91F22B675F2D3520ACBF8CE8F0000FB30786B350921C33BC7FF2DDCBA88A624EAF657A9AD309EC750EAD0DAFDD1786DF6064209FCCB1691DFF1A518F8CFD8E31CC670E3660D0D0E432DCFFF0D0CA2789034F45694D4FB511EA6A02CA1BEFD05E5F75DFB7AF192140EBF094BBF0B78EB90E7E01870C7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "65276DAA637DCEFF0D0690D60894C66F89F174FDFEA2CE857EBF0AE6F2F1C62312AEE06EB9486BEB6751FFC900612063CBC466C6F0900109FFFF808318D880CB443F6163418F346374DE35169D93260347FBBB9C8BE434A9A5EA974180E902E1A061FB8819C693B38109FFFFE00716E00FFB44FFDDAE2EC3A61A96304E271C8EB65F7D0F8D6E6E53DBFCAA526C5DC029164BE071FA8861D26CAFE309FF009E0716881FFB4DFF4EF153FFEC489C0FAE43808B99EE0EF524D06445C386365CF965FF2116B4C8DDFB881ED84CEC6309FF006D0318DF07FB7B0003B629AABE568A8877B67AC76C475D9745205C7AD3147CDE3145FF21089EE0CDC9851ED9DF610309";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFF18071DF31FB04FFB5CBC27B0A505341223153795359F26517E06BB1C950787E00E5FFA00DE1A04D047761D93AF35B09FF000103CB2DFDF90DFF692CB3674342E3AF2894AD1200893F4E438B1DF81D6C472872921FC8871E004D3228FED93EF35B09FFFF610697447DF99DFF5C34207619B9432DCC9D175648D8BBB1177E8432DC09D701D3D2FF58869ED05C7B87F6D9BDF65A09FF000D04180B79FDC5FCFC648DFCCF933F58F5CB1BC131D7A2A51903D46A20F7059222363838FF5613B104C0BDA3F37167C41EC08CC18F8C309A1507A1E96DB35FFFC4A7928F2700E0326DD2EEDFDCE6F6D34AC61F6AFF38FF56189004C0BFA3067E73393E0000034DE8";
defparam \mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "F38A951FE29E75718EA521568EA8494F917C15C059AC1DAB0BDDDD9A9EE33F28FF56075004C0BFA0039E306CA4FFFFFE57E7822495FF21B9E34086E0D5EBCF1793E3EB78FE068403432B8F1E3A3B2203FE21FF56004004C0BB3CFC60277C00FF8CF6B468DD3DF5FFE7A041F7196E4A77E28AD0D18F9CF0233E5803000F8548BAA401FF67FF5603A004C0BB3D38616063800FDEFB8AE8953265F03EA5106A4604C7442D7F152612230ECEA2E90BB7232940C305E08C76FF5601A004C0BA05CF7E789C410700E0A433DE8C8D07A1CCC3F33F35463B667EC00AA3EEF27759F4CBDF35A7BE700787CCEEFF5600A604C0BA05FCBD019CD987311995CC3893DD3833E6";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N6
cyclonev_lcell_comb \vga_module|videoGen|r~9 (
// Equation(s):
// \vga_module|videoGen|r~9_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~9 .extended_lut = "off";
defparam \vga_module|videoGen|r~9 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \vga_module|videoGen|r~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N33
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3] = ( !\vga_module|videoGen|address [13] & ( (!\vga_module|videoGen|address [14] & (!\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [15] & 
// \vga_module|videoGen|address [16]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w[3] .lut_mask = 64'h0008000800000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "1F1D5700CEA0202206D7C087D21EB01A705513C01AD7505F19C11CBAE31575B48EF65ECFDC730EED94577C16943158C437151C8C4600CE90E1B600D7F0873F182D1939C006B8851607552830C6A122EB8D1F35F3D24644C30193975A952C46DE0230BA151280CE00CED0720B96D4FC871B7B58336360C21FA274CB9CED3CED4AA65837F56C776F45B89BCF109D074A2747A46CBECE7105C1C649910FC0CD1C636C4D788C23E62A544D7807932C41ED68A0712A7E77279ADDB9C6F3BFD39AB45E17B4831E8CFDE5E505CC3949D1CC8201990EEC4D7749ADC816CF186C9636BBD23770F3D6AEE2AA5AFCB8C888734976577EBB275399EE6184211D05DFC449DF2C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "82DB78CFEC4DCDF68859DE7C7245DEB687D70AD0E263BDE0881C166E58B046E145380E793A803042645FDD94049FC449CF2C02C785E6AC4DAA34B8A2E98C51787FF5B73D6301FE215E2FECA5057D5514F5AAE2CB4C92D7629B45F8652B7404BEB049862402E7000CAC4D87E65DE00892C54AA2906816F764EE9EAF230FC738BE6087E2A137849BD8C8AA10063FB084D502BE3B49A66401391EFEAC4DA1E2CE6B23182D00862AC9B9C9B1F1D1AE2BB92DE7C61606EE71C9AF275E592BFF5070C5369513DEB049E66C06F1A376AC4DC0AD469E4C1CF8B713D0466E00346BE2AEF43372B06433357925BE79A84ACE7D377DAC107F713B4FC049ED2C06ADA69D8C4D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "0F4C40B5BF1971359DCBCACF8BD32B41FFCFE76E1D31163EE7E8CA28E22F5B3563FB16244055C613000184F48EF999FCAC4D64F53BB68920DB80D7473E5C80660571CD33B6A333204E4E6CCA5A380AC05C79DF4AE5515555E7ED0007C0E50EF499ECAC4D3F0F014543BD9364A08ECA53DDE5FA61BFA8813BB8F8CD7E4E0D8796177997E0792D32DA5755A3240007C9C92EB699ACAC4D77881993E1103E8C0796989B708740EACA4AA373E22045484BE96EF3C399C71F56CD0D0A2F55AAC60000899B2CF0992CAC4DE31B812C35772EC52EAAA61E2CBB4C33D737BA75540ABA8A49CB3E15EECA2EF36B1D32E88055B60D000081932EF978ACAC4DF7523777CF27";
defparam \mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "7BAEFABC536203EDAB11B6FD286FBDB566B4D5CB527F1C3B410F553518D6C455B3C5000006908EF9567CAC4DB74ACF24ACC403C6627AE61FB808CFB54A97E0EB26764F8E214689BE5E46058C552E929CFD55BB9E000016D0CBF16914AC4DE18192455304CA61B40F16F0A8E97A2FD754A906E5311D1460E87CC420D8131FFE93FAF5B555AFFC00FF36D0CB969EB4AC4DD5A27B926355691F730790C3638C0C68DDC08C6CC4A5E8091FA2B8A2AACA66660974C0E389C5F5F8E03F12B4876933CD320FF1E5AA031CE6A1713CA2C379181E5CFBFDD165EC90EFEA4BE23C1F9609E41F4703F777141AC5927F03FF07B48769381E3D0F55B3C6F2F9CA99B2CAB60D1E";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N33
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3] = ( \vga_module|videoGen|address [15] & ( \vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [16] & (!\vga_module|videoGen|address [17] & 
// !\vga_module|videoGen|address [14])) ) ) )

	.dataa(!\vga_module|videoGen|address [16]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [14]),
	.datad(gnd),
	.datae(!\vga_module|videoGen|address [15]),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w[3] .lut_mask = 64'h0000000000004040;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "F2515143D33379D789C9C043F46D9ACE18D3C25C980BBAF01029807FF85F16FFC7000000487867A350B658D6D1659B8E8771F60921E730D92893E0E6DE3240D54A546EA4A12273A52AF0106886FFFF20F7FEC70000E0043F503AA93EADB35A719A3A78EC4D40A2F6C1A90F1CA0D9FB8CBF80D3BEAE2FC88C21229BF0102847FFFF6CB88EC6000000244F602AF90A5A345A3392A872E0AAEA409B332C1223975E24A4FB7C2F63B263178FDA639BF010284700FF4EBE76C7000000235E1F8147E8966EF993104832A44C619CA769D8B8EF65EEDAD3F8F240079FF7BDEA7C96EBF010AB8B55F020DAE0D70000E0915E3F7116F4B323D28D1547EC44B1B86BBE924B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "9DC1E9A30FDC0B568A10CF71A385920A5BF010378B260020D920B7000000487C643DAA4C6B15D6E718F7017795E4A99D47F9F70D80B858A1D7E139E803734247F4DCA2F010508B1500DCE690B700001FB34122EEC91698B262083639CBC03C0629A6FF7E63536211579141A821B202ACF54B12F3A3F09966331A004C1FC8070000FFE326CE6098D5CD72DB0FD4BE7D8B508935D4E2BEA5A730335507E845C8A4DE3A60CA9768A3D0166688960020DFC8870000FFC960B630BCEF6FB47D6D037F526208CB0FAF13BB4F4AA0AC6F3CFB877EC0C3233B5333F6A3DA0EE49133014CE979870F0000868DAF9947BB387B9F756348CFFE41CE04A0DA7A816D6B54E8B2";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "053F6549A7571AC45A4B67DBBCE06C4DC7A1203147070007F14BBF668CCE813F5A81BEA635A657ACE4AF0FED2912E69F56D77DF5B2227C3EF590389163DF6BF0684DC620200346C100FF1F39623B3265DCDF72A3918528A6CD49CAFE788F373F0F890CE3DFC8C0B49627BD8C0B7A43DDDCD83649D5D320036538003F536EF534960243809D06ACCB4CCE98DA37EA8B32F62D8F6068ACC6520A296A714874AF3593DDBD78B44CDDDF21926AC7001F2BA499CF6FDA612364DBFF828B199A5D17D21C0B839B0CB455F89D5A4E9603C98401617F93DD7A7A294CDD2029B26AF1007FEC8CCB2B69BCDB332DA0765D1E8EAB99FF8409C5F2E0E0E645F8953C330E9595";
defparam \mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "7170631D20F441577800CADFBEB64E420087BC18A8C6B1037F757850126613F87D2C635C4B2FB602CC76021182936857F55C85432864D4F4557A7000CA933EC98EA10087A1645357D20BEA04739BE44425DBB148F2BA6F7B4CB511E402D4BC2A2C0DEFD6BC6DBAFE60F55EF8B500CAB1E7C976710787043A5EF93BD05F04B47FA1F7B51A547F3FED45C86C49A7B70AE592B42B5DA03AFFECE93831F50356B700CEA023F469E30787C5942744C287C9057F748F97FE2BB92E31A5E874A92E215FD3AD6AC8159638858705BE8ADDF513CEB700CEA0A8F569FE03872A8D6C997762AC544D28E80E09E0D7E3111353DE7811AD0E341CC78F87ACD37CC7BB8631BE95";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N57
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3] = ( !\vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [14] & (!\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [15] & \vga_module|videoGen|address 
// [16]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w[3] .lut_mask = 64'h0004000400000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "8400E93BBEAE4FC00000346414D057C547851B23B32D2087862390DD438DC196CDC51C6FAAF06E11CF167C7012C7002F4E118200E93AB1AF4FC00000AE01150A3A2D2F9894CA0D4B56F9E53F3E38D296760162B8102F5231AA5341A09A9DF2FD07AE4E827B00E93AA6AF47C00000BB9EAAC55414749468A2301668462FB29BE31E19EEEAEE20E01428685A35620FC31D69B90FFE4EE26E00E93AE9ED46C00000B6E360E7574E9EA18EA582D0B767EF5A0DA036D1131370290DE6C36E2D5C6231E5BBA0A42BDE63A9C800EDD26E474EC000007659834C781C3FB7CBFD685E322D46F4C1851052FBB638DA91B382C69A379D4BF538101C2BDA02A94BFCE7A30047";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "4EC00000A4660BB088C3459E59A72AD323FE32004365D5631515B8374B30AC5FA739F747C088750D2BD21DA97BF8E8B6E8474EC0000087C5E438422F0CCCFFE9C0C1449751BA4BFDCD0A71B8EE78B63E9838E46D01548D04A2C42BD25CA977FFA79407474EC00000977FE9531EECFD53FE2DFF855219B10DF93CA415DE1B111A9401DD2F6D5B48A2E6CA722E2BD254A934FCE5678F474EC000005706ABC82776BD88145BC0743C3C22C03EAE0B66F10F07B3D1517B7229D3678CCDECA1262BD045E934FF1793A0474EC000009F7853D0F9E6B730BEDAF8FF22FAC3F27E920BCABA831FA17AF0BF3EB136FFDBAF4FD7C52BD065E034FF17B6A6474EC00000A5FF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "7FDA8AD2E4001C1FC38215633498D475861B6A2D788FC6AE7AA3F0356021E7A666962BD2E4C074FFE4440A474EC000003C7ADE043C31B9AC37B09234FB8C69610AB8AEFD015D5BE051D7AEC99A5D84E5A5F93D6799201072F6B351B306B58C060000979DC16010935838FBC6CF6323DACD83F0D6016159974F4392EFEFED1EFAC08D4450029401241072F6B3599386B0C1B400006D62A0003C436EB340832AEA7A777ED5F265611D6EE818D2AE92711CDFBC8205A8A468EF00241072D6335DD780FE3DF400004B753A8A13D83A3508CD7120D2CC6DBC1A74E06A415C3C54023A8796E21B72347BA8292000241072F6335CD780634D90000025404332CEE34686";
defparam \mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "1D7336943D87A37DCB287202050B9651221C356A47297CE17B0C4A7A07A41072F17142B680C3D2D00000A604BE0CC9C3C200E72C0A1D7D5A7885239C56F416CF69001B1AE1EE326D48B99EE95E153FF41072F1714EB480FF0DE40000327011C6AE91ED4319EE64C461E55F3193325BEF006F39F39585FD497FC8A0895BF8C9DE63D01072E8714CA086FF9CE60000B5F876A23ECAE5C53CA238BDC4BF067F205E438F55E236142F29B27807C0927DD3FF108D63501072EE7151A006CD75D600009B517B27CAE3A6070C0CD84CB4CD9DA64B9F2FCD6E8E3D3F3E2E0BB90378426003BD086A1AF0102F2881E02EFD53C700001F82F3C44FC06837C07BA75BDE8F89";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N27
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3] = ( \vga_module|videoGen|address [14] & ( (\vga_module|videoGen|address [16] & (\vga_module|videoGen|address [15] & (!\vga_module|videoGen|address [17] & \vga_module|videoGen|address 
// [13]))) ) )

	.dataa(!\vga_module|videoGen|address [16]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [17]),
	.datad(!\vga_module|videoGen|address [13]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w[3] .lut_mask = 64'h0000000000100010;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "4132994D184FEB8A09C6FB74D7B88ACD284AE0061281091E63872B1B119249005938CC49C93B9D5DEB9E2C56FBFE4B9A1AF79B3A2D5157B2DBFB86A1A8CE9EF6AD5538708EC31081091E60832B1B3693490059AAC1D2FD0CDA00CD29B55FCB8E5CC6C3AE5AC39794944C9BABB315831BA4E70A05219B4B831C8A091E40C32B1B7D934900593A645C6B24D9AF2F9DF018994C8EBA8CEA333D57F59B4A2471DE094B3FE0C3541C0FBFCAEC1DAE091E58C32B1BC9B0090059AAD58540A67B473391A53A4209AFA6EFAB51551A3C346F774A43A6B58EE7B2705FA0465D6C1FAE092A1AC32B1BD6F009005955C074E1201E3492F7F6BD24A961FC42E0E40C45610050";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "2319BDA39DCDD0EF57F66BA914EF0B8E092A02C32B1BD5F10900593A7A0364ADFC5EF42662390972E94D81D2EDB5CB3BC7207ED82DCA007C333AD238C3EF296F0A8E492206C12B1BD5D5090059AA194574519D1E6B5525B919BA0B949ABC41FC4AA894073D7305DEC224C8659E5C929EF5E80A8E4922C6E12B1B55550900593AE25F55571E00E3873551EC5527736525B96AA24D83AB877ED43CC0527836B97F59A99D62176AC5F630003613A9264FC00018B99209921405A4B8A8DF67BAED892B35A2BBE4753891C6E34436B3059DFDE36B6CF0DBAE176A45F65600361359264FC00019028BBF2911DAFF77C149005D69EF0F06BE552D35C5F369CB24C33A5B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "C3CD1579855EBBC7176A44740600A61BD90747C0001BDCDC392AB6B67BB3D94B20919CEC95F01CE40F6953B7E5B4CBA864236102A675F81553BE1B6A6430AF0082199A8746C00019E4738DA09DFE3D4F5C6BFA0E12EB9B441B59BD56C5EF38D1A71895F5D2CABB383FA6DE910B7A42B45000941964C5508000187102F8D9AEBAEBADD60415DA03E4F5DEDD9141CEACF44FBC60A1490A53F51C56E3C1EAAD21FA4BC7C8009599C3C55100000F02814454DF4B670743A9FFD237F89377ABEFF23D78835CA87CB791623085F217B75E569E749E4EDFC2006398E3C5510800007E90EEE987FA66E4AB1DC92FAF450A8E8428C04E465BB755B136F2014D39F1F2BA8B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "F143749E5CFF1900639800C55108000377046CCBFB56F2DDD418FC967E60B1A8A5FED8083A1C34832B074240F04561B3F7C91AB5000E4D9904004B00A6ED391C0000080DD539378C282D8D4FC3E6D4F795AB083069A33A5AD0C46F81000D917A3F16F7EDBD26000E4D555F006B007EAF70180000B9E72870EC27CD52AC0D386A1C8ED88D43A45B862C9A2F1CEF9F2271559CCFCEAE0E6297000E4CEAEB006B0030AF548000005085288007288E753D88EA56D5F789017E71F453F2B1D3AE4E89CBD49A18C3C505513CFD000F4E35EF006B19BFAE46C00000836852081854F319E0F0D3814D2C77EA51DE6B829E5A4B6B4EDBF5901DE4DE1B21A1BBFC000F4E35";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N0
cyclonev_lcell_comb \vga_module|videoGen|r~7 (
// Equation(s):
// \vga_module|videoGen|r~7_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~7 .extended_lut = "off";
defparam \vga_module|videoGen|r~7 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \vga_module|videoGen|r~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N36
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0 (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout  = ( \vga_module|videoGen|address [14] & ( (\vga_module|videoGen|address [13] & (!\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [16] & 
// \vga_module|videoGen|address [15]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0 .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0 .lut_mask = 64'h0000000000400040;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "0CE118B6947D9F0DA869CD22AE046C4C77A8ED70776DFFE47EB11A86512E3CF65681011981780070FFCF63BC25F8374A641C4D528F2130251A777345CEFDCF1427B0B0E2D183091E3FC4893F597751043CF64881F119996FFFF0FFCF7F82B5067464B1D7913F7B9DBBD91A51D39984843BF6B79FDED1EAE2A562C084FFA606CF51807EF64881E039996FFFF01FCF9E8A6434E0ED47E4146A2EAB8475F320AF1D58BC00BD648B794835B1E110CC853969B0DB51CCDFF649810C3999F9E3F01FCF2B013DDDB7921D656CE5652FB35BD1B19ACF13818F2432F034FF5C9C86B6C8B75BF9F2FA5100C694470DC139090F2D8394CF74E8086C7CCCE0CA9F874DCE0FEE";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "A56B98D79498F638F58DFCFF90F50523607016057FDA5100C6B947A31000DB1ED2EF94CF2BC48F47807E72654273981F213512642BFFED824C6D18C2BAFFA9203233603FD1DF7BDE5103CE69B75E3CF3D30FD2FF95CF46784510C915CB9017AD757956AB53DF616A7B3F5A7EAF8B59FBFCCA1A3F01B616CF9DDC5107CC5AB7DE3C1A3300DEE11DCFB36721B3A39E8DC4FB6C04651B733E880A3B4388112AB3F599FABE16B1F8FE2321520C8C510F4CFFB5A1C30633781EE019CF88144789204EB75F8E4DD2F6B958BB08545543A8F29D1D9FF5FA19C92E869FABE1DD6D84510F4EEEB58CC3C73329F2F059CF9F665DCE9856830EB30F2F8F32599147628284A9";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "B3B249F4CCFAB9828CC69F8B4B76C0004D074EF8B485F707733436FE59CF2B892015D4CCFEB280E9E24CB5529C093880753DF5ADA03A45FA8884313B37E8070821004D87468C74447CDFD30F7B06D9CFCB26E9F588B42154D113327899DB74BDE199B3C09FE804FC48BEFE215BC1172C593E9024433F4ED204E4079E79058BE54F3FCAFEF0B10C361A2C3751B071D47389DAD6EB3553CF179BAC6F7B338CADE79C9E4A169124437F44520412C09F692D931A4FFF6820CBFAC04CF474EC869561E14881696CCA66424360111ADAF440A89EC382A0A68091244F7F7452042D809F697F2BF54FFFCE145FBFEFE8A69A471D6DB6681F105D39FCE55CD7ADCD07DA6C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "C1A5A59CE262CB4091244D7F7D42042F009F61FEA9F54E0FD79B5211E53DDFC4BE76D65E4CA999C721ECE83A8326FE0DE661E50C963C7B3E604E91244D330F4A04CC001F657DB11A4CFFC86BEACDCCB38BEFE87F3C00C979491438E3C36BAE0AAC8AFFE660637DF397117AAC51244903CE8A0411010F610597024C0068BDC376809A36136AB187F98892ACAB78A45EA488B8ABD27F6B57C7D26C091764715124C109668A0488030F790594024CFF2DBCF57BD1C74F4E9B1214C4EC36BFBE6A59D93A3FBA4DF86DAF90454EB0BA1162CF5124C10D268A044DE00F9980931A4CFF17F0EFB4FFE2FA30CBE13FEDE23B5979670A2AA43AAA24B9C36383926A9BD992";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N54
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0 (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout  = ( !\vga_module|videoGen|address [17] & ( (\vga_module|videoGen|address [13] & (\vga_module|videoGen|address [15] & (!\vga_module|videoGen|address [16] & 
// !\vga_module|videoGen|address [14]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [14]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0 .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0 .lut_mask = 64'h1000100000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "AD84A3D6870F12001A18432D9325E73B7E61637A80E151FF9D90F87FD58D900CFD810000000D313250001200B3FE2277A8233867B264F4BEB0FF18188089032D08930E7BE20A7241DB7FF08658FFF88FD00975810000000531325000120031EA3F72456701EFDC1626BFD0FF00005A4470F70B9D4B78D60AEBE1250C140F78FFFA8FD00957810000000531325000120036E0EC68A5544D7B7DA14661F221EDFC63F81B947DF35E426EF770709A66FE8177D4C3BF80F388D21800000C39C200009200071257121099D024F2D39B4E5DFE40082616725F247D89250EB3D4270F4F3D8170D4C3BFE7E188D21800000CF642000092009B65DFEC7CFD86B1496035EF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "3DFEB37CBB1EDB300900E7931AB0976250C1290070D4C1FDEF0E8C721800000EF642000092002AFFADABFDFE37018CB179F59EB5723C1A1CEA2A5D033CF4E9309DE5DE00AC0070D4C1D82E0ECC7218000006140200009200861B7185EF6387610DE8689ED7F40CE824F5874D77081DD01519B5937937430000D4C8B85EE0EE3218000007B40200009200E54DC27D640A63EACFB65E96AA86D91438D28BA9AC3979FA315B40B2B012808130D4C8BC2511E73218000003170200009200AB9AD3BFE1C83AC8547509BE838817085A1F0D3F32F62A18E9DECD060521CA8378D4C82F941B3332180000018E020000920087F3CCF9DE4FC58600792ADEA45C1227CCD5";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "02DCE319A036EBDEBBC6136BDB83C8D4CC671D1B33321800000109020000920040D053B4CE922FB42D7FE4631C9F6F2933B92F5EFDDE2D5753AB1EA1FF42A05E9AD4ED8664163332180000000BF36CC00090821DBADE9D0E2CE7EC3EB18B8F28BA36DEE0316822D9F43C2A989A1BCD50B0C39AD4DE8B13B633321800000033F350010F90DA86838CD2C42E4CE1529FD02530140E72ABD0889D95FD3039C80917B3F2B1C02FD4DE74C77F333218000000CF065000FF90C0FAE65C5798DD8EDA224C745DC1DBB687F85EA930D67A8910F7F29BE378914E65D4CC9EE0993332180000001F065000FF902E0A36CAA48FDF7F21EACF6BADEC83A89EF2C59821BFA56B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "929415413B45B33E65D4DC1CC0993332180000009C041100FF9060A5632AA85123658905A91FFE1B38C6896E27739E2A4F32D20B8AE53247B33E65D4BF9587AF333238000000800610E0FF9068411C3D1958E2C1E955704A1D44211EF0F9EB4321EBFBD972054F7D8ACE214F65D44075C7E73332300000030306500FFF90F7638B94F09D88099AD0AA440D13B58D6EE17D35D368E7633EE133674900218F65D4588DE7A6713231000007060650C10090AF9B250F303868F2EC8BB794DA2E1249DDFA98FBCE0990673E5547728166031B36FF82C0EA018B00000000057E6E48281F901FA9FD2DB35802CEFA16AFFE8E535058B68EBBDE76303D812E0BF74C3942";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N57
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0 (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout  = ( \vga_module|videoGen|address [14] & ( (!\vga_module|videoGen|address [13] & (\vga_module|videoGen|address [15] & (!\vga_module|videoGen|address [17] & 
// !\vga_module|videoGen|address [16]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [17]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0 .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0 .lut_mask = 64'h0000000020002000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "9F8F513CF09EEEE00400EF06337429384EC077256A60728E5BC21CF5CEBDED6C7F63AD7EA20AA89399DBE1BAA51661825A00CE1C5134FF9EFEFF04FF100633B700077FC06D96477915B5DDA3185B72664C66A38DA435B5932EF3A38520A025909F41E3BA94C75136FF667DFF480036077365901F7FC0E3F8770522EAA080ED279AD9796C856912667F503C041C6E22A8D745DF2AD0A38E185176FC66EE005700100F7328D4CF02006072FEA3D986E991C5C81684E06C2885432C6CBB7DA280E92273AA4E4A7782DF471C51743866D900C9FF300F7187749F7F00E1286E0146940E4E74DD2315E5E096C3AEDA401E7727833DE167707A19C70508083351743866";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "ACFF9F800E1F7007353FC0007CF1E1A4F6599C71F72D349E89C73F1141534FB9EFCADD5D1178A11262D52C58BB67517C1B9EE1FF70009D9F7467B500400020B43BCDE12AE216820A579E360BD3E1449F863B614C88F212C8FE3CED368BCC7433513C1B9EEE0009FF029F7466B1C0BF0064DF346DFBB73D4FC66718E02F33C4E44471CFC11BE7841AFCE889423779C8FFD03351588A17E59CFF004595713E700FB700A3430EC921130F96B5DDFB3D700001250D80F97AB0A8DF88A32BAA2FD3266E2A6D33515F7617E0FFFF004595713E3018B600F53EC4549142FECB0B14F333B6C6E4872BB133BEDA198958642D7C965E030DE3E23351DFB699989C00000595";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "713EB033B2007E8DE636701155DA015A7AD9B960F94B0153175D7A8876EE16043914C0BAD2F982735158B6997D1C00000595713EB0F092006EB96F0C0C23D2B744D20A1BC503A0291A9AA3B13EE2112BD681974DFFE57B7B4D67515FF6987DC000000595713EB00F920016B33F2930584327830E1358453E1CE1714496F37EBAB0202E812A080FA46F714467515FF6187360E0000595713EB0009200DDBE0CD5418F8CE4E201A234B5E04D022BA9D1F5F61BBD3E66F1DBEC766FFEF7B1E751B806551FC080000595713EB001B200B1E36128E22C6B1AB57839FB3D61A820D162D266D661A2BCD64B2508F205A28888E75138E6551A8303008595713EB000B200";
defparam \mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "50FDC662028C7A7FABE7A633D0002480A30A58F8CF2684A3BD489D0792C80DCD37670E7660535B04010000DEB532500012004AC3C6CF1EF4A013373D4D4091008C803EDE0BA32C6DE4233C0A30A0A337A03C64E70E766053DA000000009FB5325000120010A53C93BB5AFF3D97056C01B7008F81251E3B9B9E25353B0C4A4EE3C765A2896CC70CF46053FA000000009FB5325000120059843CF1EC0EE3A3194B2EA5BEFF2A9919CAFE616DAAA7393A2B655408B7A5290FE3C4F4005EC30100000018B532500012001348A2D06C82DBCC2F16E2DED2FF36982AE8F9B9354F896197795FFB6BC0590078FCD595801C0C010000001C35325000120036F72E5FDFDC";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0 (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout  = ( !\vga_module|videoGen|address [14] & ( (!\vga_module|videoGen|address [13] & (!\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [16] & 
// \vga_module|videoGen|address [15]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0 .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0 .lut_mask = 64'h0080008000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "831B37FCA2C0EA018B00000000057E6E48681F908424661CD81038787ABE787BD5823E6E0C5E758B1F4FE95B0E379568E94283192F3822C0DA018B00000000057E6E48CC1F9095BA88C96320F359A96E6D7B9542E9DA6103A20D9D72174CCD5A106C41668319CBC072C099818B00000000057E6E4F8C1F90FC5D2119C5A336F280C3D803463CEFDBE5373C47D681229F41AAA94BD1BDC319DB2772C0ADA18B00000000057E6E70081F909CBBA2DAE0D4E261F5476D9F9E4B3448A3094B177E271C815D5741B6A13C4399D3D6F2C08DE18B00000000057E6E71001F90295A2A64CF82032EE20F216BF5F2E57E4333AD98E0994EF1A5C81D2DC73C639953D6D2C0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "4B618B00000000057E6E51801F901A68C49F304B7206ADECC7CCDCF44FF93CF6EB185EEB99D8DAEAC85DF6BD23FF5397DE807B618B00000000057E6EC0C01F90591D5B98F336E7B5E0F010CFAA8E96AB93198DE0FD12803A3756FFDCB48C0000D3F572C055EC111C0A0400B7FE94DED70D90A91F8DF5AA2F879E805087BBA2F59FFE34A6A01CB6E2336E5AA238B1EF8C0000D2B59AC055EC111D1AC100B7FE9420284D905FAE4AF5C7A8761A8B4C6514FE9604C625284710DDBFAC93FB5F2954CE8C0000D2B7AAC047EC110DDAC10017FF9421284D903632CC971DBDCF6A1A946E9DE22E31C73E6AB4E559FE865A079342F6608C0000D2B76FC042EC110FFB07";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "0017FF94D6DF4D9086FCE9E1A12353F4D264627F83C5EA51D950E54CFCFE249C1F0DC5A4D88C0000DB278BC042EC110BFD030017FF94D03D4D903753E862EF2B3D0E813886C8A9E70EE849791C66D9A64AB664863EBCA68C00006FD9E5C04A0C110BECF70017FF942FD74D9039FA45B9CB0F5CF249D1830F3A3ED784262D51A89FE1EF14E027D7E9478C000034191DC0480C110BE61700577F942FD76D9096C481D1944B11AE93F1109B3CEA378BDFF3CE2CD2BE8BCC0E2F911CAC8C0000B4A1E1C0490C110FE3F400577F94D1026D908ABFE4CAE57CEB4895490A46CCD23B891F66D510DB21FA7F38E49F06CA920000C5FE33C049DD7CFFFF96829CC3948400";
defparam \mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "FFC0BFDA116A5C438E08EA6D2CDB546AB65CAA056FE9FF54226C877F4F2BCA920000C5FE36C049E07CFFFF968286C194A400FFE04C2FD4445245473C376D04D7C0451B33DD98B88C9E0386B7A10F6AF4CEB20000C5DE26C0490574FFFF9682C06394AE01FF009BA3FFB0485A9386756DA432907C8DC69BF6C31560C2F2E2A148428BCFB20000C5CE64C0499B64FFFF96828C3E90AEFFFF0017AE368DA8834E6D57680F8DBD83CB443D6C759D73DEAD41C410BFD8CDB60000C5CE64C0491664FFFF9682203E14AEFFFFFF9A6FAD53C76BE269F768001C3E036CA516699B606A3B3AFD4724C837C5B20000C5DE64C0491A64FFFF9682CE6114AEFFFFFF071D7285";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N48
cyclonev_lcell_comb \vga_module|videoGen|r~8 (
// Equation(s):
// \vga_module|videoGen|r~8_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~8 .extended_lut = "off";
defparam \vga_module|videoGen|r~8 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \vga_module|videoGen|r~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N54
cyclonev_lcell_comb \vga_module|videoGen|r~10 (
// Equation(s):
// \vga_module|videoGen|r~10_combout  = ( \vga_module|videoGen|r~7_combout  & ( \vga_module|videoGen|r~8_combout  & ( ((\vga_module|videoGen|r~9_combout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\vga_module|videoGen|r~7_combout  & ( \vga_module|videoGen|r~8_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\vga_module|videoGen|r~9_combout ) 
// # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( \vga_module|videoGen|r~7_combout  & ( !\vga_module|videoGen|r~8_combout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \vga_module|videoGen|r~9_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\vga_module|videoGen|r~7_combout  & ( !\vga_module|videoGen|r~8_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] 
// & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \vga_module|videoGen|r~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\vga_module|videoGen|r~9_combout ),
	.datae(!\vga_module|videoGen|r~7_combout ),
	.dataf(!\vga_module|videoGen|r~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~10 .extended_lut = "off";
defparam \vga_module|videoGen|r~10 .lut_mask = 64'h00C033F30CCC3FFF;
defparam \vga_module|videoGen|r~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N12
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3] = ( \vga_module|videoGen|address [14] & ( (\vga_module|videoGen|address [13] & (!\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [16] & !\vga_module|videoGen|address 
// [15]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w[3] .lut_mask = 64'h0000000004000400;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "940112CEDBB4BB2B782D67B5D85E2EF3EF2BDEEE414FEA1CD3C751E1000F0A9C0769FFFE060F6578C313D176C4148C37CF6DE7ACD02ED99CC5D0A8101A40239D10379EA37C87008CA63C34E7C62A00F8029E0769FF61030F235BA5A68D78C797505F45138AD2FD2157FE2A7E4F3E1703003971FB1C1C20067F000FA9F6F7362A1FF0EB370769F81E7A0F6EC99DDE9F7D8F83BC2094F145280D6FBC806F1EF26C1EA8CC1C7C6E16B99B2A7A3F225951F6FD5718FFE1600369FC4E7A0FCF36B4EBEFDDD6DE62B1DF5AF49F84B38CE6330AB1E212D8D07787B85562E3E659FB3EAC49764ABD13FFC8E20369FF7CBB0F8C714F58EEE938E66AB76348B5FDF9E9F174";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "9E05BC19EAC9CD3A163ABDD878C3DC73174BDA7E56549BFF84CF0169FF707B0FBA36EF78EFE854093D9BB980C63F4F82239766284AD66719D14FB6C9F56D2F55DEC2A57E1EA525B0F301E185037F2673924FF19267439919FE4BD3C3DA210DFC49586D86967A855E8E6ADB985A15E0F48CD663C900639AA21AB07321E10C036F9E733E4F2DE37F3045DE25D1D41448ADAD790D22A3BB8DCE7D3508B2AD8FF63A914DC33BEDFA3450C52199303133E16803675E73E04F7702F8B02523526CE06AE52BA36CF5C97FA88DBB0F5379E66E8C75BF42B20647293D93EBA610A2603173E16A03261E733C6F8C9CD15717C8371E1E528EB5FEC7659215A3C8900D0C087C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "477375D586962AADE101DE4F44097460337BE16A03069E73372F0D988B8F36BC7BE917F2685153A19196A2BDCAF0853A2D1537C3D55C10D57C0BC59E9A768A8F3670337BE10C03669E739F2F4F49D2B9991CEC4FD88DE17257E310323D3C10D3403B3BE6A9487A0F26241FB82163699D4AFFFE723373E1850366E1733F2F85F7C0B83E5D900635D7A26F134CFC62338700792C08CDD81CF10AB74A72A2E3D79D293571FAF1323733E1950366DD73FF2E3423707BE628D430796A49C393B8209EA61D5BFD73704AF376186190D44291F58D60C1AFFAFC3B213AFFF73E0F2F3873FDC74989D4A37DB41DB488CBB16AD3029FEB42D438DCCCF45AD31A1A34E24EAF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "4FE7F4F46432BF0448213A735C9C0F2F907399C7649DA6E29AB72E0C29AE68EE283A3690234AEEF03FBB22EF94E5B2F52F36349243D2F674A4109A223A201D6C0F2F8A7380CFB830265F0FC192F0ABDDC02812BE54B33E501D4A6BBFA11FD1E6282B4C1030B2C6B1B6BBF7C855223A8402A00F2F8F7306CF115BB641A09F2F25CC55D468C1152BC83508CFE7DEB21FDE543B5CB932D893ED37270A210464F0223A8C63D00F2FB67366CFCB6499B880E8680287F553247889FE4909DBD2BD0FA366489F2B2EEFFB794656E35EDA8E4262F4623A8C63D00F2FB67366CFF742C42D1953E1B09C692367F9A7C270C8CC4612155032F009DDD1135AB4D9043449AEA3";
// synopsys translate_on

// Location: FF_X42_Y18_N16
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N48
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3] = ( !\vga_module|videoGen|address [14] & ( (!\vga_module|videoGen|address [13] & (!\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [16] & 
// !\vga_module|videoGen|address [15]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w[3] .lut_mask = 64'h0800080000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "880EC302ECB1B8EBAE95785F00E303F0717F16DF167DF0A25704C642865C7A8B946FD7933F5C464C9894A86211F7D8E84F2D92593B242DB7D84236BD7FAF8263FF003D26210DAC1F69D5AEE778CB5BA53E5EC206E5D271428E477C1F275846E00F775917514AC8582D23993133BD7FBFF923FF00116E8E8E2D814A02116642AAC9892CCB66CD6C28C058EF8B3715FFFE72AA5CE5E00580BDD00A39639894FF553F77F932FF00D9F89B5457C2B52092A0F235533FE2362C0EAB32C6F1E37AF62731E1B462B95A8EDADF0D1F5A38C17A667F253E770072FCE06D1CA105317B16F4005CCD34C24C7666F76C76F71F11AF7AD5232099D259FBB4209137883C04B903";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "F86833D97C5719E2F8FF9ACFA97291F833AC33C7E9E08B1E0AD0DDBEAC8CF0B94283979D2C86331E56AD5A09DE73E4DCBD0F1F691BD9FC97E6E2FC00C215555CCBFB25523D4C5206A81B264B74EEBAFF08138E001A7F81BB13C7DADB690419DA1FC4BC1F1969DAABFC97E0E2FC005A1DD242B8C81078E0810EE72D4745EF3805CABA9F506C0E7A28BAF1D558ECAE637C1D53F420BC3F7B69F042FC95BEC3FE03F5A447EFD7CB9B77CC4596345AB0D464BE89408E49BFF209D8E2B9F5635D48853D671D17A991FF0C1751156881E9D773FFCF1AB8E0B107637AAA10A9E7B4A59CDCFF2B2B8818E31D4739F0FA99D7B72BCD51E27C54D38020ED0C97891460810E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "D473FFCF06488876936176469234C4BD175AD747920DC0810D358D5CB68459A12D9320E99126AB55C840EC0C9788124483CED473FFCF01F998EA75C0FCCEA5F8639B690F68BF2A41879EE35F7BB2FD5B589C54BCA20BD3277DFE0FCE2C0C93E83E459F881473FFCFF7AFF42D66AE66C5137C91EB895C8ED862D0EF859583BFF3563E5DEE19FD942D929D46213867630CD3F7F9551E771773FFCF79717F1D0EA6DC29A8C81A6375E0A6ACD8138F5A15ACF06F18D5550C11FD07E747CB9238BBCEC30CD091F5DC16961373FFCF92BA745EA3C3B751983E96E87C740246D8CD941948F155B9A1217764523E40A3769D0E39964EC20DF091F59C209F2F73FFCFDB53";
defparam \mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "314599D5085755767BBD85FC355672659669DDBD66E215C6339C143DAEFCB01B521B6667F20DF081F29C20588C73FFCF123448762F82145F169D13F6D01D784282393619D788F8FF20E979285E22207FCD2655505141B95E4B81E0933D87C03BFFCFD3D5F68DF3EE9647AD9C131B7D398687447BE7493EC34D2E0437949077769859690E076D51C33CD6478163932D29FF33FFCFA5A32194B0030C9134057A133AB675C354645AFBFB4F3E90462F2E45D7DE30A9891C531E510F7EF65781069B2587FC31FFCF3D6D2D77A37ECAA845BE6438491E90353A4A21E4940A13F0781763F62133C0809CDE7699512E3EF67781FD992539C031FFCF9ECFFEF95A916CB9";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N36
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3] = ( !\vga_module|videoGen|address [17] & ( \vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [16] & (!\vga_module|videoGen|address [15] & 
// !\vga_module|videoGen|address [14])) ) ) )

	.dataa(!\vga_module|videoGen|address [16]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [14]),
	.datad(gnd),
	.datae(!\vga_module|videoGen|address [17]),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w[3] .lut_mask = 64'h0000000040400000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "F9929F27D9B8C899F0BE0303A97E3B246F8547DC238501530C5E53E36575E7FF4F00D599FF70EDA46627EB5A91E046709D0AFDCAC09369BF612F5D012EF0CAD03FBCA3410C46D4595BCDBA5752C76469E7FF1160DD99FF71B7A47AB9624E51A719F1775011475F7A275072CB8DC428A6BA43771FDD9EDC541B0B3B6DF6DD42075738C3FF9021DD99FF734DC52D4CF6109CAB26E9D4E27A80662864DBAA5845E75D9DB16E4E7DAA75478A07D344C00D53B2075398DBFF8D81D5BDFF736D55D833ED15E9D28FF3F9ACA337D3D2A8416A9EEE5CF4CCE586C630C05E41729F4401E1D3BE1A07FBA9DB000981D5BDFF73B6A433C9EC93E037CA672846A8846A1F2369";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "EC86F42E4EC30B5FCB6A02BF45117E7465625A9DD5E166A3B80FCCD86914F073E00F9389180DCDD52E9EC7FE94A303812E62EACF58ECCB27569BD03DE38A8E223E5F1435F513B3C366A3B80FCDDA6DDCFF73F8CC1CBE2B22B8F0C835FE9001F39EEEF510D15734E51DB3C8856E855CF16A227CE2A6C9F725FBC362A3B80FCDFA6DCDF831FFCC6CF3FCDD7A8D15EB811751A9644A7F756E097024A53C208803679F6E0211038A6CAC552A498733A3B80FCF3A1D5DFF31FF0F3D20B295D0CDC547119874754126D17190F8F3AD9A9382BC2DB024443A1FDC3C7FDA7B86718731A3B80F0A3AE0D5E731FFF0E21BFF4501A3805AA4B627447DBF3D99B5FACA309868";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "7A94DA64CAD7EA88E6C78DF78057F1C335A3B80F0A33C051E631FFF0517B6C2ED2B0980CA6A24575BF8407DAD071BBBCAB34F8B4DBE04812F019DED864A859A8A1C334A3B80F0A31C1ECFC73FFF08DEEE79CC7F593C0CD5FA5130F0B04C0B990472AB51E78ED9D854404361F705F46619B3DCDE124A3B80F08314730F173FFF0BFFFCDD3416DB3CE2F70233C9327149F65E895663C8A5AE96E2CC1DB4BDEC109DC8195F537E944B1B80C5314C09870E9F1FF3DBFE67BC85C27E26EE97A6FB572D46F5DB011AFB6E027BE1B2E578C090FED8E9830DCC9DC6944B1B80C53A9E3C9F0E3DFFF7E3F213643FA2321E4FD1D90B82C87C53A017B897E0726C093E1F3B6";
defparam \mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "BBCBDEBA4A2A0C91DC6944B1B8CE82E4F331E3E256F0277F4A0DFDAE1340BE4558EFF1AB8F51407C4F23ADF4F37D83D4E9ADF4934B43798764393E6945B1B8CE80397B5DF8E27AC0807D06745654E83C64D38CB005B08F398452FE1FED51CC66BFF3D77FBE4FEAD86CB4F738C3E945B1B81CC11B793D24335A001FF45902BADC556AF6210F91B9B4709C9F404FDB0AD8FCB8173A08DC797972577E6BBBBF639FC4B1B8F86F447CCD71114780DAA1D46FF00A02CD1C356C51B601C4B40A44783FE73AA322506530FEBC3A3DF6C8E4F2A11C96C4B1B86B6E947F3BFF313FE0B0FC34508D48F2D53E10898744ED55BE32E72D703C538463D7C633DF02384A10233F";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N45
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3] = ( \vga_module|videoGen|address [14] & ( (\vga_module|videoGen|address [16] & (!\vga_module|videoGen|address [15] & (!\vga_module|videoGen|address [17] & 
// !\vga_module|videoGen|address [13]))) ) )

	.dataa(!\vga_module|videoGen|address [16]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [17]),
	.datad(!\vga_module|videoGen|address [13]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w[3] .lut_mask = 64'h0000000040004000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "A47E09E23A8467A00F2FB67306CF65B82B17A386037A7144CF628603EB26196594EB3C732CB595AA82559E73E5174C98FFD04AF599C93A0465200F2FAE7306CFCC94DA5F0F2330C434C82C443C3A686B072110233527DF21F6ED46F27890EDE66872375BEF91935FFE4D0593C368FF73220FABFCBDA144B9ED497DC3E949D3B2A890CBBD8D479294066970A8D413080DC733611FF02BBFD0D35D7E4F0593C378FF73220F5AB2195849F062E79A40039975930693CE525EC1E30C7D4949055F522448BB945C2D01DA871053547A6E05958738FF7322FF2554F716B8F530085C967869EEB470F6E479E764DF5CD5E8978D0AB8978611B00148809B3EE05340F04D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "05951F39FF7322FCD549FD63CC5351C801CBF52472B306B4F16A483B9913CBA5E29CFB27C9C9B85054EB07D5F7A853E1E0B0051538B9FF73223CC8B2D8737E48D5E682F02B51436884A4359D27B01E3259CFEDE572CD3AC6915F3EF452480F7D72F964F2005330B97F73220C63C94EB0A2D77A0716338861F9B5BD62B9A9FEA6C73404ED9B21AD377905A86672AE900F9D3462FB6676007327B1FF7322CE75F04A3FA73203B6AF186ECF29FF08E419D74AA1F2693ADFAF1E7E65DCCC6C88AF8BBEA1C56F62FA66F200732FB1FF7322E6041633ED63EE71FC0E9130B7E64D04A1B8E011CFD31D61583750E53B4366724F4280B74D72DA3321E7FFF8F060187EE9";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "921F8CC1857616C3CE705FF180628E51A41B38B95023242EB67ACACDF6DEB6E1320A87AAB72479EE7379E7FF0FF2F0D97EE9920F6BDC4FCBC6219ABD245DF33760221911977EF837FCF7C0B9E94C2F97C0A2E1E78FA59FC1644F53FBE7FF19D7FF847E7C9200EDE71564CE015103EC8393CE075884D4F448ECC3D977226345B1EE4AC1601EA099427138081F53FAE7FFC8CE7F257E5C9200AD8F9D4E995EE66CB5B2C4B71CE3C5D679077CA3DB142A746086C0AD0AB3D2F7C2E1C709AD9F73FAE7FF6C8E3E247E5C92009E9CDC339A1A0B90CCA37AD8626FEFA8336A4757C29AFD3CD04C506112DEB2436887A35A2C9F7427E7FFCB8B38A17E5C92001B225D44";
defparam \mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "BD7B7FBFE647B6319610266C1968A4B9BE8CB23E7E72268EDA63725D09A991C3D1AE348AE7FFD990C0DF7E5C9200590C63FABCAF21F64D1776EFE5C20AA623A308216C69550B1408F767E8A2EB1B96F1C4CB6D222482E7FFCC90CF337E7C92809AD3F7627FDA158A1A5EBDE31B50B8879533D09999F75E5A693D69D653A683182ACE7D694473240DC3FFF190D249FF0F4292B6E7E198A58CA98843A2D0F2E28771EA219A48D558DC43265916DF85ED3966F5F513BD655473743DE7FFCCF0D669FF0EB2B1B4B7CD644AD1BA6A1571DBFF329D02EBEDC60C5A600F63161C05F5808D3156A2415FD603E7E355C5E7FF4200D669FF20129245A6A2B38FEACECD7785";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N27
cyclonev_lcell_comb \vga_module|videoGen|r~0 (
// Equation(s):
// \vga_module|videoGen|r~0_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \mem|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~0 .extended_lut = "off";
defparam \vga_module|videoGen|r~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \vga_module|videoGen|r~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder (
// Equation(s):
// \mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout  = ( \vga_module|videoGen|address [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N14
dffeas \mem|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\mem|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N29
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\mem|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N22
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\mem|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N42
cyclonev_lcell_comb \vga_module|videoGen|r~1 (
// Equation(s):
// \vga_module|videoGen|r~1_combout  = (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~1 .extended_lut = "off";
defparam \vga_module|videoGen|r~1 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \vga_module|videoGen|r~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N48
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3] = ( \vga_module|videoGen|address [17] & ( !\vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [16] & (\vga_module|videoGen|address [15] & \vga_module|videoGen|address 
// [14])) ) ) )

	.dataa(!\vga_module|videoGen|address [16]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [14]),
	.datad(gnd),
	.datae(!\vga_module|videoGen|address [17]),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w[3] .lut_mask = 64'h0000010100000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N3
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3] = ( !\vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [14] & (\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [15] & 
// !\vga_module|videoGen|address [16]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w[3] .lut_mask = 64'h1000100000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "68C506FBE718B84F0719C3ECB535A582F58434DBCFFFBA9CC97BB0060DC6FC18E3FA95C6D0109D3D466B1FFF9909E407330F830A23723173E9E72AFB69039524786250704EC2EC5938920E57BACDE151F1CD7AF33508BBD980A279290200C390241F18C7C185F9FB8C3848F9D55EC5829D80BB9D609F3000D90C5D8076EC0EC29B4A65CACB1C559FA64A5B28E1D3DFFF3DD9DC9FCCF1830E7D33E773D53F91093F54584DF93E0D44EF2E087379AE7BE0BC48F2A4C63D27854B6E8D23EE9B4E1656FF63E02D5FCCF0C1853119F1318CBA82ECEE91993EE14D71EFA243765292B6BDD0104728D09DFCCA9D3EACA215AD8191DBA000211930ACCC787CF9933E388C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "010F9767DE766F73D6C13742A078F9233F0CA335609DC9618F6DBE19E5D616B9ED97FF5E5D001C54C101BDE7B39AFD820433A7ED7FC1E88F3F0CE35293763C705359C5EE5BEA23B7AD29ADE43A6F5FFA8C39C4116DD73C1F7C491FBDDDE7839A4D860618264F5BB7A2FEF961B83CB1D836741CD504D1916BF3420FF7E0A1FF9475B4B0059974BB3BFFE00C7F120064E7839F428612CCD4EC5E745136A50D7F7579F8D4FDEDE896557139860000D955084396CA6348536C1020C1C5000C6C8CC334F1C734C2023B73302B8114F4F5F01F902880D8309035EE02DFEE6347337B416579886C441556C394F658367BC009532E00171CF363A13BF9181DA6E10CE7A0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "859095F6B1FCD55C6AF9041391DF28387D861C811ECFD3F7A08800E08C579C1EF820AA0117C3180152EDC48E3ABC5CD1455CF60AE4243CCB0DCE91B8E5F6AB30526F89300AA5ECBCCE2FCADB85B3D013F8F81CE0AC00967CE97A7D0482C751DA71D65C3D23A1BC043BEE0FCA88EBA1A1FFD80080F4BF3B3F037A80B8B031E34EDF1560FF30181393F40FFF99220613E3A0A6222C3A4AA00F40AF60F97C89631E97AD7727D0F64795491AAD26966ECFFD55BC294E4896FFDFF30F9B6529ECDCF07B2019EFBABB0C6FC1342F94FAC6F0EA7D41D245F0C8274141BA56935B3F56289A66FA9F4719B292FFDE9400DD6100189C18C838433F9E1D3C1A1D358211FFEF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "BE6AF53C53D3643C269612B49058C9542C909613CF1F078CB277FFDC55004479C48CBCEC868CA2E0B033CFDD9706DA22546B607FF9AECBFCE6A3DB69510C2D1C1C63162CCC8DD34B269B4DA7FF6196F0333142E333177B347C7B722C124BB710454E2EEDD7D4C9A24E8355115EA5970E6EBA6FABB0D8C7D87BC4DBF04DAC003EF0E1CCC3510F27C9CCCAD75C3980212658D5159AC08827D897697644216FD6674BCA2D0BDCBF540A487759B21D5112B8003E30EE624718E3CEECB7ED9E81CE28F835921D3EEE0A324D7B7D220001BF585D6CF33ABC889D005E7C2EDA0BA5376B559C00670B1339B4E43C03E733C014CACD372A64B69240483B18611CCC16EA93";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N6
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3] = ( !\vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [14] & (\vga_module|videoGen|address [15] & (!\vga_module|videoGen|address [16] & \vga_module|videoGen|address 
// [17]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [17]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w[3] .lut_mask = 64'h0010001000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N9
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3] = ( !\vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [14] & (!\vga_module|videoGen|address [15] & (\vga_module|videoGen|address [17] & \vga_module|videoGen|address 
// [16]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [17]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w[3] .lut_mask = 64'h0004000400000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N36
cyclonev_lcell_comb \vga_module|videoGen|r~4 (
// Equation(s):
// \vga_module|videoGen|r~4_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~4 .extended_lut = "off";
defparam \vga_module|videoGen|r~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \vga_module|videoGen|r~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N3
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3] = ( !\vga_module|videoGen|address [14] & ( (!\vga_module|videoGen|address [13] & (\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [15] & 
// !\vga_module|videoGen|address [16]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w[3] .lut_mask = 64'h0200020000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N9
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3] = ( !\vga_module|videoGen|address [14] & ( (!\vga_module|videoGen|address [13] & (\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [15] & \vga_module|videoGen|address 
// [16]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w[3] .lut_mask = 64'h0002000200000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3] = ( !\vga_module|videoGen|address [14] & ( (!\vga_module|videoGen|address [13] & (\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [16] & 
// !\vga_module|videoGen|address [15]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w[3] .lut_mask = 64'h2000200000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "3D0C6C68A8B1FC7FF4F544F996B3B9BA6F82B5F1077A95A0800AEF7ECC47F795CD8F1885DD2E3C96AC9BE924B25860DD55611D040199B631FCB099D320DD87B3B952E4B1AB1A3A424A555C43996408614543ED78B418C85BE1D8933D08D7D6D0674955C11D256F977F310739EFA4E243290C93F945D4EADE2BDE87014A9C2517A2E498D7C4A6349E13C7667E7D6C20C046D4FF4175991D256DF396AE7180E36BF44ECF7AA751D417E5A0F04B53F5F0094EE8D40BC2A6BA588A2C2A48A81483B52D0B66D5FC0175991D07BCF07ED2FC6F1FBF5321E827208AE936DF0322348FC42B372C9F5185BACF6CD6C10B75475AA8AC9A4658A8F066690A00DD35D12F47E1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "3400B6B783F5370AD2FE969B5D9E43362A109AFAE6ED8666F80302588AF3C0B6316F8AB998588CF06669BFFFDD25C323465CC63FF08462D593C049189C499B1CEC2A52EFBCADADA960F18AF8D9C9F087730251D2261B489B1CF066E8BFFF9D04D0FCA9D19926A393D74B76D4496A53454FA1768F6AB5A4843BB60E56756AC2DFF3AC46BA0D3C92B66D9F36F066E8C9009D0CFF024613C2634C05F66444A0CD143753557E0C4EF69E7D2FD475915ADE49CF102F2B0844184C1950FF0FA6F066EA09FF9D185DCE46E3F2332A732A8CE15BFDF60B6C38FB18F69BA91DE318A841E08DFA3733126B75C7981C3754DA8686F066E7E5009D20BF6F7061F53AF146B883";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "6DD86414BCFE6B1826753DB45DD31DE82B191FA5E5CD753BDD156EE037369F8616F066E76D00952018104461F706D126D499AAF6BB29FAC5C7C7134E4036A5E832538043C232B45BCC3A8F8ED0AF260EEE0616F066F4030F950CED15BBE00C1F70839F67DF67B621DD57564C71AB2605395FA90745ACB332B750B9D6A4CF989DF290B5DEF8DBD0CF218100C08E3D20F06B0E5AF8A1FA124ACC056EF239A267EC9DA3176D718E3184068089C12D91C3480BE7D4478A9FE7DAD0D02681C0C0043DC70FECC7B19F50C23D5BB6224BBB08CF2A931E8303AB4BA4D9D882C6C6CC84D516728FA8CF5EFF1F70F0D953F68BF0670039D700F2307F7517194A8345F6A8FD";
defparam \mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "866657AD6272C45F7BA1018DCF50A5B11551E96F417277D6998718A4C95CEF9BF02F0018D7FF6D8EC976DB972CD03513939A705FF29868AD3A726A23E7F3704BE6ED57C80280582DE6E258C738A4C93CAFD9F16F0018D7FF64E37F557525F2ED45E6A7DAA36CC03878D31A64A852295FE15DDABC8CC99DCBCD98329CA4C321A419331BD167CF0018D7FCE6708DFDC3D5AF4CB256C4068D20B1E9D3A3786C6523C06577299461DB841C945252535DA4C13FF011643A8167002008DFFFFF3884652421369A1A4A07A623DA724ECFC6CB34048D74FA80BB8620CB59AD235EAAD9409080DFF2116F488166F3710828007F186A3D46B97DA1E79A729142924F48831D";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N21
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3] = ( !\vga_module|videoGen|address [13] & ( (!\vga_module|videoGen|address [14] & (\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [15] & 
// \vga_module|videoGen|address [16]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w[3] .lut_mask = 64'h0020002000000000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N42
cyclonev_lcell_comb \vga_module|videoGen|r~2 (
// Equation(s):
// \vga_module|videoGen|r~2_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a160~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a224~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a224~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a224~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a160~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a224~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~2 .extended_lut = "off";
defparam \vga_module|videoGen|r~2 .lut_mask = 64'h0407C4C73437F4F7;
defparam \vga_module|videoGen|r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N15
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3] = ( \vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [14] & (\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [15] & \vga_module|videoGen|address 
// [16]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w[3] .lut_mask = 64'h0000000000010001;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N12
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3] = ( \vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [14] & (\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [16] & !\vga_module|videoGen|address 
// [15]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w[3] .lut_mask = 64'h0000000001000100;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N30
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3] = ( \vga_module|videoGen|address [17] & ( (\vga_module|videoGen|address [13] & (\vga_module|videoGen|address [15] & (!\vga_module|videoGen|address [16] & \vga_module|videoGen|address 
// [14]))) ) )

	.dataa(!\vga_module|videoGen|address [13]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [14]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w[3] .lut_mask = 64'h0000000000100010;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N42
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3] = ( \vga_module|videoGen|address [17] & ( \vga_module|videoGen|address [13] & ( (!\vga_module|videoGen|address [16] & (!\vga_module|videoGen|address [15] & 
// \vga_module|videoGen|address [14])) ) ) )

	.dataa(!\vga_module|videoGen|address [16]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [14]),
	.datad(gnd),
	.datae(!\vga_module|videoGen|address [17]),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w[3] .lut_mask = 64'h0000000000000808;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFDB435EED496CF2617B0A04D77567B41D901379837F617420BB6E5F7C058E24";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "876EE1B75563B92AB53B32C7D555000731E737798FB436F0B15576A18CD51C1D5CBE52352C965A49503B0F225766BEEEEBA0ED259FCDC261000AB70D4D8CD4AAC173188F30587E7DF5AEA3C81EDE0A2B82419E84581813591E31A04BB7B405CF7E5EAF4AF653C4510E2301393719BB7AD0D4B9FC8C1C9EE4014D97062650C5DD46B10D5CC62EBF9113595D6E5DC2977EF54DB815D11F360221CA06C3E4FF2CF3CDF9C8DBCC06E70CB6582B68DBAD8A02C5009FEA8D87F121A6A1F5631AC0F8F9C5036CA2A0113BDE4F1C484FF8EC1BC708FC9D60E8BB610618CF6254530644D594FCA28D7BFFB8EAB052B8870B9DA5E4A4024CF66F91878EE510DA0A5C60C839";
defparam \mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "87FFE738CC29D6393EF3CEC76B8421FD0136ABF538FE17B19E01D74A360113997494E6EAE727365362A24CDB3235592BF4631CC48CEF639F8B9E8319E70EFBE12A436254A5167F090A3118469D4F7A422866BE8E3CF8B2F8568F807DFBA6B7E2231705DFFC2638FFBDF3B3C1C304731812EB537DE9AD1CC82E509B85B7CD54E5366A1AF548F0C4F8071E59D31BC172D995CA2F2B60FF32CD57BC19C7E9854C39C818372711DD63C23C2215FEE50611CAED52274613827BD89580CD15F4BB8F9C73047C425A6B600083638AD998E1C30E5D33CC335B3180DB97757B46F0831C48CF55867E8665E9D4BE95F09E567C4A427D9192C7E49F0F24F9003C37FAE6E638";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \vga_module|videoGen|r~5 (
// Equation(s):
// \vga_module|videoGen|r~5_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a216~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  & 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a248~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~5 .extended_lut = "off";
defparam \vga_module|videoGen|r~5 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \vga_module|videoGen|r~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N27
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3] = ( \vga_module|videoGen|address [17] & ( \vga_module|videoGen|address [13] & ( (!\vga_module|videoGen|address [14] & (!\vga_module|videoGen|address [15] & 
// !\vga_module|videoGen|address [16])) ) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(gnd),
	.datac(!\vga_module|videoGen|address [15]),
	.datad(!\vga_module|videoGen|address [16]),
	.datae(!\vga_module|videoGen|address [17]),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w[3] .lut_mask = 64'h000000000000A000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "66CFA28B94217C7B158D50808D69808D481BA36FFFC1D636BDF0231F00C77B037DB7470C294D307F3C4AAF133B9025148076E85FB2E6A058BCB6F291D0A99C9CCE5CC29457FC16186700E3AAE6497BAF241C3048F6EDB3CB67399715E60B2D3AC3736140FD2674044479FC43264F33C62026C2ADD0AA77AD969A9E0071E30C3D3F82DC1A9EF070CD9E76ACCE630B1482AC00B989E42A1D0B3E762B5D6605BEBC5998806EC1C4F01170740919AAFFCFAA9FA53E865A1CA0D098D9F89D273A38F11C87059CAB26B9165D32246AD38097EFAFB8929FBFF95511ACBD708DB65F36FF7054C0CB9E99ABE38605F814525EA9C8DD5EAC919CF97F336FEDB068B156F2DE";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "EAD26C45412FCB4228518D5CDF0DF6DDC73FE3C4496A46C4FB1C8D424C162BCD6E13A1ED00B5E47CB7490D1ABDCDBD97D4EBA77084A2526100E5511D637689DE0941413F185AA5A232DF2614A68736C3A632088A5B641189416BE3D45A15C66622EB1B58B4F45FA3FFDA0D676EC7344FA9FF096B11FF0C5AA581DBD1111BD3B79DA05FF91DABDCB5921139BCE5B448E5C7D9B0B10EB80FA7D39609575ABBEC32B42CA90CF67B917F30A4A601495442E4082D97C76E76ACDC12D244A0F13A277B10DD15E976E3C4A2B38D687786A7087232125DB7883F42E6E4003F3081BC366DA32EE30EF9F4C86546762A939FA04125F3A46A8A87E587854D6F5749AE8B934A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "0F50958FD67489E7022632001F5AC0BE764360DB2668056C3933761B0254C3499DBA03276E00BC74E797D5DEE59DAED6427C8B8AAEF6F1EFAF3196A7CF3C3F85FD6067C333E78135814D1E6D9E165E8A426430B99962F1F4607EF0A6FD460706EC5E95412268DA7028C537FF96E745F7FEA6F241271B1A067AC819D8A68AF2AA3A3359A1CEBC29BE55BDEA43ECAA3194BEC9C1DAC5EEA043C50C5FE677FFB6B9BAC0FF3B150230B33B33A1EF9C83C3D5F9D166497DE93F9B8420D224773BEFE34DB619C8B54F6304CADB4F0BA0E376F0F6A88B3F0089347C8FDF0306D8B799F1A1E22EC62995314C37E80E60A77686BF2EC00503CB27E477BC6D433A0A4EF27D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "7478F68ACCE1FFA540FCF3A03FF8D30D5E37A1134A36771A5938D476D98EBA8222999BA971DF744AFECCE60D31B8A5944C3F70FFF67A023FFF51CF02F84FBCF8F3D3DF8EA537963816486944C12287526A8B734FEDA2F2ABFB1B628A96198E2E1941C39464177EF46A303CC08C558A71C380EDB810B13A3DFAA40A905D789592902816D7CC1BD522EF0D6841F81EF93E785E765652B660119EF46AD53CF091352E46013FEA0575F92CD31FB5F6302E2DB11CCA0447316BEEC4381A3D5467E7C35D5356AB7B48C5F51074161560C73D387AF0B08D7C4FC742BA3201213CEC246BE037CD6E0CEE91118839BD019B5EBCF01B24E887DD7C531BC529927E0B156523";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N18
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3] = ( !\vga_module|videoGen|address [14] & ( \vga_module|videoGen|address [13] & ( (\vga_module|videoGen|address [16] & (!\vga_module|videoGen|address [15] & 
// \vga_module|videoGen|address [17])) ) ) )

	.dataa(!\vga_module|videoGen|address [16]),
	.datab(!\vga_module|videoGen|address [15]),
	.datac(!\vga_module|videoGen|address [17]),
	.datad(gnd),
	.datae(!\vga_module|videoGen|address [14]),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w[3] .lut_mask = 64'h0000000004040000;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N0
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3] = ( \vga_module|videoGen|address [13] & ( (!\vga_module|videoGen|address [14] & (\vga_module|videoGen|address [17] & (\vga_module|videoGen|address [16] & \vga_module|videoGen|address 
// [15]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w[3] .lut_mask = 64'h0000000000020002;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N30
cyclonev_lcell_comb \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w[3] (
// Equation(s):
// \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3] = ( \vga_module|videoGen|address [13] & ( (!\vga_module|videoGen|address [14] & (\vga_module|videoGen|address [17] & (!\vga_module|videoGen|address [16] & \vga_module|videoGen|address 
// [15]))) ) )

	.dataa(!\vga_module|videoGen|address [14]),
	.datab(!\vga_module|videoGen|address [17]),
	.datac(!\vga_module|videoGen|address [16]),
	.datad(!\vga_module|videoGen|address [15]),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w[3] .extended_lut = "off";
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w[3] .lut_mask = 64'h0000000000200020;
defparam \mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N0
cyclonev_lcell_comb \vga_module|videoGen|r~3 (
// Equation(s):
// \vga_module|videoGen|r~3_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  
// & (\mem|altsyncram_component|auto_generated|ram_block1a200~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a200~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~3 .extended_lut = "off";
defparam \vga_module|videoGen|r~3 .lut_mask = 64'h44440C3F77770C3F;
defparam \vga_module|videoGen|r~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N18
cyclonev_lcell_comb \vga_module|videoGen|r~6 (
// Equation(s):
// \vga_module|videoGen|r~6_combout  = ( \vga_module|videoGen|r~5_combout  & ( \vga_module|videoGen|r~3_combout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~2_combout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~4_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\vga_module|videoGen|r~5_combout  & ( \vga_module|videoGen|r~3_combout  & 
// ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\vga_module|videoGen|r~2_combout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\vga_module|videoGen|r~4_combout  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \vga_module|videoGen|r~5_combout  & ( !\vga_module|videoGen|r~3_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\vga_module|videoGen|r~2_combout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\vga_module|videoGen|r~4_combout ))) ) ) ) # ( !\vga_module|videoGen|r~5_combout  & ( !\vga_module|videoGen|r~3_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((\vga_module|videoGen|r~2_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~4_combout )))) ) ) )

	.dataa(!\vga_module|videoGen|r~4_combout ),
	.datab(!\vga_module|videoGen|r~2_combout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\vga_module|videoGen|r~5_combout ),
	.dataf(!\vga_module|videoGen|r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~6 .extended_lut = "off";
defparam \vga_module|videoGen|r~6 .lut_mask = 64'h3500350F35F035FF;
defparam \vga_module|videoGen|r~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N24
cyclonev_lcell_comb \vga_module|videoGen|r~11 (
// Equation(s):
// \vga_module|videoGen|r~11_combout  = ( \vga_module|videoGen|r~1_combout  & ( \vga_module|videoGen|r~6_combout  & ( (\vga_module|videoGen|always0~0_combout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a [4]) # 
// (\vga_module|videoGen|r~0_combout ))) ) ) ) # ( !\vga_module|videoGen|r~1_combout  & ( \vga_module|videoGen|r~6_combout  & ( (\vga_module|videoGen|always0~0_combout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a [4]) # 
// (\vga_module|videoGen|r~10_combout ))) ) ) ) # ( \vga_module|videoGen|r~1_combout  & ( !\vga_module|videoGen|r~6_combout  & ( (\vga_module|videoGen|r~0_combout  & (\vga_module|videoGen|always0~0_combout  & 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [4])) ) ) ) # ( !\vga_module|videoGen|r~1_combout  & ( !\vga_module|videoGen|r~6_combout  & ( (\vga_module|videoGen|r~10_combout  & (\vga_module|videoGen|always0~0_combout  & 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [4])) ) ) )

	.dataa(!\vga_module|videoGen|r~10_combout ),
	.datab(!\vga_module|videoGen|r~0_combout ),
	.datac(!\vga_module|videoGen|always0~0_combout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(!\vga_module|videoGen|r~1_combout ),
	.dataf(!\vga_module|videoGen|r~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~11 .extended_lut = "off";
defparam \vga_module|videoGen|r~11 .lut_mask = 64'h05000300050F030F;
defparam \vga_module|videoGen|r~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N26
dffeas \vga_module|videoGen|r[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[0] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "E6C00E8B34072AF0E47A8348EB55A52BD93BE0F00000680EC1D83C1FBFF803FFF3EC4164071A76645B84BD0533C771C62A1BA1CFFB6B856674D59B80262AB4F5787870EFD87210FC6D0003BD0781848E959F094AFF30060D8F6DBF74B4717105E0A28BE0188965261BEAAACA38420D9001E957369ABBF87390FD0D0081FC0FC1C083B59D43954A392A5DEC318582ABED6C0BFED7DFCC8832163AFAAC31B94FCF7C3815CAB9A98AFEFFFA067FD900F0BD1FD9C087B19F8DDA087AAA5147970DD15D74E7AEE8177B55780717EF35228058E36356C515BACE50659AFF8C4F7E31FF7F1700FDE09E10837BF2E455CE8A7C4916DEA9743BC3A38C033FFD1ED52EFBFA";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "83EE86F4A8EE32F865031AF6FF0C0F7C00FFFC07887C78C73060C5A4D3B4FD848F9A001C617FA1CE32B88D2D39FC809F0DF8C7A1389623F4C13AED48B967F9DE06600600E01D3C3C3CC00868B39DA01BCEF551945225DE4811981E39F573BE209B4D48719CAC6A0836BBC27BBC31C48AD9FF06631600F01D3C3E1CC82E63B7C11270DD53FC36C93A9BB27CB17A153B34EFDDFC9BCD37AB3982A7E8C8C7DC833CCACAD90C0F6396FF3F473DBE8E47CF8717A9675A50B065D6981AA87DD2CDF43D5B39CCCD1411E90986389083FB52AF76EF1B4DB2F800FB6603003FCB003FC7113FCEC14ED075F128454A24D2578B23E706275B78E87053B514D6A7AC15951547";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "2F6AB47D4EEBF9E0FBA631001FE2803F873C7FE0B0ECAC2368E2A518FFC65EFB4145E9A08DC6C18B37195A1346E3A7287DFE97845986C75EDFF06F27F8FFC064417F873C03F8DDA7D69FCCF45146B495BB9A8E46ABB46A21EE0303B0A54B4529D54D25B539027D39DFDC4FFF6F6772F700464C7EC7E303F89A2F639FD0D3B4BDAD70D57A7081D2179E7BA44E192B400C60E080198DD7FA1D78EF751B4FFF4F20373FFFC34E03C0C3FCFCDD82F9DAE3B9BAF30A02366DD7C631D310FB75E83A6E601AA210D5839D6DD36077EB669B4FF00F1F070000BD4F80F0E00307A5C419916CF50CC8C6A1F0D8074ED87719E3B56283775A1536C8677228315AC3F3D59DBC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "4FF80F1D03E1FFB87F00FC3FC000A453B3B460AA90406DFE66ABCD661CC2AA3DBB0E069A74E9A793A2E2C25012B999728D274FFF0F62010000E07003FF903C003B4FD8A033260F8B6BE42E3DE81368822CB1B0079B832760ECEB93B79E312BEB0D019D341B96076809E800FF0871F07E3CFFB3C1F7046615E83F32182675201D26A46DFB98970B68E368B0ADD3AC2794C25E795823341F90676809C800FF0431704FFE3FB89A3FF8D6F1CCA9BA6E68161E36B89F8BA5CF42B2E2E3339A08686FF8C8FB2C8C4CF0B47FF1EF8803D8013F8500FF0DFF7F548634CE811BF0742DE13D0B83CBDF3E6DF70F6D2D3588C63D63D04CB1C3EB68B5FC1ABCFFF1FB88031C";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \vga_module|videoGen|r~14 (
// Equation(s):
// \vga_module|videoGen|r~14_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~14 .extended_lut = "off";
defparam \vga_module|videoGen|r~14 .lut_mask = 64'h04C434F407C737F7;
defparam \vga_module|videoGen|r~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "010F97F0E801FF7FFA7B9B53270A96C8FF5232339AA92DCACDDE19733EA6E5321165B64DE29892F5B99265F5FFF79080231E0107FB90FF01FF30B61FA09A3302CD0BFED2A341F713E0221FAC537462997EC3B4D8A3D6FE58C74A6C7D21D9DFFF9000233E0106979871010739ED582DD875406849321B664B066661549300BF1B1138B2AFDAB7E850A7CE47574906ADDFCFFF90000366010697FC181001FFA8B68069A4CF0A6588230B6896069149AF82C45DC3529B478CC09F43A4A97DB78B7202E4CFFE90400366010407FF8F3C007F082D91A80CFC3B587EC5AA1F5EC915CA749C7B0CC150B2438201A10411B1FA1E1C1B5F2601FF801187000106E1FC7FFE";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "07FFA44E6273040D3B7E76F7EB30682F9EB99E5F49AC89B4B017067FE6ABCFB861ECBFD91D2625FF801187000106E3F07FE0C7C07BD68280715659752E92E61D847211FA5A2A6BA9883C3945EE02D5376B774F58A44CD66425FF809087000107E0F339E181C15E71E75ECD39ED9C0C727E28ABCEE9C404826265AD37A946224FD662D5F6F28A091F14602FFF8090C700010FE00F801C3C7FF46E76DA2AFB7B591ABEF439367C0FDE834725E4D464CE7300C797844C8EEE677EAA37F0BFFF80900700011FE24F8003FC03199AD6CE677886CED1FAFA73DF928196CEB59BFAB13A031526952D668C75A36C2F2029F99FFF80981CFF013F406EB001F903AB175139";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "8BC7DC033741D259208D4D01BECA6C06CFB70D0EB7478D3DC235D3964333AAF99FFF80989CFF093FE7818001FB076361784F131FF6099C1415CE5B01B6F3CC0FED6D508DDF4ED5E8F2D2437ADED7180CDA799FFF809B9EF00933FD7FC400081FEDB7F76AEB5AE05E29112E03E19A810D9A120C8BD6BDADCB22FB13127A30F5642AFD7DE1FFF430B0DC7E00FFFFC1C00F8C0F85F9D83172E10AA830E2237CDF98EB443C338BD228A8AA8AAC7A90FEA0A3D488B20ECFE0E7F530BFDE7E00FFFFC1E0000F079900713C63D76F3E671D7E2C4278774F164318F3EDCA8963D477F4BD18049F9381FC44E0F0FF39BF8E740078FFC1E00003C0E28FE8157BA5BB845F9B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "FA5FF8960C7C6B4C9659077F2980B43B6CA3F114D6C494348878F8AF39BC9F640030FFE0E00011F0DC49051CC5CF0280C5530D059EB5FECB6AB72348B11F3557E97707F61CA6EEE0491EED38F8AF399CDF260170FFE0E00018FC60558F0FCE39E44DC75B85697FD9DE9B9AC7F3AC5E16950064C9F5074E0EFE918654ED3C20AFF99FFF2E87F0FFE0E000187F40D1BB2D0D18A1EB28B03570E658718BE282A56B18FC91DAE188F493139A90E541CA053E3FFFF19BFE7E87FFFFF0E000003F6BB6E362755EABE607FC430B7843ECDAF8EF2A54A4CFC26BE8C98D2E1E83FB9B1799DD7FE0FDF190CE7E870FFFF037FF801FE77B35E1F06C8BF51759FA9DFD5D5BB2";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N12
cyclonev_lcell_comb \vga_module|videoGen|r~13 (
// Equation(s):
// \vga_module|videoGen|r~13_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q 
// ) # (\mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (\mem|altsyncram_component|auto_generated|ram_block1a193~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~13 .extended_lut = "off";
defparam \vga_module|videoGen|r~13 .lut_mask = 64'h303F303F50505F5F;
defparam \vga_module|videoGen|r~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "7F060703F81F98735399C4520DC56AF4D5416F0DD2C538BBF9FFB65B7A37620F55573ABD13FF64435E8C1FFF81F80307C3F003F303FC3E83A398D49D5FAE328E4CCEDDD6E316E78138B9F86FB44CB62AF0EE084975A0DD1ECE5F23CE0200C370C31FE0F801F901FC0FC0EE95D3336507FE5BDF239F858AD7379283BBF043B84DC79B27BE668DF218DF93E56D261CC00001C11B1FF0FE03F381FC0783C8643272768D45A818C35476D1807A11E269F83F8BF0F6652E3064F5F9C075350BD85F1849001C003B9FF0FF01F9CDFE01C198E8975C944A91740E8E2213DF3863F79A807B202454BBE504314D193FD4FFE20BB90B1C18001E1834CCF07F80FDCDFFC0F0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "55FA56B001B6325463813751C4EAEDB14E51A0F9D7A535B235AE41FA782BEB92BB3F0D1F3EFFFF9CA45C3E07CC1CFE83F83C9D04D13C4A32F294805FC7B03BD0635277A63F13E8D99638CB97C49DE1574D06D2341B1FFFFFFF8864231E07FC1C7E87F81F7A42BAA38AA82E378ED0A24B3C87A62ACD6E9F13F8E240BDB4CF64F5CC0F8FF5E44743D7001FF00016008707FC1C7C87FC0F367D4366A78618B57E05A88B1FB243396F02E0FEF0401749B7C10B0915AA0068387793EF03FFF01F043CC701F8377C03FC83349FEABFAB39A9C5980900D1D9A8B62ADEC1F1E34DC017C1EBF5B89F05BD3E10702640C678000E335900E7E0FC633E03FEE089014955A484";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "F1372241B55A1A9B631B594D603FEA2CA11E8064AE9FA57D2190ED8573881C1FFFE0D900E7FC1F019311C7F0F47DCE5F0492BC0867AC86D2EA87F04F59AF730FBA9CBD4CB5A3DCACDB567DBDD1FA9D4CFFFFFFE0DDFF667F0F8381F883F82B834935A2739B92522EEF6D19563ADD9D1E8BC77A5249A13B870829A6D18C53C2228309E0000F188E7C040F0FE2DCF803FC5E6C6B1A4739B70978EF895E9B92EF09E8DFBE1FD0DFE8E1622141E6AEC6D07DFD551E764860001F08F0E3679BF080FF033FFC61DEA39293839C73BCF04E5CD311F0F9CFD33FF7041949945B14C9EE8B1B114DF1A0160060001EF300E167B21FC01F303F058B68851E842F7978BA2534";
defparam \mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "F1D3FB2FA7A4DEFFF68F906F43F2F18A44A7C5D65BA6E5A30000001C7300787FB20FC00F780FEB6C0C504C160444B375F2F2C01E00CCF294BF63D0E33AC84342C1B15A04FFB8D90CF0A04D8000800EF03C3FB0FC4CE7FCC789A41FA4FD5F5F20513CB7E0E7738F20A903103151AB79612F345538467A3ED99CD3CAC84D83FFC16E1F0F1FA1F05FF1CFF30C1ABE787A0A6F83426A5B59E7DF59765EFFCDDFD1EB8B8D460F2A36953FBB9A6C5EC2490087FFC1AE1E839FE0FC7EF087F1819A35E138F749DF98AC66A47DE33A55F5B2B438531B80D3158C1609664C7B3C4D41D05B4263FF809E0FC1DCF83FBFF803FF098133DB0619BB147D6045F76DA56CB27937";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N42
cyclonev_lcell_comb \vga_module|videoGen|r~15 (
// Equation(s):
// \vga_module|videoGen|r~15_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \mem|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a209~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~15 .extended_lut = "off";
defparam \vga_module|videoGen|r~15 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \vga_module|videoGen|r~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009E3770A7150F3FDAAB688F16C5D5E7E56E892C3D12551E40D0A77BF958B88216";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "775AE0C1917FBE19323C3C071B99FF07C1F847274A96BEC4E9D57B9FAA440232F499032BFF44B443B89590CF52006E488F6ABDFC8073047FFFF9300E8E701BCCFE03E00F5A8F96C8441D6CCA52F02F09EE2D5F64C80ED3C2F72CF65A9871343F852EE526241D3F9F07C001F8301EC3FC1FE73E00F01F2AF1EBE76641204BFC43CFDBDC0CD8D57977D3C2359DB50B0CCB3BA0121412300405E18D0FFFF8FF23FCF1FE0FE30FF8F80FD5583454C59C177C08FBF13754E4E12465DFD1DAB09088463BD44C0C4AE097CC252BC0880903E3C707FFE17F0FC381F81FF0BF43D3DE698994D52FB9342A89FF18379F6624B92937304D5DDADBE472B67BF21A30C087F9C7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "78001F00F03727C1C0FC0FF89090F73BE496D3C8F4EAC626167128DF68E02CBDBF87AC5F75A75B9056381323AA20C1D3F17FFF3F7C107C1F73E0FC1E07F021F5F3A7935F82E9F87AD0465E00DFE32F6204DBF6E6BD5B247FF1ED79EAEF8967DEE3F801E0001FF8003E037BFEFC07831F0B45AEFDCC7CD0FC509B3A45DDB7A3E8BE72C90933ED5F0F43FFDCE5563F561B047A9133F8FFFC3130801E07FE067E01F01F9060D107B716AF2A4E7B804A94A5368ABEC5C07B3002A58A4E23B9068240560374601073F800837C783E1F01FC0C7E03F03CA0DDD7D97829013B9C2638D132B95BC6C2DB36584889B6E57B8E736F4265B8C03F229138F900003FF8E707C0";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N48
cyclonev_lcell_comb \vga_module|videoGen|r~16 (
// Equation(s):
// \vga_module|videoGen|r~16_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a249~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a217~portadataout  & 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a249~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a217~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  & \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a249~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~16 .extended_lut = "off";
defparam \vga_module|videoGen|r~16 .lut_mask = 64'h0027AA275527FF27;
defparam \vga_module|videoGen|r~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N42
cyclonev_lcell_comb \vga_module|videoGen|r~17 (
// Equation(s):
// \vga_module|videoGen|r~17_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \vga_module|videoGen|r~16_combout  & ( (\vga_module|videoGen|r~14_combout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \vga_module|videoGen|r~16_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~13_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~15_combout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\vga_module|videoGen|r~16_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \vga_module|videoGen|r~14_combout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\vga_module|videoGen|r~16_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~13_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~15_combout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\vga_module|videoGen|r~14_combout ),
	.datac(!\vga_module|videoGen|r~13_combout ),
	.datad(!\vga_module|videoGen|r~15_combout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\vga_module|videoGen|r~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~17 .extended_lut = "off";
defparam \vga_module|videoGen|r~17 .lut_mask = 64'h0A5F22220A5F7777;
defparam \vga_module|videoGen|r~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "F8743C9D4671B818EF68071900FFFF0F42428E475D7C02BF529042E3EC3FE5E7F89C1584776FD7FAE32B5098387C34759B6DAC4B032FC677D83E32400029807FFFFF72B436CD2F89FB31D571966A44E01076B8F01F588DDB8A08D69020E6519C46DB12AE21920FF7C6E399FF32400039F93FFFFF59899B8DF4102F294155605539BC866B9E10BB9BF08F221BB922DBEFFE3CB83F3D02F9861FF5C6E3989BFFE80079F93EFFFFE1A1F71A3249AE0033954C67CA7A7DD0E12ED016D959A46F303214ABC726C036A6A78F4E1FF5C7C1F809FE380079007EFF1F3FCEDB614826AAA8FD2790832839F3817768BE10B35807205602945A065C07C9ABF073FE000FC703";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "F80FFE1C007919FEFFFF19ADCD065AB1A080C618F44A95642D829C0A5B6B5F38966609AE9BDDA035C48FF149410D180FC30F1F0FFE1C00F9FFFEFF0068780D1F8BB7F37802E45A63965C22D7E2C56F71343BD0920E2E16B1EC4672953B0EA30F000FC21F190FBEBC00F9FFFEFF009F3D05476CB40524AC80972B95284C97DD1595767688D42F1BF913580874AB3CCCC241AEF32FC23FF80F96FD00FBBFFFFFFF2294C4662935E07BC30F6C2139DF8F70E4C53788EAE494E45BB817EC7AF5B5F420613811860F833FF087FA777EEFDEFFFFFF102B90873297089AA82D06517B02F496D0C7E18F7ED1BE1564AA178946E327A2011863B487AF933FF00FFA7F7E09";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "DDFFFFFF1F52772046B1C9A5ADE603B8E7EFAEC27B5C7334D881E2ACA04257E552DD47924A56B256C7EF933FF00FFE7B7C09DDFFFFFF6339EE9BA52C33C4CAE69D1A0F6FD723CC980BCA539CFFAD5708569788248F4EA8EF5CF80061933FF00FFE7B600F1DFFFFFFC94390A4F143E20A80A2C3CA8FDF583E17D850CBDA12D0726E1553860955FC3D0C0280A2C0655F3FF007F97BE0771EFFFFFFE9449DFA27E1FE28CEFB3B22FBA8FDB5DAC47AB1842489F44497535DD6F66DEE805A3349C3CCDF3FF061F17AE0F61EFFFFFF9F0479997EA28BDBA50B46DB0345440CE36948CD4D17052507E1513E69D78BF1DBE122BB064CDF3FF061F17AC0FFF6FFFFFFA275";
defparam \mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "D3F0009DC0D5188052ED43A8A8FA2321561E9F5966A44B7911E4F54E201D80E846806665DF3FF061F57AC07F75FFFFFFD28C1950F1BC5BB48CA84BB19E9CB738FD4E2A755A3B3B9141F35B69FFDAE07FD227D06641C0876E7861E0EFDAF83FFFFFFF7B4DB9025D6CBBCC70FD73B8209C7E5E7F3D66C08277E44413380CB60CCD879EB3C7A91E41C003EE706163EFCA2FFFFFFFFF3F6016F0DCEF4398526963B8A247B95C176CFC25DD15394CB7B14AD785E80FCED5CF94C3410001CE706107E7C207FFFFFFFFE08936AAC1ED0452FBFB39B384CD27CEE27DFA641E7960678F216D8E6A67C00040B3472B412001CE7061FEE7C23FFFFFFFFF64277951E0526805";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "7720DF0B4062F3BC1B226ADE5ADA3D7E95663B49165044B21E55DBE0CE44000082FF17FFFFFFFFB8189D4E396EA41EF7E623F21C124665911AF27EDB949AE0672ACC77A31757B64C21531223DAC0CE5000008C9F1FFFFFFFB7B8DCB76DA3007C5DA0821DFCF4557CAA5D05330C2DFE157143080525161BF20D4922770B164A00EC4000000DDE1FFFFFFFFFF83439994453C7C06054B40D63B88B46C9E6B66EC4A3860F59CA138BB3B14F70F4201B796ACA00EC40180001FE17DFFFFFFFE839E25B4F0C20BB12ABB5A71758A57B8A1397E49F1817BE11140C4FFC1423AAA7B9A05345EA006461180001FE17DFFFFFB6B86F698C233B6C44CCA784C392ACAA6E0E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "396096001263FBDD589BE4A9DE0FFFF6E452529377E0F963B80FCD1DF62FFFFFFFF0D788000D31C37A48CD80B18B5406B90B52D42C91FEFBABC75FDB864A821E3E69DC0B49E8D3C0F963B80FCC1DF6EFFFFFFFF0D89ECC5F18C96F74A682ADED6EFCA1D32197409F696B1949F9731758821E7C4CF81506B113C0FD63B80FCC3DF6FFF8FFFFF09C1DD510C43619B1E12D07F1103D4AAD4C9D213E1D2F6270C587977AE80FFF0E92EE4A9CF380AC63B80FCE3DE66FFFFFFFF0824DF786304C8C330AC15189F797C91BAE6004EA6641970B426EB572AD003F5D250D8CC92380AE63B80F0E3D062FF8FFFF0F09C51AC17D9895320482B7721CF6A97FF9C2072946FE";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "2AE012855CB86B002740BE6E448163C0AE63B80F0E3506AFF8FFFF0FD4B05B43EDD423286C4985E735CB28097BCCC2EAEF9A5AAF39795DEDC2003F5ACD3F5695E3C0AE63B80F0E37063FFFFFFF0F16A373706AA4FA600BB96BE494F52C7C065E8DEEFF003CF3E7425243E3000F8FFA6263CC23E0AE63B80F0E378633F0FFFF0F56CFD73455CACBB98FC5C70637A834D816663D83A5E8C8A67975570F216151DEFB2F343FF760EE71B80C5F17009EF0F7FF007A56440FBDE10FED67AEBFB6DBF32116D7F8769F6CFAB212D150DBDA9E2624DF98886F853F60EE71B80C5FBC03FFFFFFDF0026E2F79D0E7ED4378A0074CD783064FFCF02D1BF1FE1D5630B36D1A9";
defparam \mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "CC565989091A67F93F60EE71B80E0FF803CFFCFEC70F811F303C205F3A3C93C0ABCA5B8D649D128994E4E48C3E161D2C8A01D8D5E397FA68D3450060EE71B80E0F3C038FF8FEC33F233F28C3468DB1850B02A66D13BD32386BCDF99F0A357504BF9291CC1C9053428B1310C93C60EE71B81C4E1C01CFE33FC3FF3AA8B5BA0DD3377BFA2B5E9AEB4C427A57AD063E81C446597BC8D58D41DF7C4BD103A3D41C006E71B8F86EF800FFF01FC77FE94F5002D6DAFC74A0E246F7E2E14E22C253C9BD8808390407D78CC95817307E5CFBA3BF00096E71B8986F68003DFF3FFF1F36F9D43BEC21FABCA89A14BF6DBC2BBDA480C5DA30C6647237DACF5C19898692DBCE";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "631237DFC284983FF0265FFFF900CF381995ABA5DDEE42B21A5CF577B1F940ED3E7C8A442D1BC233D02052018A8911F2D83A1FE698D6C204983FF0264FFFF900D8C5AC56F50E9EF8F18BC3D74220FAB79C66099720BB8ECD144E8CEF5F2C87025F51FA4BAF82AC99864D35793C6FFFFFDD002DCFEF18972309C29295797619D9C7E95F948FA59C96AE80623058E0051A2DB631E9241485E6EC99864F35793C7FFFFFDD00F6B58A8354C5EAA3A9BBD18DE64792C31BFA8E85DC8B5905740BF202C93A552FE9053D84C2D5EC91826F357B783FFFFFDD0056CCFD58C1DBF382B334513765604B0AEE26BE830197F9E61D0C5DF1990A7C176AB198728BF7EC85004D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "357BE03FFFFFDD00E9EED2658FDBF756B84084C8327AC65D92259319393173D00C42AFB8669067A770C43DF8F59BEC040000357BC03FFFFFDDC07B977E245A8031FBF0FFFFCE6A9EED491B1236CEE6F36E8CFEDD6B50D4C96D58A0828FA04B76ED040000307FC03F7FFFDDF0C7FF78367ECBF419DE1D8D326DF57F0928960FE8A05BAEAD1222545854097341E7DC9D68CC1EFD060080307FC73FFFFFDDF07F9C38A2B044BC3DC42DA6A7231A3781AE831DCCB5C86A81327C03D8F79244640913C2D95C8FFD060000307FCF3FFFFFDDF8227302197D35FD167F38C1BF9E5D6DF5EEA1B5E4980FCE9EC5CC449241D8F27F0C56ADEB3CC1ACC4000000FF801FFFF7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "6DE053A117D8726D8F6D38E8F75A012277CE43D1C26E1F4957F5C02284D28CA13239715FFFD674E1EC8400000FFD00F9FFF76DF0DD29857D0B670BECE9B286AC84356F2F93BB2B8E4D1166FF9D5C69B837A03FE334671EE88E60EC0600001ED800F0FFE36DFFF6F6D8E681096C5847E7BC6DF82EDFEAFB4B00449ADE256600EE2C8775E0215F18FD885B6570EC0600000FC80051FFE36DFF1386922113490CDF5EC5D79F24467A846C7FB5F6FC27D2BAC221D94F57A0ED585C9BE184AEF0EC0600008F880051FFE36DFF1E4119F244699F1FDD26DCE5F8139481A4351F0B539FC00E1C949EA70D7EB231249DC66A9DF0EFC200000C8C00D1FFE36DFFCB6C6AA0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "D873C7AC3C035BF980FF8A665BD17C2E246D0DFB7F999ACB9E1F31D2A6CB25211EE1AFDB00001E9F00FFFFE36DFFFC7B3157C4A15D57DDBFA2CD32611CC12294FA7838F15072F6EC8ECF3C6139AEB74FE6870CE1BFDB00000F9F0F3CFFE36D7F7697390867930D7A72B4687D75AD504B4996082C4E77F5C43FB7E9A04BD8581C9DD69C7E7FF0BFFC00001F9F124FFFF0FD6DB76A2959F12718DB5D462A6D05F7E75173686A809862B60EA04401CA6E033148BBDCD3406FF0EFFC00000FFF166FFFF14D4FD5E7B8B0439742A338B4D040521C283D2B8B4E5E4EE72522A55BE1E6CA939678A26C34F64FE0EE44000083FF166FFFFFED6DD3537445E8ED1A920912";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "1F7168FE7050E66562C2AA8CAC38C2EDAB195BB656BF9E8E30F12FD2FF00FC1CF86FFFFE0780E41FEE7EF84AC02C9590F3C628EC4857F646928DAB6B2979BF882BD22CB0B5BF79BFB6A814F19016FFF8FC1EF86FFFE00380F81839B0938CC320A239422F80DC2DA990116910B8E6DAF85F61EA46A5CB771806FFF378D7F1B731E0F0F03FF86FFFC10380D50ECED8BD0C8FB23E2BE908E88E969631331988111D4C198FA6C68B975A5FBBA000313ED6F16221E000F07FFC6FFFC10380EA7AE77D0E595E0F66CDCDE7688DD58E0E333514E07E2B8CFBF4BDB854FB319DCFF84D94DEF18F4FE300F0FDFC6FFFFC838053071BD6201CCC788C1E2265B42F0805FE63";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "720603F936E3746B07E46625888DCB482D49CFF10347E300F9F0FE6FFFFFC3800E3E37C23B10722C190BC051F7AEA23EC24C94320733F4E742CBE88C88117E307B8E37450FE2751F0300F1F2FC7FFFFF8380FEA2BBC2E033ACAFF9A7FA5882D1EEA843A428672997284873576C6FFFE5FC8DE98010740FE0B61F8300F173FC6F9FFFFF807AD0E4EA8B606381A2F3E90B211E90B02D8A03A6EE7639F1939404A2736D0B8CF706B9E50DEC6C1FC100F177FC671FFFE080F60918216440A6FC8BDB3FBF67076983CF729B4FA65A96699701F9D523F222EAAF0533F02CF1555FC100F177FC261FFF3CA0812B09A06138C631EE3E022AA6D47D12E8224503D1E8703B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "933C86C8BAE77F5F32FA5B5B8C176B5FC300F177FC069FFFC0A03C78608DAC8EEB8641B6139376A8EE8345CE46F3C713DDDADC45E6116C956454DA1B6967C7763F5FC300F173FC669FFFE0A01B7E06EADCDC0F4AFDFBC309A0839B25F840489AD60C25C0385373601B0366335E86B8ED87395D5FC300F1F2FC6601FF3FA051B7A6F4228CF7E54179F32D94072C49EC8344FCFEFDE4FBCEE6F3A1B7EEEC693104BB117DE6D51FC700F1E2FC66E1FFFFA1691C7D6AEC718E7C57D9F74EE2836058D7C80AC13ECA9E8749106576752B16B50B6DD5AA9AC2B51EC200E2C1F02661FFFF0092BBADB5A6E8CF92040A7587232131F7D95E3F99093E1F8C82ED9D86694F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "A1F7017D50F1357F771EC200E1E3F02661FFFF004005E58429B8751E60EA15D495510A8C168FA437A3102C0F97F7E2840D9F1976BF79D16868AFA71FC200E173F0266BFFFF0064D3DAEC4D2AF33ACF016FC5CCD302DCC69D08CEDB9178B6F3088E4A2C59D74710BB531FE293D71FC284FC3FF0266FFFF90063D7896E75EE9068C50481F74F7CFFB92CF1F4ED5F1E80B8F73323049FA2EB71534D6A16B5E3081FC28C9C1FF0265FFF9900264E0DB5269221DDC26B78CAE40AB59C4628C9E4F0D6B14F7BCC71E5C1210C741FC24C7851300C5FC28C9C1FF0265FFF9900EA4E86A5B4C12DDA96799D1972DE5F53454D782F9AC9FE7DB5EE5E045E49AD37F1D31879";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N36
cyclonev_lcell_comb \vga_module|videoGen|r~12 (
// Equation(s):
// \vga_module|videoGen|r~12_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~12 .extended_lut = "off";
defparam \vga_module|videoGen|r~12 .lut_mask = 64'h40704C7C43734F7F;
defparam \vga_module|videoGen|r~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "5DC8F7416C414F27148555F85D1E15D30F2CD1FF56233CC000780009FF67033F7BFC03B23C7F59F8FFFC1FB27FC7FE01A42FC613389FC44F87621236C618E29C9254DF2CB125125DBD0080000000FF80C0FF73FFD0FE000700F8FFEFFEB2600FC3872C396C3470843EA856DD5DE77A69FAE4F97968394D17EC2C3C200068000DFFDFC001F9FFF78E000300C00000FE3C001FF80F09C00CF342664C7CB2529EE9CEEF4C46F001D169B2A1F11CF8E000F9000EFF7FC300F87FF7C01F83F0001E38FF3C1CFFC3784288C363D8415A80A5215C81879CAC8F72F9EC46145709021FE003F1C00FFF400300FC07F2F03F0338009E183B1F1FFFF078A9365A79591B4EA8";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "120C5999353A1F088A04E35E28F92B0E07F003E0E00DFF4003003FFFD83E0003E3001E03FE3F1FF83CF8A266B5E8E3D5F00E0CDB227AB585FF3B47CEC4D412BEFFA181F003E0E0001F608380863FD98FF7070F001E8701787CE0988291829EC1A9A17415FAD1EC1AEB7F6060F330A1E1E3C5A32406E001E6E0000FFFC300033F790FE7830707DE0FC17DFF000382D2DC205321BDF8EB673B36F9B43FEEE630CA017C4FAB2D278EE000F6E10007C6C26613F031EF0080E01F8C18F47D7E0007F05BEA7E7239EFDD2A6B20F7C857C92AB7EC61EA0902A40380CCE001E08007C03FFF07003802079FFC00070183C0C07F803CFCAD70328E520E3CD6C59967FCBF45";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "7B499887D21CF2066F77CCE001E7E00FC01CFCC000310707FFFC003F0F00C7C1DE8007FC247408A0E9D8663757F92AEDF5D647CB654321C6691AB80ECCE000E7F00F801CF8C08307FFF0FFFEFFF0E0000E8180FFF8077BF4A7324E03873D1210D5C73CB1BEC77B7993572B9A0B888FE00CE7C00F807FFF060003FFF00087808000001F83218003FC329E06C424389A61730BE7E02C37CDB828DB897C72A4C1B90F0180E0000F807F013FFEE09FF00FC70EF0FFFE0F3E73FFF00F81B2BAA926A87E0A5AB3514DC400FA8DD71AB1DDE78653F90F03E0E000000018C004000009E01EFF04FF00000F3C77C003FCE1E1C6ED26A8C60A84251C90969A77E3D42FB4B4";
defparam \mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "76EDCE900E03F0E000030080FE80FC1F00F04FC3F8FFFF00387CDF3FFE031FF4AF7D00E852F6D8231A39300A505911F16D0EA3DE32820E07F8F7F08FC18100C1FFFF061FB118C00F00CFE07CDE0007002FD67F8C22036BC1B694F6E0C29459786F7DE87E9093B856C33803CF0F000F7CFC968100F623DDFC00FF0080FC61C0FFFFC039D610BA2492177B571FF734D352594627EA50FBF5876520033818BF0F0FCF3FF897FC000777FFE300FF0007F8C1C000FFC14C5849B19AAECC2D2470406CD79B0043B981A6E9CE4FE02EE01E3C1F070F91C0101382FF877372E3FF00FFFFC0C181001F071D154A0C629D1DB6AE430D1329044F23F7B7DAF93B1D2B957C87";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "09FFE0007F1FFE0081047F9C00001E70BF00067FF390821993958D10263CCCBFA761360636DE75B93815EA41C8709B08FFD608FF8001FF0FFE00F9007F1C00001EF01F000307F380609D6CD637CB40A9F3FBD77D624019F799B668105BACBC7B8D22FFD627FFC138FF07F21809013F0000001E70387331380D40E73674DF15E2757129E2ABA1501FC6340B0A56DE5B31E6B75A00FFD670FFFFF8CF07F7CC01213F3800001E20A2FFD038F3C6E88D197E61FEE36998B820BF842D66E45138B3EAD2087323A781FFD6271FFFC18F1FFFFCC50E3F3C00001EF0BD7FF038F856B1DDF813D48049EEB37501DCE5F7D4F78372674DB9236572B3067FD2881FE0078F3F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FEE0458E1F7C01001EF890260FE7C7FFA11752C82FDF8DDACBD3F7A249C9F10D7D6981C834ACFF3F1F4FFFD0099FE060073CFF400F9F1F38000012001F1FFF33C7FFFA577302C9E1CB00A836E51424A6F1BDBEE6898E82013F7E705FFFD00B1FE0600778E6408F9F1F380000120018FFF003C7FF44CC06F9AA21C8E0BEA6D2311EE6A9833B232E9FD412CB60E343FF100FBFE0700678FE50E48F1F3800000C0018F7E003CEFF69D6BBCD46B095871ECD872EB86B03A7E9309EE8445277B22B63FF180FF4C0FC07781F58C48C9F3800FF61001FE0F803FCFFDD6C83CB7DEBFD2142EA1529C77A4A3DB1EC48EA956092CC0F83FF1807FEE0FC077D1F59A700FF38";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "0000F1807EE0FE03F800DF5FEB3DA25D94B7B0590B6EA465B87A7CF37397BCB61DEC00020099021FE07C030FFE596780E73800FF0003F3C3FE01F1FF3CF33FC16E485FCBEDF2EA1E027895C219CBEB0ECD7E51B3263400D18001E07C310700596780E73800FF0007E783FE01E1FF178C35E534C678D89CD666347CDD05CE49BBC95BFB3CAAC3CF2400C18001307D78800059E581E73800FF0C07E0C8FE01F9FF599926095C9009FB66C7508BC748CF3EAD816B6E7587FF70A240C0E00009F081033F7E63F0F0E003BEC08CC1F4000043E6FFF3D8D9DFF51E6FA87635112B61DA88A779044016640FC84F803B00E00009F880033F7E6301F1F338BE0000037700";
defparam \mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "034366FF46E5AE7CD947E440F71D7E1EFD399B575BA46B13AC70155A011C00E00009FFC0033F7E600071F07C24FFFFFE670703E766FF72B802BB8ABABBCA85D0B9E6666586AC902317033F2BC857E10300E00009FFC0033F7AFCFC11E07C0000730EC70FF1FE06FF78989568F08D9698F47C5E61A929096DEE3B6130909CCC5D630000E00009FC60033F7AFC3810E07F80F02107730FF1FC06FF8A1627B92F3CB748702E203B1682BCF8EEAF7E00677854F4BC0083F00009FE60033F7BFC00F1FFE3C107FFFF79C3FFF08EF81F330379F4C7DD551C874682C9024FCF07354B6F28BED08BBC87C3780009FF66033F7BFC03B0FEE35907FF1E6181FFE3DEC0FBD7";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "0F1F01003FC7385362FF6620001F00000000838307FFF80F6C780597A3FD8C67E9C3C2DD2087B8319BD50F99886F0AAA3E07001F4F00F8C37CD3FFFFF4200D0FFFFF07000F831F00037C44E2709E0A05A3399FF2EEAA30D87E459251E00466C10A39F81E0107FE00009F00DBFEFF0660001EFF3FFFF83C3EBDF80FE0CBD24611BA3DC5DE74383BE329C2D845867180300CB120B0F00F06E3EF003F8BE37F07FF2720000FFF1F07F0F83EF8000F07AC0821F1E8EB7EFC8E8E53AACB9655D32A832779D887BC34F8C7CCBB01FF63C0FF7F62FFFF889C180080C000E07EF0C03F0FED9B1962B33F2B170F04946D887CA9D8EF3FA9C822FA669903F0003EFF003F90";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "7F07DB9478FFFFFF7F1F02E3E7CD4FF17C3FFAB3D9E6E04211BC1C30489667450A45E4CAC856098F574403F1FFC7FF00033FC0E00948FF80FFFF7E8303FF87DDC7FFE07C7BC4BBBA39BEEF5AC63870204860F9DE3B0D08677B87801E0FF10000001FC03F3100E000FFC0FF0080E0FCFC07CD01E0E033F7C0DA6648AC8C627E8CE9D40C6810D43A4C10E38A93EFC60FF800F3FC38E0003F1F20001F7FFFFFFF0101F81F810000CFA085AF1E643C031F63B44CE2FDB21D4FD17BD034BC2FDB5777E41E07F9000FE000C4E0280B00FFFFFFC0FEFF00BE03001F07800DE9218DB99A3DEFA4156FDC3BE37E084DAFAEFC847C13AB401F31FFFFE0C00FC000E084F000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0000FFF81E1FF6021FFFC75F1B1962290E077D3415E6ABC85F24335D0F4F8E47C97E3545403FFCFE1F80000631FF6007700FFFFF7FF90807660218FFFFA31F78C1EC62F79A2A86114D1A4771BE36503CB98601C3838750E3F8E63F000017EFFF240223E007FFC6F91E0267830BF03FA743E6261A70B06E6FF6F20BD9DF9FA1210C16A83CBF06D35F8E3FFC0007FFE07F00FFE7FF7B7C1FC03F3CFFFF003E61C0E0FFEF6F2CC37B145BDA9740950E676EDD1DD783B43CBDCFF43C2EC1C766C1FFFFCEFF01000E9FFFB7E1E014F8800FFEE10003F852FA00E36062546755F481CB8BA3A5D0292046915CD7397B3FF000FEE1FFFFC6FF9338000FFFF0E18004F000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "3F00C300FFC0B763A256DA8E4834B9CEFE542F718811787CB2284FBC031C37F07FF087FFE3FFFF00001C9FFF9FC03F0760FF7987DA0FF00787772172311015C9F12276FBC02B7F26542D5C505D052DD237E0FFF003FFF7FFFF04003EFF3F9FC0000F00FF718E9A0FC03FF46EA19C98C9F3F37794F5AE5BD39C4AD0717F7C725FE3ECAF783C38E0001FFFFF9BF81800E1F3BFC09E0000763F02FF07FC8DC5E2A29B145BB325572D5DCB82FD29B85971786A1C3BACBA1E998DFF07CF7FFFFE1FC3F00C003EF3FCFF07927E06FF0FF875CFAED94538E6FCB557A5EEF979D726E678433056EB9696321E818800FF4F7E07FE0FC3F87F081E0C6103FF88397CFC1FF0";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "8D9FB8B27900843E50D3FE918719D6FF3A5433F77599DA0BC44DFFFFBD0096C04903FC00000F7C013F7CC0000000B59E6A6176EF8D19604021281CE48828EB4712D5DD82E0D11467124AC44DFFFFBD0096C0490FFC00000F7CFF087C800000005EF47625D2D10FE4F73821761E12BE9CC382A56ABBFC4A033E82C37DCC61FFFFCC008800412FD900008FFFFE0273007888010A5ECFB14A96C6EABC20024CF89CB2245873A3681A59CB10172C137D8C601FFFCC008C004D2FF900000FFFF807FB003883003B53C8D3E4953E509DA48E9C50D0D89D290A2E507E5F519C4E1A253DDC601FFFCC000CC04DAFFD00000FFFF015DF00387FC0DFFDF82259E3ED7335EC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "0FA81504C78EC3EAEDB1EE7E998DB83ACC39FC66DFFFCC0007F8413D3D00000EFFFC0D8FE0387F0FF71C1094ED68F5225D000218A93010FBCCB6B1DE94243709475EB639F266CF1FCC0003FF01301C000000FFFFCD84F03C7E03D75F9C8194355B9702163031661C10800EC50FE04704C19C02055318E246C00FCCE001FF01101C000000FEFEC5C0F038FEFF9BBDC1E229A5F7CE70D5F90BFE3588627E2FA1780333ABD34DD0DD18E246000FCCF8010341305C000000F80049FFC000FFFE03303EA76B0CCE3EF325DCD7D4E304AB14876E91C43FAF3158A00B18E2420F0FCCFC0100EFB05C000000F800093F0181FC07DD531641141597AD2F61F2786C5EEEC4";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "4B5B67A70DDCBE2F0713533F0C6903B70E3CC0425031BC0000000E83E9003BFFDF18AF87352A9A7BF8102389625EBE91C1424FD315DEF10AB4744F1F853F8C6003B7FC7800035073BC0000000E01E93FFB00077011302DDD61BB7E83679B41169863F030302D7E21374C90DCD1CD3C3D8F0003B70F380307D073BC0000000E00C9FF790007F8616DF9E70A43165C4EDB04E849D6A5DA04362F7A33D94C183916283CFFFF03B7001C0043D400BC0000000E0019E0CEFFFC000030F48DFB1AC02C38676563BB0212B69F8302024A11C44C8F950538FFFF03B700F80003CCC7BC0000000E0039000EFFF8F80142A83497E15340E9EBFB6411290FADFFF5EE961149";
defparam \mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "23CD30967338FFE003B33880C317C50FBC0000000E00390F80001CF06DA05FA6769701EFE770129DB23990D90D83F49F216F089A85808C1C6FE003A0FC00E397C10FBC0000000E00391F81C038002BA30808794E14A81647921176DA9C717A6FAAD7A1F6A8BF70B29F1D6F900380F8FF0003416FBC0000000E003DC025FFF300ADB31F28A61D4C625A674081C64D982CC444AD40AAF6793C221B7FD627FFFFFF3F00B7F939317F0000001E013830FBFC03405647CA572D009CD9297522E8B045EB6F0B539430A4CD9A6EB0357FD60FFFF0F03F00F6E059017F8000001E00BC00FBC00380BDC05C2569FD1B1C9CBD804DD7CACC729DF910FA5E6D887ED9B0FFD6";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N54
cyclonev_lcell_comb \vga_module|videoGen|r~20 (
// Equation(s):
// \vga_module|videoGen|r~20_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\mem|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~20 .extended_lut = "off";
defparam \vga_module|videoGen|r~20 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \vga_module|videoGen|r~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "40DF004EAD482800680050239AA88A0BE0F85DF0D422660C4C7FFF00C47FFF8CE3FEFFFFFFF106338FFFEDFF66FE6ACDEC99A3B8E05039A5EA006A004D746A44D443F0FA5DE04E65BD2CC279DF00C07FFF886BFEFFFFFFF906338FFFEDFFE43DDBBEEC983DA53E28A9D8CA006A0049FE3BBC610FB1F84DE020FADD0678F0FF00C27FFF8849FEFFFFFFF906338FFFEDFFD05ED7A23D09D2E9D2D9EE7C64C66DB79D508523A327125965A764256A10D9FEF809C380CFFF87EDE7FFFFF000C3FFFF6DFFEDF347AA27CE4ADFAAAF1630C6600C0060C90EB47C2B44FB05E35BF54B7043FEFF09C3802FFF87EDE7FFFFF00643FFFF6DFF10D4B6FCB1F1C6B41B5D21F1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "0650B37AD04F682C079A685F09E07DADF20F87FFFF09C1C02FF183CDE7FFFFF00643FFFF6DFF6F745A1D8CF07175373F6EDBC413F27BFCBA6F44739AAB5B1B6043AB7AF3DFFFFF09C1C0EFF1C3CDE7FFFFF80403FFFF6DFF55DBF89ED467DE38B6D733B9E46100110DB25CA6DE9DAE5FF340C95FE3AF3CFFFF09C080BFFFE1CDE7FFFFF80403FFFF6DFF7F9980423AECA99C3E4FBC24A1655C786B944586532C8E3EF740C301CA3C607FCF09C0801D1FE0CDE7FFFFFCE703FFFF6DFF9A4404194AB666F4BD869C7400799890D98E2100012ADFBEE7415757697DE87F8709C0100C1FF0CDE7FFFFFEF603FFFF6DFFFBF5ACDBEC8C3848A886B71C443261984791";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FF2313C3D510E7412B6B1B16E57F0709C018851FF0CDE7FFFFFEF003FFFF6DFF99B968E42E19F37822FE1CCCE0665D6892F02F45C0BEF84CCF709DA1C5BEC03E0709E1B91C1FF0CDE7FFFFFFF3F29F3FFF6FA1FC0F53AF299BE1F55147865BB718525B065FB4032C5786E6539CB16663C03F0709C0B00FBFF0CDE7FFFFFFC3F28FFFF06FD159A7C61B92E4CDF5A3982569669DBD505A433B27AA06EAF4620FD0404CC03F9709C004C0FFF0CDE7FFFFFF0F038FFF006FBA571595AC6F79B17374D4BFF3364B1ECF919E3C483ED57AF56A07700F53E0319D09C06EE079F0CDE7FFFFFF1F038FFF006FCA1AF53DC87652DE6AADA18C22A25E48A1BFF488753666D1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "F509FA8A8D05C0019D09C0ECC079F0CDE7FFFFFF1C018EFF006FCC09B4E4BC97B67DB3BD4DD9100D3B1EA703BCA0A3FCBF08F59D8152B97BC0019D098064807FF0CDC7FFFFFF00038FFF006F83CBADF8B59085476884ED3692A04046DC702D0083C677E775973FB2539EC0309D09C004C0FFF0CDCFFFFFFC03038FF0006F2A19D20569BF7E19C9525FB7B0124091B048CB3543E8590235B375A751C5C0709D093F8CE0BFF0CDCFFFFFF807038F01006F105D4D83ACA55089AB454EEBA771485A167F56AAAE4AD3A035D190DC3809FCE4CE007EC0679FE8FFFFFFFFF8866387C8006FF1DA43EA7800E2D5D62DF120135381579CC78A7DB4F6F5402584695F800D";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "517F107CF09F3B1FFC000FF8068726C77F3F490A6F74426B5D24C6F7AD9B6C1FE797AD48711F2AB4CCB81442091CFEA2E37DDCFC107CFF9F240003FF1FF806380FFF7F3F632DD89DFC0D34F24E8F40C229AA1A2CE1006432BE7973AD155A79608C297F7F8A3F107EFFFFA500870039F806780FFF7F3FDD6AC47D8DCD38DC76B3155A2F9754A604FA9C663BDC846715525C554F6C91436307103EFFFF3BFF8F001FF0062F0F3FFFFF2C62A17F5B47148863A0815F00A1E009C4BA3B832434162215C27192DE78CD4FCF03103C3FFF1DFF06FF3FF006078F7FFFFF991C7B4E280B59351C67BBDFB60E3D48E2EC34CB175DF15214C6C66BCC271164340F103C3FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "7B007F00F1E00607CEFFC0FF663DB8F7D6C7F1E72748639E54529C7C43E4042AB798DD32F4C26671F0E590B4771F103C1C9F3A00C00063E00267CEFFC0FF45403953F2911CDE35F3D27E48FCBD7E9EA4FDB23CF30830F67208C5D6EBE29F250F107C1C9F3BFF4F00FEE00266CE007FFF0FB8F4FEC6A1DE51295F027B57FC33347524F3D0210F4FE0F542ABE75D0618B08F0F10380D9F1BE300FFBBE2063E4FFF48FFA79C400E3C57206D1AE7BD44C7FFFD8627547D758BD312E2A982D4A3564B7C27630F103F799F1F0000FFBBE2063E4FE049FF7DB90AD70EC2F4A5F6BF934801FE1898E755BF06012545A2ED81A21E848D55E2E10F103FF9990F7FFFFFFBE2";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "063ECFC34DFF49AEC503066657D22BCD28880080067049156BC9E1D01F347EA0799F6C554B15810F103FF9996EFFFFFFFBE2063ECF0F6DFFAD000738A9184D4581516B4D40FCC041FA9D736BE1BD3705BE20FF76B59D8E20CC1F103FF9986E00FFFFFBE2063ECFFF6DFF88AC11211FDF24E0859DE5A5C0FFE0CB3027C465F9B28D066E204FC316BEABBA3C1F103FF9986C801FFFFBE2063ECFFF6DFF4B916D65BEC8AF388FD24EE440003E8AA992E42B14435CBE2E20926631EC4A3F891F107FF9DD00FF7FFFFBE2063ECFFE4DFF40B9353694D08741FA33DE2F007F4413ADEA37E7593ACF2CBE9036223F979E6A791F10FF19DD017CFFFFFBE2063ECFFF4DFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "7F606D97E932A050602FAFF621FFC819A6DB2BA7620647A06BD3BB4B02B4D973CF1F0DF59FDF18FFFFFFFFE102338FFFEDFFD752F6212A263F1776C8058860FFC0198830E6BE990027A0EBD3C70C9B6100039C1F0DF59FDF18FFFFFFFFE002338FFFEDFF5869BA250797E40F896C266000FFC018F42F1A345030A6A0EB936FF77141A5C69C3F0D779FDF18FFFFFFFFE002338FFFEDFF76C0C49772401CBA0DB559764000C400FD471CACDACAB6A0E9B3A2C60D92EA46FF1FC577FFDE00FEFFFFFFE002338FFFEDFF002D66229C77F23EBF27D4EE28004C007B64A4708A8F20F84DF128A24AEDEEFFFF03C477FF9C03FEFFFFFFE002338FFFEDFF6CA1D41625CC";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "7CE4CF007EC0679FE8FFFFFFFFF886638788006FE3237CE884AF77F7609C8489E8460D814BB9B9B55A3AEAA8058FB39B800D7CE6DF00FEC0479FE8FFFFFFFFF88663870C006FC6A7AC1151AD615B59F0E2A841B37EB57E7C3471D7A3B213C4AA120A00097CE63BC0FEC0061FE8FFFFFFFFF88663800C006FC057617580FE2C9BFEB0E826BB658F7459D94703F8EDBFF9CCCA032710403CE63BE0FEC0123FE8FFFFFFFFF88663B008006FA732BCF1846F82793D81B12608733004BF8D307CBE2D5647C45252EB40C03C663331FEC0327FE8FFFFFFFFF88663B100006FD884886AB8975B4EC8C44C3C5991966D4BDF580D2F21BA079C52E75A66C01C663331DEC0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "307FE8FFFFFFFFF886639180006FCEFDD33A0FED93BC6DC110F5E56F2E355908D7937FFB412AB97DC7F967401C003370DE80307FE8FFFFFFFFF8866380C0006FCB33475C4363D33A61F401C45B3CF782FBD7B5F6745AED9BFC5BEEEB4473FFFF33728EC0427FF0D006FBFF4BE7FC811F006FE44B4CECE8C35335C4CC057BCBF56026F78B3850DF93C591B50B58E80F73FFFF337206C0427FF0D0063FFF4BE7FC5FC8006FD0C4805E6097DB1F8100053498A4646606CB422C49F2C65135ABDED10E73FFFF337026C0407FF0C0063FFFEBE7FC5FC8006FD299C5BD010810C122480202041F732FFBE231E465213E574E2404D48073FFFF337062C0407FF0C007F8";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "FFEBE7FC891F006FFA28009A35D42A2C1ED80C55F82E56D127318E1F0200C2284EB7BA801873FFFF3BE006C0407FF0C403FCFFEBE7FC8FDD006F7D1E87BAE4B951F52B40086EC8A434E8FDD1013C64D99DAC2ECEA04B3E73FFFF9FC01CC0487FF0C4030FFFEBE7FC5FE0006FEBF417B58ED8F7E915800ED2AD28194DEABD5F69285FB3A22A512F0A7F73FFFFCC00FCC0487FF0C4010FFFEBE7FC5FE0006FB8B92CF6791C9ACDD98008EB3697A19240B6FAAA35A3F0FACA5682A93C73FFFFCC18E0C0497FF0C0000FFFEBE7FC8FE0006FB8F3327A1BB04C3D440020673D221F9C1C7F1ABC24E770507AB136FCCE6DFFFFBD00D2C0493EFC00000F7CE0FFFCC000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "003F638DD9480985BE67F50004138AC8B230DFD326FA2083C68F7E31685FCE6DFFFFBD00D6C0491FFC00000F7CF8FFFCC000001F6A9D93A2CACB1DF8F9008E4755C7543B5B5A96B178C87C75794EBB5DCE4DFFFFBD00D6C04903FC00000F7C007FFCC00000FF7FD84EBB02F1EC198B0006306C0C1D222493C926382BE44286F61D26CE4DFFFFBD0096C04999FC00000F7C003EFCC00000FF485D821CAC447843610033550809D215E7D62E35B0211EC7BEB9657DCC49FFFFBD0096C0491DFC00000F7CDF3E7CC0000000FD970AD9D10D794EB9008CCC20DE340C7503EEC9A095EB273DA2B691C44DFFFFBD0096C04919FC00000F7C007F7CC00000FFC5C3836D";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "7F76F5373AD5B7E1CD073A68FB760A40E30A41B941D3FFE344D75860412003CE7061FEE7667FFFFFFFFFB506824D470EF8E74A12D27E93EAE86935FE7B9DC4153727314A911648123FC331FF8E6E410003CE78610EE7666FFFFFFFFFF6CF4E38082C85AE71A1E0E24E8C65DC7E32B095E03E39526B6BFC9B6EE10083E1FB59D3418001CE78611FC7666FFFFFFFFF748EAD4595EAF43715F526F62291504BDB16F4A11DBB6683F87BFD8121830C831E16E90E41CC20CE7961FFC766FFFCFFFFFF3383C5754EA87F8C6B19CBF97C4BFCF1F8AEF4BC1904AB93A3A00644E6C10893D4EFB11E410061EC7FF13EC7F60F33FFF7FF113C7705383DC9D2794E72C1176A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "6DE0A5F270B667E73B1271A045DFAEC080C980C5BC3E410061C47F43EFFF261FE1FFF7FF8F35E5825E99E6182C6E440F6B34AB312C8619EE9E40AB2D65A06C97FFC080A79525463E41006144CF1FC3FC260FE1FFF7FF08AC23CE2779D877E67306893963E430324E6B9E0B78CCB1A7A43C1E6CC0011FA9CAC53C41006366CF1FC31C0600E1E17FFF3C7BB2E212C01E9300F66471F408DBB71E7F8B3A4F00B20C9AA57FA4E500FE86367E687C4100E3FFCD413CF8067FE1E07FFFB5D966468E7132FA976CDBEF0D1A3213093B7BEF932DBBFCF1A5DFEAFB877F70FE0CBE7C4100E1EFCD703CC0063101F07FFF1DC2D1F591F97D0626121B98C25E0B24AF29989C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FAB011C759A57CD8E3C77F9E39881F784D00E1FFCC790800063801FE7FFFF117D75CC11D1D1445DF1CDB9189C135D82DE886AB82070521A5BC298D03F7F2D477D6784D80E1F38C3983E0260F07FE7FFF6039AF01660EFB835FDE6E811E3B0A5F3E09D0A80C86F8D581E43A2C2E00D9B1761D917C4F00EBEDFCD9FFE106061BFC7FFFA5240877C9FE4090B1F1F8885122E9BB66AAE23BCFC6B45C9AA42A762907AC4A7452907C4F00E3EDFCC33FE0062E0CE67FFFF9A40EFB0493B933D8D30AE7440E915ED52A98F7E1BF010636214892520322A99FE9907C4F00E3EDFCEE7FE0067CA3037FFF791147D665C20CFB6834468253505E564D181A5C659A4ED536B1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "6A781F8079D224B5907C4D00E2FDFCEEFFE006FC21037FFF09F290AC228BE6D4279232E0AC1CE2F12E186CF09D336A3E123C497CFF005E8CE4EC907C4D00F0FDFCCDFFE0027E2EE67FFF7B4E764FB69988E1ACC84D707A8947266B1AB37539357CEE0A3A68709703DBDFD29D107C4900317DFC01FEF006060FFE7F00E22C8554D5DBF39342F5A651F2DF766CC27291716FA01A0C8A32687A2E8F2B02E5F6107C4108197DFC08FCF006060FFE7FFF625633FA3B587FE04EF61F760CB213A7ACD9778F4083DFFD98B63FEDB83FCDA614A7107C410C197DFC4DFFF066030CE67F00A6F153ED8BC141148EFC0D14D50CCC7E78B8F22753D3645936C2DA5EFA2556A9";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N12
cyclonev_lcell_comb \vga_module|videoGen|r~19 (
// Equation(s):
// \vga_module|videoGen|r~19_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~19 .extended_lut = "off";
defparam \vga_module|videoGen|r~19 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \vga_module|videoGen|r~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "D0AA2C7580175E74B1CC654380B6AECEF985E829F35CEEFFA591F0FFFF9FEF000BFFFFFFCB1FD07109CAB503C271903EE9FF9E8C02C24ACB7F4BAD2A7B7799999C67EEDAE3D124EB6EFFA590F0FFFFC0EE000BFFFF1FAC784FCFB068E5EB482158C179AE7E307BF7D81A078EA5335A3ED8385AC3199B2AD9B0927FFFA5907000FF8CA6000BFFFFFF456DF2A80539899C78319F6F0595830B3474A9EFEA8615B55EE8F2C8EBB9952DDED0DCA87FFFA5907000FF8EA0700BFFFFFF016F40296BD351F9F48EFDE6FD5BCD3A50398AC3A0EFC2A5858FB7458812358E9BE3051D6FFFA5103824FFC0E4E00BFFFF1F1C28C8ACA358C1B65FC6D5ED9C165427C505635E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "0365D9E955241DFE37F24B9F4AC2CCB64FFFA5983875FFC0E6004BFFFFFFE757640565249D42DB4CCB3C301D52E286F673700CC684EAFAB5B6CC85E2E04E70C0649B16FFA5BF3855FF1CFF604BFFFFFF94ABE408944FD409676DCB532FC197AF8BE00C49C0B910AA4DA1978D7A9D06CBA9D7657317FFAC99B05DFF8C26B07BFFFFFF490787CF1F719B15AEF9F20AF154E93E7FF42FF18D2E8CAAB29A04E2DD455C42EB3DEFAC17FFA5993855FFC0E6B07BFFFF00C525C2EC528EAB6AFCCD637809BB32244A22BDF12A0DDCB95D60CA4D8D855C8660A5ACF617F5AD1B30F0FE8CC6007BF0FF001925DDE8041AE49D19D8E23CFFD250C5BE1D3B406C0401115AAF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "C7830DFA3A7045EC6BA357F4FC1FA3B2383FC600FBF8FF001390BBB7B7F4ABAA2539B77D9804DD97BE90C135542BA85A4CA573D3815B85A41EC3016357F0FB0FA7B2383FC600FAFEFF00FEACED1B4D3072B3AD7BB1F978A1ABECB5C7ACD6043CFC5A7856E3149538E47D6C66272C57F06827B1B6391FC600F83FFF00D7349E07CB987980E6F23C277D5B03177D37462AC505803A00977E33F32E73A77E3D9281C7F0290733B3391FC611FD07FF00C942AB79684AE8AD9EC4F5285129C64FA2EDA06CB4A600AE14BE51713BB7F985D71EC092C7F0AB07A7B3393FC631FD01FF00553464FAE5C039ED246F51EC3DE0A39B84D8A2F0772B65C3BE652BA4BB41E673";
defparam \mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "E4787C59B2F3A03877FF301F7F49EFC3FF007D85CCC5C58ACD4D795E2862271C315BBFEDA3C88F8AF3D384158A6D06C306B15661846496F3B43C77FF301FFF006F81FF00CD1DE1BE5CFEE5CE2133474D2E1F4E1307F8E2573E5DF84184771F92A32E08645353BF1906F3BEBC32FF303FFF00E001F8000B9D4308BF84C520EE2220C139B1ABAC262BFFBF1D95882D87A57B79E8DC48B49DD3714DC7F3FF3830FF303F3F09F603F800A707D8C6D4E3748DC560FD5EA39420506900F4B61CB2409A4D80C3B173B2D08B7B8DADC087F3EF3130FF303F3708F61FFC0037CC6C7026E6BC760937F63EC199E8A1099F62526D100EE56854521EC95D1C209446BF19A7F3";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "E93D123A8918E42EE916910A4388A866D36233F82D8FF9A5E578CAE7F86176FF803F2E6CEF73D1BF06BB2E3245D88ACF5797CE0406F6AA23E4D1E0280161ACBF1AC78488173C2F8FF9A5E67CCAE7F96076FF80BD92C3794DB65882E3595C3A71715980427F45187EB578FADED5C89CDD7B3D6CA12BDCEC7C2F85F9A5C63CCAE7FB6076FF803D2F79EEFA510A85BF2FA7B809E9FAFB7498E9870D1CFC6A4A95DF104C7752EA0EDCEB0CF02FA1F9A5DE3CCAE7CF6076FF8042B8806F094AC05EEE06CF27904106B19E16CC994C81174AC4F729BBA307EDC1B2FD6C28702FA1F9B59E3CCAE7C66076FF80E8D813E9C84627460B8146FA4EAC74051AAB253A45CB62";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "C5F55428FF62AF19C7E6B493ADF03B81F9B59E3CCAE7C46176FF80C24EB885CEA582F01D6C2BAAB039B87E1FB73DD8793BD0AF29E7E1E988B2ABB7E6105A0D703A81F9B59E3ECAE7C44176FF8042DDBB4AFA5DF065A9DD0C63860EEA817C0659951D5F89C83DF9EE9A9D4717C43131E621303A81F9B59E1ECAE7C44176FF80C2CEF8B964C75D16339164CB845E9684812BF06AE2C09D8CD942093FA4EFC4C10002765EEE2F61704FE6FFF1EF92157FFFFFE0F01D92D52D8D11C39545B970C96E1582B143A1293F4BAEC72D0A8E394601FF101FF255262F61F04FC6FFF1EFC2157FFFFFE1D64E8A6C40019A84363902EABB09EFC419EF17BBBEAFE3C0923B04A0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "EB3E1C942AC009322F61F04FC6FF71E7C2347FFFFFE39744D1158F94293C185AFAA6372698411600CBAEB9503AFBA68D0E45FE03B5B7D22D74A92B61F04F6FFF75E783347FFFFFE1B3FE7B63DDA1317BBDBC49FF6A45798F52E2B98DBC43B8BBEDD332A21C0CAEFAD19618B63B61F2CFC0FF67E7E7346FFFFFE028374ECAE1C27E1FC763F6D97BB771EC3066C006F5536015AAAD39169DF9EDFEBA7B0B9A3161FBFFB7FF66E73C346EFFFFF08D81FF001298A008573FB6CB02ADC6BAA476F189D55FC32556ADCAB5CEF90178CE5D39B13001FFFFBFFF02E71C346EF7FFFFDDD5A47164251AB30F7463B610BE35508F8ECFE463FCCF8D25ADA59781C2001AD6AD";
defparam \mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "6E9A3001EFFFA6FF02E7FF346EF7FFFFC961B5B88FA75C8084981AC06EA8B6FDD1B1B6922B23A725D2477E18E0867E67463DF9CE0001FFFFBBFFAAFF5C3C46E3FFFFDDF2CAB83AA72ACEEF0FD30ED6AA97B3F87F59E12B35C7E2ADC5425B617C3E2B08CBC6680001FF77C0FF8AFFDB7C4FE7FFFF2F349133BA1B6AAA5B275F43346474EE3F98077E27BE0B2292C1D5C1D9F002C8BA03B1F10001FE63E4FF8AFFA47C6FFFFFFF02BABEABBF071F9DDB939FEF8F7D39B9C12B8CC83429BB9BD6E7409C938302B1B99EF2F80001FEAAE0FF8AE7A47D7FFFFFFF95D2EF4AAD78F00A08ABD12CB595FC33CE9999785BECBB7929699238EE871C636523C0450001FEAA";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "E7E390FF303F3F22601FFF0082AFD2B70CDAC09701C8B0099F9F616618AEF47293BEFD25B0A547CB9324BF8E7BBCEADBE7F3E47380FF301FFEB6601FFF00DE4A1B563890D7CDAB95113AB757EBF1E6459DAB5E157125D032D88F8CCDD6BE96FBEE2A6EF3E87F80FF301FFC02601CFF00EB370991049EFEA9B97BEF933053F05344FEB835F07144E91CD40B27F4B29A7D8A130C406677FC3E00B6320F3E0CE0000E007B8921E7CA5BF026375A924DC5E81256BC65172A09EDC6EBDFE43D2EC38EA3BBFC82A5256713FC3FC6B6320F7C00990E8E00D926ED80694112A91E32F4C11CC22CBEBCE9800CA33C9AD224F5401972C63E5A89BA770DA70BFC3FFFB630CF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "7CC0070F8E004AC10A891F48F65DB3442FCFD5FB1C54A33238AFB2517DE5E9F5BBB0A8DEBC7ED674F6FE87F3FC7FFFB630CFFCD87D068E00B9FC01197ECFD95046E7AF0A3B92BCE7C1EAAC6C5C15C545EB73F8EF6F317E9491B7ADAE5373FC7FCFB679C7FCD8000C8E00AD8AF57D31E7F6C1F7E7BE2CD8AF32FE60A62C4A5607222A86132A0293C71C27F8F2534BF8F3FE7FC4B67987FE001FFE8E00BD43A96154B48E754CDB8E75681A7B5B677D7A9FD81701D41E4B834515CBC76D06D669E7C8F3EF3FCFB6798FFF0043FE8E000ADFF9D469ECB95E74A10FC76E461F0198F3C9B24D2750D69F0CBCAA264113ABA5C2F1968077C73FFFB679CFFFCC479C8E00";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "8864749382A6F73E3E55C02F4FFECDF0DD8F1F371BB1D7D46AEB60D63490202E9D034FD8B773E28DFFFE35077700661C8E0088B1257F2E9D6E492A9D06F9152431ADDCFC19A516BFF5649261CBEB9422DAB82A4DE00EA373C329FFF87506F704660C8E00B7F99C08D8A37394C87F30367A44515510926DDDE21DEC543DCF0B263B9B3F75458A949DA173C716FFF87C0EF706664C8E00200A713B86A724506D52B3AD522362EEDB31511EB8102A7B9E65108DF86ED59CA8FF1450C973C732FFFF7C1CF50066CC8E003E69D0F09789164754E6F865715F0BE231008802458EC5FFB50E914717141F7E8A5DD32C6073CFACFFFF7C1CF700E64C8E00CBE834978CCC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "8D1AC39D3850414CFB1570F5C4C383949FB632687F8B678D44464298F2C56073CA4FFFFFF81F7700E01C8E00C6D52823382472A18CF1F62FA64AC62B38F9B60E3B34D6E2B9EA1531BB33755AD67C20366073CA23FFFFF81F3600091C8E00AF0F1526E111BD5826ED1C0B546CCA40AC77F15331EB0917E188174B8E254722149618D12873DA7CFF00F81F36069FBC8E0068693FC8671F46DB33A602DE9DEBD13C8A931FFBF8C193AB262531D8AE9F63C77DC6FDC6A1F3D24C1F00E13CF86FF00C3C8036EFC60C177FE1EF0E0AB8E9CD8E7A4DB43131C68187FD5B8F4CE59A9E18F10125F7D21C30F3CF20FF00F83CF86FF81E3E8072901DD0343C14E73F04E22D";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "83FF08C7A47D7FFFFFFF232D368FFA0749D5CC5E4FAC8EAB05674F67B9FB63E8AEBAF375A6D8F06B1036FD7A4D440021FE8A81FF08C6A57C7FFFFFFF79028111208455B9EBF0857C8165F3A7A1A6E4E761C9A2D837D408BE8CFF138E169D522407A1FE1B78FF08C6A37C7FFFFFFF4BB29DC25DF36F9A74234C2ED0FB8E66FE5909CAF19A83FFE03AE8A1D08813D55ED22AFD0FF1FE1A58FF08C6AA3C7FFFFFFF014BD5E817FAF19FCAB1C61C5E05D82ECF2B8BA1EC5ED3B2E96D254B8172EB72FB935B360FF1FF11F8FF0CEE69B47FFFFFFFFA845B1D2801DF1B20A3FF06ACAB0C0965B6783DC884BBB7BD0E5AC4D0D1909298A470B30FF5FE1178030E4E07B4";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "7FFFFFFF8B55DE4B63533FE66051B31AB44A98F4C4D7CEB21187CCC16BC1A89F3A1B79EC94FB14FD0FFDFC117807094EEFB47FFFFFFF160ABC29E151BF8E31EDD8ABAD8E6280367412A737887A3F9E50C06C6AEE17D69FA11ACD0FFDBD1170FFF197F8B47FFFFFFF9CF00EE45170C253D6637C96E82EC316A43AB2E8B9FA86627DB5C93191094466A5DCC7B30FFDB51133FCF30470B47FFFFFFFBA786B9A7EE8D2FF5D1050877343784FA96955F2B7EF0888B8E4373BDE5ACEA815EED94F0FFFA51133FFE1947FB47FFFFFFFF3F5F15785ED1BDF22E8FFA407708B01D6DFAAC97D86C159B3E0004EC76E153A33B128DA0FFF851133FFE1B57FB47FFFFFFFD880";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "5A8B287195A7682436FD9611BF8F0F6DDFF8DD57297330B3034759108B25722CE8AA0FFD853173FFF20777B47FFFFFFF904FEE0E4BB4F8C453B403D8C07603FFCC7EC0D4E8149FB20A46655B3842AF76429D9D63182FA583717F6159FF39FFF9FFFF85771845562296892A0377CF675DEA81C3B45EC900D82D2B6B2851F04826331C13D304A5002FA583717F61797F3CFE0BFFFFEF6AF79E20C1C2D75701F59AA79B8A893C281ED8218C53A3BB03D4A3204C8CE451F0FF83002FA58351FF61797F3C3E0BFFFFBA7EEB6959C3140048601B6154DE80922B67203F7F18A4C036F1202264268527763DED14002FA58371FF60797FB081FFFFFF36ADD97B7473524F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "5697F955624381072AC34FAE71E7E4FCD55ECF01C70E4F02E51AF68507AFA58370FF7C397F300CFFFFFF8E836B7F462C1C7CB0995C6E861B0A1C15334F53757D658E04DA2E6E4E9716D2417A95383FFFA58370FF7C3B7F00011BFFFF70B934C7FAD323BF2F5A3BF9DD076E4C855EBA5B157F6E72837409341771F487361612C57FFFA58378FF7E3F7F000119FFFFDE65A1EFBD5D1987154DC11627E557EA166D423B617B1AC49A49EDE805986C5B564875357FFFA5837EFF723FFF0089F9FFFF51C988E980A0E9900B6E39D911CCFBFC3F85B45C2F0FC10CA41A48C69F11713D16B487CACEFFA597D87FFF3105200BFFFFFF81E7C10C64B5762379DC7AFB0A09";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N18
cyclonev_lcell_comb \vga_module|videoGen|r~18 (
// Equation(s):
// \vga_module|videoGen|r~18_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\mem|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\mem|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~18 .extended_lut = "off";
defparam \vga_module|videoGen|r~18 .lut_mask = 64'h02138A9B4657CEDF;
defparam \vga_module|videoGen|r~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N24
cyclonev_lcell_comb \vga_module|videoGen|r~21 (
// Equation(s):
// \vga_module|videoGen|r~21_combout  = ( \vga_module|videoGen|r~18_combout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~20_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\vga_module|videoGen|r~19_combout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) # ( !\vga_module|videoGen|r~18_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~20_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\vga_module|videoGen|r~19_combout ))))) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\vga_module|videoGen|r~20_combout ),
	.datad(!\vga_module|videoGen|r~19_combout ),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|r~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~21 .extended_lut = "off";
defparam \vga_module|videoGen|r~21 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \vga_module|videoGen|r~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N6
cyclonev_lcell_comb \vga_module|videoGen|r~22 (
// Equation(s):
// \vga_module|videoGen|r~22_combout  = ( \vga_module|videoGen|always0~0_combout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a [4] & ( \vga_module|videoGen|r~17_combout  ) ) ) # ( \vga_module|videoGen|always0~0_combout  & ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & ( (!\vga_module|videoGen|r~1_combout  & ((\vga_module|videoGen|r~21_combout ))) # (\vga_module|videoGen|r~1_combout  & (\vga_module|videoGen|r~12_combout )) ) ) )

	.dataa(!\vga_module|videoGen|r~1_combout ),
	.datab(!\vga_module|videoGen|r~17_combout ),
	.datac(!\vga_module|videoGen|r~12_combout ),
	.datad(!\vga_module|videoGen|r~21_combout ),
	.datae(!\vga_module|videoGen|always0~0_combout ),
	.dataf(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~22 .extended_lut = "off";
defparam \vga_module|videoGen|r~22 .lut_mask = 64'h000005AF00003333;
defparam \vga_module|videoGen|r~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N8
dffeas \vga_module|videoGen|r[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[1] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "BE7F08B188123AF3FD1A3DBCC192B6ED8D0E605A2CBF317260F09BADFFFFFFE3006FFFFE07FF71F8DB003F70904C5014D2734E2BC18FF0394B6C727195D6F06DA27172B406D1B83F795264F0370CFF07FFE1006FFFE003FFF9E67D33E2AA09E6A9404E87D7FC3CD9100F0DA8A48AE8DA4D0E8C00DE11ED8930FF5C12A7F04557FF0FFFC0006FFFC003FF84C7C9EA269232F3793C17CF961A74B9CB33416F2DE9E9644A8D7FF81013881E7BFF1C14A7F07B7AFFFFFF80006FFFC003FF9514740E3403857911459E1FDE2A8D94FA4D31DA40A54909DC104BB91B9CE4D9F4073090AFF05123FCFFFF00006FFFFC83FFAEFE954D908D91135B1DA7DE7245660B000A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "96FFECE289FF635B7D13D80C0AC52587705BAFF0AEB1FCFFFE00006FFFFFC3FF54988E3C083C94AA99169E472CF102603C6317736B1D8582F32C9A1B02026D10D007F85F6FE084FFFCFFFE00007FFFFF83FFE4B43785D0B6965D5A0BB921A7B20E6FBD67C58B8ADB30D71858257D321B56880D06DF6E6FE0ABFFFCFFFE80006F9FFFFFFF7CE5FBF8325BFACE5216F04C506403E41CC47F4E8932790F3DA4526554D5DB579E0056EE6DEC50FFFEFFFE8000671FFFE0FF44611785294A182C0A9A20344EA7D107BC0167136E81F6F869D5AB09951ED6E01D02756C4C1CA3BFFEFFFE8000261FFF3CDF5BA1C0A3818B53DBEE6149E764992E9787DC3EC0CD71CFCD";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "E4D3AD089CAE25479B071DC36C1B42BFFCFFFE8000069FFFFFDF08F6CE95A67A25666A1A199F9451789270003C4F751D8C28036D52577ABFC05851E70B676FF61EBFFCFFFE8000669FFFFFDF3FDF98D8005C4B08AECF543632E7A4654632E7B13C0EC6B24A15299106146E1B22FF0B6C6F35A5BFFCFFFE00006601FF3FDFF6FDAD0B8A3398749830A134EF4FC188476AE302B26E7FC2EB82A96B885D66E387FD08E11D1C92FFF8FFFE00006601FFFFDF5EB53C75E08756EC188226B7AF153939647A7D33617153986A4AD5A04944F0F36FDD1312F2BE60FFFDFFFC00002601FFFFFF7618315376C3D473706FC75C81444227F20110603527BC8528A54AC16161";
defparam \mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "4A8169CD920A5F0260FFFDFFFE00002601FFFFFF59D61B9AFD93C5086519A9FBFD73A339F1D38345E6CCF96E3D52AB523A07E57EF1C9120B0E2CA0FFFDFFFE8000260BFFFFFFB844CFA81726E5AA12A7EDFC9E9F6EC6168B20FD04A83A79595AA70412599CA9AD8913D9A6D100FFFD7BFFC000260FFFFFFF35DF7A5747F15F991DBFA748CEA8E022C095B1926972DAA05D69D7C793E38050373D0AD0D531DDFFFD73FFE000261FFFFFFF05E9AFF56B6658C48CDA8A1BECE2B7F56B62EE91E86E0E4D56A52BF2A7A71AA04E9F2ED800EFD9BFFD73FFE000261FFFFFFFF10D20D10FD4EB73D5CC7B25CCCADED51C3104B02A5E9150D35AF5EE991D363796DE6ED9";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "2598603FFD7BFFC000261FFFFFFF02DBFBDF3AA8E317CDE1C978CD3C75365A345340606ADB96116975A57853D2BC9DBFAED809C4723FFDFBFFC000260FFFFFFFEB07AC1768FEA259591ED4C4315E32BE8B3B7850CAE889038D256B4C0B8905EB9899053991134027F9B2FA80006FFFFFFFFF2AE392FF251FD029F6ED90AC554E973D07DA3A0A382BA90016954D4C23D153B35CF91F72EFDA0027F9B0FA80007FFFFFFFFFE0B87A2C9C3C70C2757DFF08A2BF352C2E016AA22076FE06EB5AF8AD8D21805B99D91EF2BA30002FFD90FA80003FFFFFFFFFE2DEF8236767E32F0D2244A5EDCE9E46A05C72C7E7027EE474A6972F32DE9297945D9FC127C0003FFFB2";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "FA80003FFFFFFFFFE68D81FF1A3F11CBBD827DDA75B643777D004C94D1E27CF59AD45BA1510BD9B3CAEC3B435338003FFFFFFA80003FFFFFFFFFE4387964FFC6110F18FFA247356C1D09DEE708C545E470FA6529ACC18F47FFA69CF43A1CF314003FFFFFFF80003F7FFFFFFF9254A4CF151F3E6A7E11736AC66EB7F561E2BCD4457430DB760B7D01908F80A65FEF081C1004003DFFFFFF80073FFFFFFFFFBFE8C3F023BD794B1EE0DB2E7EF50F7547F2D82E082FB4F7A9D7B90122A79B7FDFF96A8DAD05003DFFFFFF800F3FFFFFFFFF27395547E47635B89E446C3789DFF37A9C5DB8191F1D70F6EC975A47B3800D802C7EC03480C0403FFFFFFF00001FFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "FFFFA372C9A9A9662BD6CF66B58DBFA3C931CFDE5CE08001984316B44361FEDECDC7483D2C01C5E0003FFFFFF00000F9FFFFFFFF58C2AC8A28B4EE16D821717C988BB56AA012C2DA323B88C62BE983827EDFC01FDF934C379E60003DFFFFE02000F0FFFFFFFF44BC3E5D2FDB450CBFA9C1B75780CAAB210771419991C9E3554A36953C9FC03F9B48F7A89E70003DFFFFF0300071FFFFFFFFF226410AE711F605AFD3813137B4CF56F2561F43F15AEC84AB4B30E13EDF003F351A75071FF0003DFFFFF0700071FFFFFFFFB41E3F20589F307ACEDEF332C3D26C8C1CA0E68822A7EEACB797D16E7E814DFF7EA43B059DF0003DFFFFF07000F1FFFFFFFF02B600B6";
defparam \mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "F4602034776FADA37BCCF5893B6F82C8A3522E8A2B6C9366ED80CFDE41A5C8BA4EE04025FFFFE06000FFFFFFFFFF95B77A30C62A7C670D869EE0EBDF82F3EC0071D947F1810EA380947BCE9FC78EC0B3781FFFE04025FFFFF0600F3FFFFFFFFFC7944BEBD716CBCBEBD21B37DCCFE61289C968C4E1D2B4648BE577ACFE17E79F9F6285272FF04003FFFFE060124FFFFFFFFF36B16010127F63317849BA70562661B3403CAB3A9DDEF76852A3125C2989CF7FE04F82952FF00003FFFFF000166FFFFFFFFFC5C2D574C14DF6FC702AD02D89B42DF600EE72318BE2E49E55A17130B51BE9F2696686482FE0003BFFFFFC00166FFFFFFFFFCADC5AC4A6399699B0AB";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "F192B056CD83BD9A46DEABF4B6286B8559DBD6DC09E2FACE08293BE0003BFFFFFC0017FFFFFFFFBF105BA7A8CE759C63EA81E84AECEC36BFDFACA4AFDA7763FE86D2D99E173CC54D31CDB0D13AC0003FFFFFFE001FFFFFFFB7BF10F39FB103A9F4922B41F6E837BB1C20946046E58A8F56D286C8D9B6D934B5170850996E2A00003FFFFFFE001FFFFFFFFFFFE27B516C26655C726BC1401707AB8D1013796968830B12469BD65E864AA2F0408545357DAA00003FE7FFFE0017FFFFFFFFFFB9CD5917156AC49DA3A4D20DAEDE78C405E68094FECBCF1A60DCFBBEC795BBE156BE33D4AA00001EE7FFFE0017FFFFFFB6BFC22186296410CAFC8B366D0931BA7AF6";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "48825777863F08F8995352DCB3FFFFF6AA762C1877E0001C47F033E0063FFFFFFFFF09CE0BC9969FF4288564FFCC116A29F26F7AD408B3ACFB206ECB51B6B6FE3E79D8E93F82F3C0001C47F033E006FFFFFFFFFF02EB4AB43C514F282B62F21E0EAB01C6F925C53B1B1496A36117C0B47CFE7CCFA14F39C1F3C0001C47F033C006FFF8FFFFFF9C69F2058883B5565BA0F53932BC3A567D5ABF8B29F73DF17E8F404405FFFF0EF04671E4F380401C47F031C0067FFFFFFFFF08CA8747638E5B027B3A6B4F86F7B1374873F83CB411C3EC4F5E63ACD3FFFF0337FA32D83380401C47F0F1C0063FFFFFFFFF5A774B91065B058F5A57DA0CD8A986E715620B56EE94";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "16A1FB6A0A2DDDFFE7FAE9473B2C33C0401C47F0F1C8063FFFFFFFFF2688DA2B9780180C59FC66F8AFD3D1B5DBEC03CF1EB0CB0C84A00BDEFFFFFF3631302938B3C0401C47F0F1C8063FFFFFFFFF2A1CD9A35E54D1932B714B04712BC8E52CDF01696F0AEC4EA442017DAAFFFFB8E0E07564B3E0401C47F0F1C80633F0FFFFFFC6558F5FFC1431519C4F3BC870BEDE48C0C3338D5262E8189706004BDE99AF8AB868BD98F760000E47F3A0E8009EF0FFFFFF3E6CFF9B9B7758915705D038B7C1280E9EB24210FF45CA602CA908972BE1374C984C5D3D0060000E47F3A04003FFFFFFDFFF9475B60797E2201281C728E2F8CC5AAFE4E594409BB053807DE90AC2";
defparam \mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "DCC84FDA276C2CF10060000E47F1F00003FFFFFEC7FF3C1AEC99AFC900191AAA4380C873C44E62C1B9826BA767C58A5212937261693B2371AF910060000E47F1F0C003FFF8FEC3FFB4AE20950AFC6E5F45897CC10F4CC8371CB2D49FAEA6BFE112FD0B82F722217004E9F9250060000E47E3B0E001FFE03FC3FF4AA65F3689629DC54276DA5AE7244E096C6B0403AB08C2C225E50B6360270CF348C4BD000000000E4707900000FFF01FC7FF9340AF7295984E0ED7E3995011F38E91F77D5FC154AD1B556CC14AD136B914F06479BBF80000000E47079000003FFF3FFFFF314C5603597E0C683DAB803F9C46BEE9F60A54637A03755AA1D448599738A98B0AA0";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "89680000000E47071000001F00FFFFFF8D8195C6349E7B3F701D587DE21E5CD42484429EA4125C9A7E914A391CD2F1A3C05E3FCF032000082701CC00002F807FFFFFB36C55E5C6F8C822E823CA35BDFB824C27F34E8D6056BACC9F816A115974318C62FF37820FF0001C6600CC00003FF93FFFFFF747E87B7E9D93D12E2189E004E64B49DFC38CD29DC4EC35C021B2B8CE07705B66A031321FF0001C67600000007FF93EFFFF41DD7B6A5116D56350DB5E9FC697C75DC122B85BFAF30AFC8C2179D0B6C600F80EA5D43A1FF0003E07F001C0007F007EFFFF07358389C632A1C02FFA5087E7EB594C28AA6FA532B438A4C01179289188006660848FDA000000FC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "07F001E0007F19FEFFFF395D3388BF9628BAEB27BE4E8E0563704300BDB23CF58A9AFA9D72FC67B7CCE9B617ECD1000000F0E0F001E000FFFFFEFF002D3033F0FA7B8FE9DAFEB3C98F035C0EEE050BA37CD8E8BDAD1D7A298BC6EB685F850B05000001E0E6F0014000FFFFFEFF007BDE99440FD08C7128DBE846723D53CDF4F0C9A2E3714B0AF41B7EF8A114B5598A67C911F02001C007F0090000FFBFFFFFFF1344F792AE17820AC70DFE4CF8FB49A764D039D218DDEDE72B1B7AC6C25DCBA53CC05C03800000C00FF8018000EFDFFFFFFF64C84135BFB9D50A8A1FFE9CFF7B4837002EBED29AD0C44657997AF792C5E3DFFF1D461A802000C00FF00180000F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "DDFFFFFF825065CC57CD54F8B83DE734F85ACD9AA6CE5426D5D2215020B13A80AFC776A93C895675C06000C00FF00180000FDDFFFFFF1ED8467A357641285F28BE16F0FBCCA0CE545813211FD9B07DE93B07FDB17142C7860922006000C00FF00180000F1DFFFFFF18627FBDD1B3424958ADD2C670A64594FA6B94EDB04C32290E3D3A8F9B963A96FF0CE2E8006440C00FF8068000771FFFFFFF0AA2DFFFF1C52A8E4E15B8EE00B5DE30647363DDD187FF14A33D3AA85C4EFE23FF9B365403CDC0C00FFE0E8100F61FFFFFFFDCEF407492995CAF52672E37007B923836A5AEEEA5CDC070EC4B3AAB961D979E3CB16733064DC0C00FFE0E8100FFFFFFFFFF20D8";
defparam \mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "0EC107E9B55F061AFA12C02101D7C12D9910A117AB605F0B7A73CD7FDFD07FF7DF6C6664C0C00FFE0E81007FFDFFFFFF4A7298D9862C159B223B5F0C5B1A8753373DF33AF6E48A657ED9320720401F801757505241C0808187FE1F0018FFFFFFFFFF6925239ADD87DA7CB148FF043B036ED6676788F179760FC89219A956BEB27FE054C3CC3841C000018FFE9C00082FFFFFFFFF01A9A2C3782B7154AD6247040A065E8E526A90CF218E33F3A21826EB9A07FFF02B3126E0410000018FFEF8000007FFFFFFFF0EC7150202E60C2C3D200D04C29FECC988A6738F06EF8DB99998CB8E2FCC3FFF86E6115B412000018FFE0000003FFFFFFFFF6CC3EFD5A62902A2";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N21
cyclonev_lcell_comb \vga_module|videoGen|r~23 (
// Equation(s):
// \vga_module|videoGen|r~23_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\mem|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  & \mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~23 .extended_lut = "off";
defparam \vga_module|videoGen|r~23 .lut_mask = 64'h00350F35F035FF35;
defparam \vga_module|videoGen|r~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "3223BD138B00010C92A2C228B62F61C4307546FF036728003BFFFFFFFD00093FB6FFFC00000000013F7CFFFFFFFF6C5622CF4E80364C4B000021FAC64008D6D080EA0AC15C48E2FEDB203BFFFFFFFD00093FB6FFFC0000000000087CFFFFFFFF134214F5E6B4F97E0A000029987095856724E40A783061C70229AD0033FFFFFFFC0007FFBEDFD900000000000273FFFF7FFF442E91430A70C6D27E4000292386005F6800E1DC2279D1608D63360073FFFFFFFC0003FFB2DFF9000000000007FBFFFF7CFFB7BCE75C585C6E271E400010D60F469F2292F8F252A815D1DB43C40023FFFFFFFC00033FB25FFD000000000017FFFFFF800044FBA8D58D5CC9171098";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "003C5134E9A9F47BDF862DB43A2E6A5CB80003F93FFFFC000007BECFFD00000000000FFFFFFF80F0D373EA01F626FB0A8D54012112AF361F6DAEA04108504CD6D27F720001F93FFFFC000000FECFFC00000000000FFFFFFF81FC3550F00354DB174EE12C010D7E352949AD74244E0CAF2A591443EF0001F93FFFFCE00000FEEFFC000000000007FFFFFF01006CA5BA61D252561C590E001FC57089F32985D458562A6F965675D50001F9FFFFFCF80000BECFBC00000000000FFFFFFF0001D4A2F7414409EDDB78C78012C2240A62DA911DA0131EAF8125F7930001FDF0FFFCFC0000104FBC00000000000FFFFE7E000032735F401A992B15C91AE00EE9270415";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "677D7EE602DCA6547B25990003F6FC7FFEFC0040BFFFFC00000000000FFFFC002007E894BDF31F103F2F315405CA1B6F19714687BD3122C028DB7AF8980003FFFC7FFCF80000BFFFFC00000000000FFFFCFFF80F078B511EC7783E9B178A5BBAFB4AAE85FB8C2ABF233521935B56220000FFFC7FFFF800003FFFFC00000000000FFF7EFFF807D7FFB6420041D4C61597381DF196B425E36385DA43E9BC7C74148A000000FC7FFFFC00403BFFFC00000000001FFFFF00000092189CD523B247FE19717C4BBD073182019314C400EDA8AAB43585000000FC7FFFF80000333FFC00000000003FFFFF0000F8E25441A862F60611D6C4E3B763AA1CFF829E1A570C7A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "142CC38C6500001FFC7FFF80C0003AFFFC00000000003FFFFFFFE0F0AEAB87D2A23A926648486CA345702E38131374B87DCB81CC123A0100101FFC7FFF00E0003EFFFC00000000003FFFFE3FC000ED569F06FD4A6A8094930FC3364E6042E3EA2161CD97CA546491B600100FFC7FFFFF0000BE9FFC00000000003FFFDE000300AFEE60BD9A5C0E50E235FA40F1E000C3717306F048A38839D77AFFC600000000FFFFF7F806CEFF00000000013FFF040003C0E444414C0320C1A483E76C1784E071E646900606F0A45032926DFFC600000F0FFFFFF6E026FEFF8000000000BFFF0400038030A7C9490B59386CF258AA645D4844B84694C7BD7B761FB008AFFFC6";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "06001FFFFFFFFE007EFBFF8000000000BFFFF98003902647D5B29B9F7A94CCEB763F586879C76FDCDD203D2954E675FFFFC607007FFFFFFFFE0006FFFF00000000001FFFFCF8038030F6DF9D5C5572DD1866AEAE789C6FCCC62E7BC1EBEE84232CDEFFC600003EC7FFFFFE1806FEFF00000000003F8CCEC00EC05DCDCC7F5AA119C9FFAE463DB435011F8E900D687341455888FEFFC600000007FFFFFFFC06DEFF3800000000BD000FC0FC46B9CBCFD32943C186C9E948B615FD3B000C9C77B592DBC31BF57FFFC60000003FFFFFFFFC02F1FF3C00000000BF800FC0FFD61002E495AF8E6CAD83D6C74117A507872C04C5FA6EF460334CFE7FC287001FFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFE08271FF7C0000000090F9F007C7FFC6C2931B77C99ED627E4EFF080874D6334A86DDE4395A8ED00BFFFC006001F9FFFFCFFC00060FF3800000C001FE00003C7FFFA94C58778C1277F6ED13711B1EFA33E2872F81EE26FD35C0FBFFFC004001F9FFFF8FFC08060FF3800000C001F000003C7FF616C8779BBDC583099677C4BD73AF2F80B0D2214FE5D160FE0BFFF0000001F8FFEF8FFD0E370FF38000000001F000003CFFF344351C2DF4587294FA9356FDDB761F48E7A9F17C9FDC64DE79FFF00000B3F03FFF81FD8C373FF38000061001F000003FFFFB90739D456FD8CAE0D8B61CA42F4D0564CCFE4C94380FCAB00FFFF0000011F03FFFD1FD980FFFF38";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "0000F1807F000003FFFFE51BF2532ECD8CE9B4DA1AA2389C609C04DDCA32D5BD1A37FFFFFF8000001F83FFFFFFD9007FFF3800FF0003FC000001FE00957D83134A2B1F7D6B08B1980FCB5D88AAC5C700C03FB74EEE8FFFC080001F83CFFFFFD9007FFF3800FF0007F8000001FE00C93FE8441A8221F2E5AA825A40563AA8345AF6693D0ECDB0C0AFFFC080000F83877FFFD9827FFF3800FF0C07FF080001FE007AF1DC77FC12B3B74AE1AA5EFF4F227D21BF162EEB01C27B222FFFE000000F7EFFFFFFE3F00FE0003EC08CC1F80000C3F800F2B378FFB4D5CEF45C8D04590891197D62DEBE46B586F40B001BFFE00000077FFFFFFFE3000FF3383E0000037800";
defparam \mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "03C3F80023F19525B02E59A03772B843C55C09DD415602433DE923D2FFFFFFE00000003FFFFFFFE0000FF07C24FFFFFE780703E7F8008C09FF2B2AD135F32B20B1C36E84108D0AB215A39D7A36D6E0FCFFE00000003FFFFFFBFCFC0FE07C00FFFFFEF80FF1FFF8003C66123BA1588E0AFE097AC09A03960CA3DD9C508DDE0FD21FFFFFE00000001FFFFFFBFC380FE07F80FFFFFFFC0FF1FFF800AA937798CFA5951639F6E54A950EAB15A300CD50F296A07283FF7FF00000001FFFFFFBFC000FFFFFC107FFFFFE03FFFF7000DD1F30E4DACB7E5DD25C726D698EE81285C4FDDF763007CD83783FF800000019FFFFFBFC004FFFFFD907FF1FFE01FFFC2000EE6A";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F0FFFF003FC7008C010099FFFFFF0000FFFFFC03F800000F99B106974B253C4575DC6186D528303C6E817F9D28E6F4B6FE00FFFFFF00F8C3000C00000BFFF2FFFFFFFFFFF003E000037FF2D28CB130DD085FAC90D7DAC3EA807C59107FF850510427F801FEFFFE00008000040000F9FFFFFEFF3FFFFFC03F40000FFF90D367D0CF4D825EF98CA0902FB61F7C890F7F27815D7426F000F81FFF003F80E3000000D8FFFFFFFF1FFFFF003F00000FF89251FD9AB08DC55A1EE20569D6CE1A68F1C65F2F6AB1E822F8C03007FFFF7FC0FF000100007763E7FFFF3FFF007F00C03FF0FCDF0EBB212B2C449A477D89E705001B714EDBCCC1C82BF1FFF0000000FFC07F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FF00006800000000FFE0010007FE8FFEFFC01AB384D1D581EF1559D92E18ECF5E183FB887BC46416CFB5FFF0003800FFFCFFC0E00000007F0000FEFC000007FE07FFFF8043258B2B2A2E333050DA8180A331FC823C49431B65EA18F7FFF000FFFFFFFFFF0000E000003FFFFF7FFF030007FE01E0FFCC9AC2B1CEE73229A23C9B99CFFEF4928A3C485CFF1DA081CFFFF8000FFFF8FFFFFFFFE0000000000000FE00001FFE00FFF020B007B4EB302B0972B361D331044DA28FFCDB663CB3C9710E1FFE0007FFFFFFFFC4E0E003000000003F000000BFFC001FF80020695DA2F8787B74D22ECD32DAAFAD9FC88B6E0054F871853FFF3000001FFFFF3FFFE087F000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "000000001E1FFFFC1F00387F6EA417862120353C616EBB9825EB804E8B2B6E3BDBA30DC13FFFFC00007FFFFFFFFF6007700F000000010807FFFC1F000023B32EBE99BF235F2B70DFE0AC9C237FECDB17A47BD940D2413FE3F81800FFFFE8EFFF24022000000039011E03FFFC0C0FC0277352F4522E77EF6CEC6B96AB064367E0F7093BB194CFC0DDB1FFFC0000001F80FFFFFFFF7B7C1FC00007FFFFFFC07E0000FF8A4F5B93F82EFB23AE5CA15FB7F5551CE7F6D141960D8C1D913FFF66C000000000FEFFFFFFFFBFE1E007FFFFF000FE0003FF9DC111D31CA6205B3E4110763EB88C1D30369F41363F279E800FFFFEE0000000006CC7FFFFFFFFE18007FFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "C000FC00FFFF662BA034313DDE075CBADFF4B3AFE81DF086DFEF3DBA63FA800FFFF08000000000FFFFFFFFFF9FC00007FFFF8007FC0FFFF82F8F16D013F6F458F096BF2E0CCC9630D8246FB8CFF52F38801FFFF00000000000FFFFFFFF3F9FC0000FFFFF800FFC0FFFC031BFBC1F3C8D7D85270037FE00E48868E082979FDD8781140807FFF8E0000000006407FFFFFFFFFFC09FFFFF863FFCFFF800D947CE5F774A9426AD0761788FC1E5C9278A7795127BA52818017E7DFF07C0000000003C0FF3FFFFF3FF00F8067FF8FFF000FB8E184A4708DBDC07EBF768DFBCA7033F8D79A4C543963A18017E7800FFC001F800003C0780F7FFFFFE00000E3E80FFE000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "0EEB7E89FA6821B9439DD58FE91202F8381FA6913CF0833FFFF800000018FFFFFBFC004DFC7FD9FFFFFFE033FFF800014B0A036C428A97F60B1AB5F4D43C14920071A6C859B4E5F483FF7FF8000000003FFFF3FFF001FFFFFFFFFFEF0033FFF03C074CC8B12CFCFAEF91A498F163794C14227B0C00DDE91FDE6703DFFFF8000000003FFFF9FFF071FFFFFFFFFFFF003FFFE0000F8DED967CDD5A130BF88A658FF888A0BA49651E855B86F443071FFFF9000100003FFFF87FF03FFFFFFFFFE1C7003FE300037F1EAEAEE17245860D68103A11598BE01AC85E013F3B267277001FFFF1C000003FFFFFFC07F00FFFFF3FFFE1E7C41FE000007F1E81D3944387A781";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "B848E12CE98E0043B8561D3F2337ABDB000FFFE0E000003FFFFFFFFFF801FFFFFCFFE1FC003FE00000FF626E3DCE3D1CA751CB505650110B00588765393CF72A86D3800FFFE0E000001F7F7F7FFFF90008FFF0FFE178017F830080FDBFD2BAD7B3FD3A5ADA70197F4A19006604B91A21097CD550001FFFE6E00000003FFFFFFF7900187FF8F821F0017E000003FD90930340BD3856E321784D2AD7A68FE604A29A21B1412653001FFFF6E00000003FFFEFF031E0FF7FFFE073E7007E800007FFC76EFA865B6FB7A56D089DE2B9E938EB0EE2E32103121774001FFFE08000000000FFFFF802006003FFF8FE0000FF80003FFFF70327E9900A95BC19E29AF5D783";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "F863192EF3036EC90203001FFFE7E0000000033FFFF007000003FFC0F0FF07FE000007FF88D6BDAAD88CB50EE54708D532893C7DBD3D21821C56C80B001FFFE7F0000000073F7CFFFFF00001000000000FFE00FFFFF8DF3214ADAD5BBF1E7EA8CB2500C58579A72C4392282E8B8B001FFFE7C000000000FFFFFCFFF00000000000001FFC21FFFC00215EBDE579FDC9E8E6F5EC5740DAD6C234684E8DA80D718B00FE7FE000000000FEFFFFFFFFF00000F10000000FC073FFFFF057F29ABBDC7489DB56F1BCEE2F26D802DC9E46F02B7E4D8B00FC1FE0000000003FFFFFFFFFE00100FB0000000FC077FFFC00F01457C6E70CB3B5A750FA0FFE265D51DC094408";
defparam \mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "1415018B01FC0FE000030080017F0000FFF040000000FF003F80FFC000038BA5944D10D39CD49D590AF73AB144C81EC72C658916C88901F807F7F00FC181003E0000F9FFF018000000FFFF80FFFFF8007FD67F1CFFDA920A2A1D7FCC13742B5A0F7C20290A4599D7C007FFCFFF0000000009FEFF09FFDDFC00FF0080FF81FF000000A55EEAE0F3436085FD9D824E2F0ECB92871AB02E8D1FF0870007E7FFFF000F00000803FFF8FFFFE000FF0007FF01FFFF000106F0178A9204FB608B986E62898FDC6E902B90CA5CFDF589E001C3FFFF001FC0008C81FFF8FFFFE00000FFFFFF01FEFFE00760FE5F73ED021DBDDD58F2F331177FCEE91B88E09FE7359CFC80";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N54
cyclonev_lcell_comb \vga_module|videoGen|r~31 (
// Equation(s):
// \vga_module|videoGen|r~31_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~31 .extended_lut = "off";
defparam \vga_module|videoGen|r~31 .lut_mask = 64'h014589CD2367ABEF;
defparam \vga_module|videoGen|r~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFFFF00013F9F9FE800000000000663FFF7FFFF0CA020A969DFD6FA13F424F82201D739244B7BBAE69908D8FC594ACF7FFFFFFFFF00013FBF9FE800000000000663FFF3FFFF736E2FE6F2C9F3EC982290BEBB73983260D55971491195303C5CEC83FFFFFFFFFBC0013FFF9FE800000000000663FFF3FFFFE443DEEDF3E728717C0600018903DC56337A4826075148723C5CFD62EFFFFFFFFBE0013FFFBFE800000000000663CFF7FFFFB34E056D6FB7CF2CBFB84802183C0260E59A0C7E8BD79D8A3CC45480FFFFFFFFF3F0013FFFFFE800000000000663CEFFFFFFCD0C2E275244461EA1E6808BF16F9031437C8E0D921345CA7CC30F28F9FFFFFFF3F0213F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFE800000000000663EE7FFFFFFE0E1E20D64D8374C2A4382BC9008D57DA71A1B353EDBBC378E13096F9FFFFFFF3F0217FFFFFE800000000000663FF3FFFFFF73141012CB175B2E0480340B87244916521B5316B055A19FCC31352FBFFFFFFF3F0013FBFFFF01001000003FFFCFFE0FFFFBA71227B399812B95F80008710E9A893DA36997EF126C463FC93F42FF0FFFFFFF3F0013FBFFFF01001000003FFFC7FF7FFFFAC460CAE328EA9CAD880060B98782000089132348247B502FC93AA63F1FFFFFFF3F0213FBFFFF00001000003FFFC7FF7FFFFFD96DFF053B3B49FBC80014F38E6860ABB3105BA03427D62CD9879F3FFFFFFFFF3F0613FBFFFF0000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "0003FFFCFFE0FFFFA577A277F47743D42480000D64FACC88633351D4E9C5D255CD983977E7FFFFFFFBE0013FBFFFF00000000003FFFCFFE2FFFFA394B3BEFDC3391ECB80001535463AA99E2E5E2112410EF7EDA9C13DC1FFFFFFFFC0033FB7FFF00000000003FFFC7FFFFFFF1854BC67AF0F33425C00063454176495BDFD721A11C133E9E927773580FFFFFFFC00033FB7FFF00000000003FFFC7FFFFFFF95DBC017F1045D88B40006228B288F309D6A8C95B0003EFCC9264C2EC3FFFFFFFC001F3FB6FFF00000000003FFFCFFFFFFFFBC4103291C1895D7C4000469AEB7D3E505B991EF20620A03F9A0D21731FFFFFFFD000D3FB6FFFC0000000000FFFCFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFF8C7DD56A8793066F24000F5CB0AE6CC179B07EF96002F51CFD209F9431FFFFFFFD00093FB6FFFC0000000000FFFCFFFFFFFFDD538E8F481C6BD39700021E580CAD17DA30781900420713FB11301831FFFFFFFD00093FB6FFFC00000000007FFCFFFFFFFF9E789C5C78779BAFAD000135698A18B63A6DF23D18019306821EB4C231FFFFFFFD00093FB667FC00000000003EFCFFFFFFFFA05F043A7779A84D22000066825848088E3F818E20A05F4F82585D9033FFFFFFFD00093FB6E3FC00000000003E7CFFFFFFFF6077AB454611AC9A1F00014F82A484A0ED84CB622021B1A7034137083BFFFFFFFD00093FB6E7FC00000000007F7CFFFFFF0077CD981E";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "A4132D00BFAC786EEAB47389204F6052F5912B64B36C001F30CD0699412000018FFE0000007FFFFFFFFF34372D85480F1D9F3E472F48EC81AC37FFD0F31E9B70F3FA62D1BB59126DC03F119F8C504100000187FE0000006FFFFFFFFF9D803B005F5A96F651354FC8577F2DF7140E4712834F36627CD0AA32541FFF7F9FB2BDD84180000187FE0000006FFFFFFFFFA01219BF6D3B3025D71F69C8798FC50068AF073007A2CF6346D0ACBD03FFF37FFB8154E741CC000186FE000000FFFFFFFFFF032FDB289049F3B4F78C0CC87645889E4BBB073E0D25771CA694AEB351FFF76D8BBEE0FE4100000380FE0000000F3FFFF7FFD0D17343E0211EC5C713C1087B0B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "DB2B3A6B0738092883FB7C94AFA33BFFFF9E4E306EFE4100000380FC0000001FFFFFF7FF367AA5B564AEEE451DB366C8D93FE0B734E70E6667293FF9FC94871265FFFF575A0E44FE4100008300E00000000FFFFFF7FF12CFF920083900937033D0CEC824E6F625AF6C7AFD730885FC94973382FFFED61DF117FC4100008100E000E00000FFE17FFF4817242F31C69CDC6EF0C0B98F2A6DE5CB9EEC72FE04E264F994946C0EFF01EE0259C7FC4100000002FE0000007FFFE07FFF1E00E682DB1B7694C959D73744058F59129E9C7FF717AF669394B56BA0780080939D9AFC4100001002FF00C0003EFFF07FFFA1F175240670FEB7C5AA6A50C883992D688E1F05";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "D2F4D40BBB94957D9F3800F0B807F0F84D00000003FE0000003FFFFE7FFF853E5D7DAD2DEEC24469441040882048488A7F059DF47FECFA94156B86FC0874197C49F84D80000003FE0000000FFFFE7FFFF3099D7441F74AA1FEC4EC5190A75896D18B6F243E84E3E5FB9497EA0DFF26F1C07C6FFC4F000800033E00000007FBFC7FFFD83679FEB438F044AF02A451B3D0F1B01EA9CF1EB771E763F99495BDCFF8C11182FE6FFC4F000000033C0000002FFFFE7FFFCD70574A7ADB08A6880764363198499DDA29D71CC48EC5E5F194F460BFFCFC2089A96FFC4F00000003100000007FDCFF7FFFAECF2B85E1B7E4C4A2340057D57DBBCADB3BD753EAD74243F194";
defparam \mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "F7D0FA7FEC1AD5296FFC4D0000000310000000FFDEFF7FFFFB9B9B784CCFD4D1CAD49AE477A2F550833BC4C9319DB790F114F5DFC7FF80F26D8B6FFC4D00000003320000007FDFFE7FFF14149357ADF9B8A946DD12E43F44FDCB043957CDFBDFB4B1F916D6DE40FC00C6F110EFFC4900000003FE00000007FFFE7F00230F5EEA29B8F7D7B00A0E25B81DAA1D973D4BD81DC02BDEF916D4ED42F0F330F311EFFC4108000003F700000007FFFE7FFFC7EEEC7203C1D9FF8820623CBC9FE5C14414CBE94BD4E0C7FB92963CCFC021E362B4EFFC410C000003B200000003FFFE7FFF3526CE45092076219398E20CBC608D3FC6D5DACBD58171ACF1D6B3A149531568";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "205460DB0C1D4000040050D30DC4820394FFC3D5CA0BF68B09FFFF003BFFFF8CE000000000010033FFFFFFFFA714B96B556B4247730DF7F0C0000400D37C9DB010CB94FDC3C55A4DEDBE98FFDF003FFFFF886000000000010033FFFFFFFF44848ADBC7587174665761F1E0000400AF05E130B54795FFC3C5789E3AAE6AFFFF003DFFFF884000000000010033FFFFFFFFCF271D7DD2168EFFA4EA035A40001E49988F0D44F10F9EDF63925B0A565C3FFFFF003C7FCFFF80000000000000C3FFFFFFFF912FDB903B803BA05336F05AE00000011A8F2A5872078C7F0396144ADA847FFFFF003C7FEFFF8000000000000643FFFFFFFFEB266224F89F94FAB2246599";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "A0204C00AA403D9071A6AC5F079536E410743FFFFF003E3FEFFF8000000000000643FFFFFFFFAD1D585A653E837DAC6E9ABB00600D01D056E5B001A6EC5F07155EE649E6FFFFFF003E3FEFFFC000000000000403FFFFFFFF9FB97B663CC332998B4919F98003000007973C3000A4E85F0F357E70F90AFFFFFF003F7FFFFFE000000000000403FFFFFFFF5EE66CE773CB377AB8F027F54403DF809B317EB00004E87E0F3588405C0EFFFFFF003F7FFD1FE000000000000703FFFFFFFFD1CFC7B74456EEC6511BA4E5640660001EC27A300006E87E1F358854375DF7FFFF003FFFFC1FF000000000000603FFFFFFFF3F7A029FE160F73F6DBA5E85600CFF005883";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "C2300027E2F61F352DFA4957FEFFFF003FFFFD1FF000000000000003FFFFFFFF3FECADCE06302A750BFA4B710B99B370B5C642304192D76E3F1506BBCDDEFFFEFF001E7FFC1FF0000000000003F3FFFFFFFFE155B8AACDE1970404B55B9120C21120213B0E9002A544AE1E3507E7E203FFFFFF003F7FFFBFF0000000000003F3FFFFFFFF87FFA02C84070D4DE294CE933202E4F447D48B64409E83AA0C2497071086FFFFFF003FFB3FFFF000000000000F03FFFFFFFF7B9DFEEB13CC82EABAA95A92D260848027CF5A40040F8F2A0C249E92366FFFFFFD003FF11FF9F000000000001F03FFFFFFFFC58D57A6BD68443BBAE02703C2474D9C495561400B262DA2";
defparam \mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "0C46999F2D85FFFFFD003FF33FF9F000000000001C01FFFFFFFF204E403290CB3BA675B5C193A2066CF56B7AB1E840E381630C46E7C87D2FFFFFFD007FFB7FFFF000000000000003FFFFFFFF737543574515CA9829B49A5292189B201FB1F2684F499EE28C4E67D51EAAFFFFFD003FFB3FFFF000000000000303FFFFFFFF0DFC41062842D38309344430810F4F325E6231A25223EA86CC6A69C107FCFFFFFD0000731FBFF000000000000703FFFEFFFF6115CBABCC33FCECE3A4A9B2D1006B647DCF5B8B5DE929B0CC08B3EE7FFFFFFFFE00013F9F9FE800000000000663FFF7FFFFF769D49033CCAFDB35277097522C54E5F91527A0E403D690DC5925657FFF";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "F300EFFCF09F200003FFF0000007DFFF7FFF2D56639BA49BAF4FCFED47883D001DF82F95DB5F4A24422DF3D691B56FA7D24C1F03EFFCFF9F24000000E000003FFFFF7FFF348BCDE7B7A5003C2EED7CD1B63170131BDDDF6291B45E39F3D6E1286ED562380000EFFEFFFF250000FFC000007FFFFF7FFF001BFE027EF5A4DCDE5681C98047ECA0FADFC728C129F5FBF3D6C75A991848AE2400EFFEFFFF200000FFE000002FFFFFFFFF62587CF6FA56A6B31650DACD90A632B13A9F63AD27B2B9FFF3D69B2FB772DA843200EFFC3FFF02000000C0000007FFFFFFFF3333C75C0462BC655651BECD8010D5B0985F686ABF13BEAFF3D2A2E7DA78D8859A00EFFC3FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "200000FF00000007FFFFC0FFF9D032827052177E46A0564CA023E57C395758C4177E73AFF3D682D828B15EC6F200EFFC1F9F20003FFF00000067FFFFC0FFE0A877325470C8DE70D34C2C01005D3F6417D80AC1E0CBAFF1D69A5F8130229BC000EFFC1F9F2000300001000066FFFFFFFF684D5ECFE50A430256575DB080000844FA97D7CF07E19DBFF3D6DF5A48F166EB0000EFF80F9F000000000000003E7FFFFFFFC5E956C514084616DA7E00B48000037E3AB7D56D49F6FCBFA796397B8FA8CB2A6000EFFF7F9F000000000000003E7FFFFFFF637B8E73D6E8C95DB7616BB04001002F1DB6973F8D34A9BFE39486DEB6A73D9BE000EFFFFF99000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "003EFFFCFFFF3B730F35DB502A98EAFC5F304000001EB7B617756D90B5BBF1952EF6037232B58000EFFFFF99600000000000003EFFFFFFFF0B3AD8D49A92917A57AD58B700000002683E1B566DB1E98A7195A851247923CBCC00EFFFFF98600000000000003EFFFFFFFF51DB978FDA00D442B7BA480F00000000FEA6A01E75840D8BE19536A2F5BAC7CAFC00EFFFFF98600000000000003EFFFFFFFFD299212151A041615F1B98F6C000007012C2A0181045E1B3E195C46184E4C6987900EFFFFFDD000000000000003EFFFFFFFF3E17684E785DA12079E8C3FD00800000FF527E523865A23171B5529BB071C026F900EFFFFFDD000000000000003EFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "6222AF934F0B9C480131AA3E00000000566A6AD201FE62BFE7B6FBFFAC36E43FFF00F3F7FFDF1800000000000033FFFFFFFF582BB86B780269E76712C86D000000007EA262505BF842BFE7B6A52A43302CFFFC00F3F7FFDF1800000000000033FFFFFFFF114E0EE9BE768793D5152DC440000000766C6858CAC842BFE7B634DF4EE6A9FFFC00F3F7FFDF1800000000000033FFFFFFFF44751127917B9663AD5E54D6400000009C946B48C20242BFE7967BD8FAF66F7FFF003BF7FFDE0000000000000033FFFFFFFF7B56C51F485D70FF87F2B4B900000000836A57D88207D4FFC3D462E5BC5D3FFFFF003BF7FF9C0000000000000033FFFFFFFF96F31F9F6D5A";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N12
cyclonev_lcell_comb \vga_module|videoGen|r~30 (
// Equation(s):
// \vga_module|videoGen|r~30_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\mem|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\mem|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~30 .extended_lut = "off";
defparam \vga_module|videoGen|r~30 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \vga_module|videoGen|r~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "7FFFF6005B0C7FFFFFFFC7DE682E82B841D133CD95D1CD26BFE3C025F90762900B2D06DB4F19009C1FBF055927DE002001FC7FFFF6015A0C7FFFFFFF1CCB20460A351C3B88A32C12F5EABCE56064FC1262A97A8B67DDFCC0707B1FE3A3E5387407A001FC87FFF601580C7FFFFFFF5FC13D1D3AEB2FDA04706F74C4E2FE3EBE3D1479E240BC0A115B58A8231F1EF12FF85F3C0FF001FD87FFF601500C7FFFFFFFE44E8FF7C370C50719005E95FB68EA95916CE37E7FDEAF4C3D97498CC1610950BE7A7D040FF000FE07FFF20190047FFFFFFF94DD48E2029384F144815C2A841B1A87DD8780F447E8F16B0B74BEC70B110FC9AAAE33180FF001FE87FFF001F804";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "7FFFFFFF9BC8B755F84E25EF63E360B59B70B37E3CC2C2C9792354688EA2CBE03C30E6105151D0A40FF003FE87FFF60110047FFFFFFF6E8B754A92F6EB6F6DB25968E1E2E808FF29E1C59810D8A3244A74CB3CF0AE399EF9FBA40FF003FE8FFFFE6800047FFFFFFFB930E7D1D3FDC8BCC9ACEF34D433686C9E3CB106105D68F3A6C99395BC602B95FECCD0480FF00BFECFFCFEF800047FFFFFFF3E762FCD263754175003C5AA1E4DD2BA991210FC184C56D522C1FCFC1D434DE244B5AF9C0FF01BFECFFFFE6800047FFFFFFF8D16AA68067D63CBA7DF1708E5651958CF86BA35900E40D5212376E6474E3A4DD73EA32C0FF01BFECFFFFE4800047FFFFFFF930F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "9CDAE1A2DF2F46384E6594EC28C33ED36E05501D68D1228A9D37D65AA63ADF5C2AC00FF01BFE8FFFFFF800047FFFFFFFAB8FA52F24653561BF0EEE46F1425168DF8A203837D69B9D5333DD797F31023801276D7818201BFC0FFF7E80000DFFFFFFFF3F9BD453B17F39785AD5D88D9667B74DD301402D2752A7D5535BFAACB7CFBF0D9A64669D00201BFC0FFF7E80000CFFFFFFFF6EBFDBCC5033D5D1239503C256AAE5141096803D07994A68136AA2C000DFA7960A0F834800201BFC2FFF7E80000C3FFFFFFF2B839500CC50F8053362379F7D0DA2A5E41EA01E27B47D729B10AA92E4400A75DE1870E600201BFC0FFF7F80000001FFFFFF65A8D82A7CD7F293";
defparam \mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "444ABBCECDD9DD02E41AFF9E5F9498295AD757F03884C8007C95F9C807A01BFC0FFF7FC0000000FFFFFFE55B135FB1A15D289B0047D5C9152618F12AFFCF5955994F5A5D244E7C0349F028A930C43FF01BFC0FFF7FC0000001FFFFFFB9BDDC4D19C9F4B7113120B14B5A0AC4716BBBC759EBAE83DA4EC94E187E08D9D819DC7A7FF01BFC07FF7FC0000001FFFFFF6C48605D820891F60BB9C7B45274391AF079038739E8945CD395D3F006EF3091F1C0BE8A7FF01BFC01FF73C0000001FFFFFF49A89DF34AC8A89C69B9211081ECC98AF9BFF7C397B0052EC893C90006E001BE65B0FDC8CEF01BF807FFFFC0020003FFFFFF1654EA918802C07C80C6ED741998";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00FFEFFFFFC0C022001FFFFFA89E8201A9A1C24BB516EB344961FCA901667BF4B7ECAF09DA3CE4539547C0AABC01921067F003FFFFFFFFE000B6001FFFFF4A40131BCE5852FE9E5EC0809699FE03E7279261CBAEA3099A87F7039480E8E5B27DD3696EF007FFFFFFFFE00002001CFFFF4BB0B08262DE116D2A901C9BA33DB386255FDC166BC323F1DBE1A2CA6A6F331081F91A9C667003FFFFFFFFF0000C00000FFF2FED97585F8E20E264973ACACFA660009D469403034838F31B4934B6F9C28A25D6DB6DA167F003FFFFFFFFF00000990E8FFF89DA7F65543C4850DDD8DD435586550C9DC20320C40794E338D34D6D1289F5C04ED35EB527F803FFFFFFFFF0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00C0000F8FFF3C0B16374B0B121734E7C0618B0FD42C601383602AB956C6F0180224F6001A4F576E33D307F003FFFFFFFFF000C002068FFFBDE154AFFAD3FC36C090B741B4F35CEEC01B97E39878EE66F08D3889B14C20802106E1FF837003FFFFFFFFF800C0000C8FFFC6652E05482A614B28770BA71863EADFE05317C69DB773330963A611AF8C3AF18592B3A700F001FFFFFFFFF800001FFE8FFFB54955AE09378831E9DF1DA63B1616B2E0C96384CDEAD91889EEAD358FF8013F8E26174300F000FFFFFFFFF0000003FE8FFF2EB41E82C40A37BD3E5A82520893AFAA87D862893AC2E91888C5E993BDB7E48D725E2752007000FFFFFFFFF0000C079C8FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "FD3355804EF5655F57298F4D21605215C3F27E7018D7C818D7178B2A2E5A2EE564301697017001E3FFFFB7F80000001C8FFFE437A3A1DA1224C99E15CAEF8E95ED04C3027EEEF79459880DA8C16BA7BE7BF8FBD3369901700062FFFFF7F80004000C8FFF9A2C88DDDF17B600F537C91D655591240F7EB649A98232981A81F106EA65EC9D7F99E00501700089FFFFFFF00006000C8FFFCEBD724DDD9EA6DA30A49C4C83422984C400A74C0164AE8CD3DD5F253265618213FD6084097000FAFFFFFFE00200000C8FFF02A6C262D5DD43506B84A588D54AD0B8F1FF51BBBBB618F416BBC9AF0E06C2830D9E6EA80070005DFFFFFFE00000000C8FFF9AF0AB64A13A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "8CB1081CED4E8D59C7BEF00D4AEE7FA8C63C4E0837A7D0C5CA3426DDAE7F0070046EFFFFFFE00000001C8FFF43065A53376A6C894BCD8D5F03D9CEF4F8F6182B85FB28A75EB83EB6C8E693F06ABD6E4100700465FFFFFFE00000091C8FFF71AC69964CAF04CA2674E523E6814E22838151CE756C19C562FC0BB1BCD1B04342D17680407004BDFFFFFFE000069FBC8FFF6AD4AD14BE205516F3B5A1F995DCC65B0792DA07EBC4E9A59A3118265441BB7FD1866BA0F1F0145FFFFFFFC3006FF00C3FFFD852E968B13A1F43B625AC4A3AE0BF79CCD440FFC4C782D82287F2D82AFA22BD37B7797C60F00827FFFFFFC3006FF81E3FFFC9E60B608CB0F64A0A48BA75";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "898EFAC0D3F0C7E675EE89FDC838C8CEEB6CE4D04EBCEEF01BFE0FFFFFE0000003FFFFFFF0DE8FE312CD53FE3E8EA7E45A91848CF8565B38E7C691CC93EC6EE100781EB4BFEBB5406EF01BFF0FFFFFFF000003FFFFFF015C8952582CE1A7D82AE405A6C00730077AF9F91FCE99DD932D603F9C033ABE21D747757FF01BFF8FFFFFF3400003FFFFFFBE7829B24E9A8F9F324AFCFDA4C9CA3B037CA9ED1ADCE9D997812B8F183D80654D1F231C7FF01BFF8FFFFFF1407003FFFFFFE99474BFA84049A4AE6D2DB73C658D0B23E198C158C93CC916B70878F80CE1D2CC812E886FF01BFFC7FBFFFF00E003FFFFFFF15088D108B79EE1D49EFC2DFB76048F33D91041";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "780B92CD964E2686C80C534EB4853DB14FF01BFFC7FBFFFF000003FFFFFFAB7A71999E9805CCEB34C1E71197B74E72D8906F7B566BCC933C7577CA1CCE257195E27006F01BFFC7DBFFE3000003FFFFFFBF4C8181EE1398C2A177F9DD183C3AE47792085F270A2333694E5E53DA61FB44C48F4B7007F013FFCFD3FFF3C08003FFFFFF7D9CDA329D46A808B9892BB72D4154D4030114EF65DCEF33247AB2500A0660B6FDA0249F07F01BFFC7DBFFFF008003FFFFFF7E1957D73F66BDDC7312045A49EF50FC36D57AEFE07C6F3196340AA12EF99F79451FC8E107F013FFCFFFFFF3000003FFFFFFA6E96BDDAD6E60B727A2A4BF1DCDABF47DF7FE5EE275F2999318";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "D502E17C3C786E59E61047F003FFDFFFFFC0000003FFFFFF2381AEA8814DB5708096C4E64DC52E9C7D76FC1BF272D3939798DC99C583F9D758BFA2E447F004FFDFFFFFC0000002FFFFFF4DA4EDB00914268764E610103B084EEE7C3BC6397277CF93AF23AADCD8C0F863F9A44D9947F007FFCFFFFEE00000003FFFFFBEAA3B797B47FD323630FF51B30696E6FCFBE75DB24F0FB3AF6F53CC37307CA7D6AF6D40C7F046FFCFFFFEE000100007FFFF29454919F1070BFC0B3435726B4E9AB481CAA4DFF2CC8F37BBB1359D9BA7FDA65F1D1FE2C7F044FFDFFFFEC000300001FFFF2AAD3014376D71EE07FABBEF45D0B23982DD5EB7B4762374283E1FEA96D3F846";
defparam \mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "9772A4B4B2F01FFF8FFFFFE000000FC3FFFF0009C1B97063AD3FF036E8E259F1200581C9474EC416A76428823B425F13F8236494B51D96F00BFF8FFFFFE000000F81FFFF8C5406EF47F1C28942C4E3B8EB739F09B94A47664401A17628CFCCA6E0CFF0E550665BCE06F0017FCFFFFFC000000001FFFFD53B2A24CA57107D7EC85F3D495CD2F1995D7E76458031362BE68ECB95ADF091090ABF3A07F000FFCFFFFFC0C0000003FFFF374002310DEB3D5090150254D8462574E055677E45A3F1136A25AEB47900E0BEDE70FBC707F000FFCFFFFFC0C000001FFFFF558E05D248FDE3F24F8F67356F56E9AB0046E5DA25017F09B5A785AAD48DE0E82E6DF57627F0";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "F0704CB56D5529CC0119E0E1FB1818D1BEC1C4003F80060018FFF40000007FFFFFC028418B63206CD61FB88CE09B8A9B9C836EB058395F42891D083017387BD1CBF21C24D6003F80060019FFF40000007FFFFF40C9B56313337295FA0702B9E310B2B316577140A205BDA2131910C0D3FF4A408C3D0FDC003F80060039FFF40000007FFFFFC0D9A8896A376A4B44C7EDF22F3C5BCF2F91394772E0B6A5931910057FF8D5C9AE4B050E003FA0060021FFF40030007FFFFFFDB6E6EDBC56AE491856114A649CC4A711911C4253F89E8F977A30FED3F88E8D5B5002AA803FA0060061FFF40039007FFFFFFFDE8F05CE967A506BC3AAFEFAD2627FCAA93C595BAA7B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "9DA66630839EC01674FE44C4FC003B80060061FFF4003B017FFFFFFDC5147CD17F5E8FB6E46F9DB4E3EC16142DCC764132FC63B249F0B429CC2C8B27522CF4803A80060061FFF4003B217FFFFFFD804BC572C8ED9EFAA1C05357D8BEBE0B1C88AD3389AB97BA510E0A9D8019CAF55F660CC03A80060061FFF4003B217FFFFFFD00D0CB6257260C41709C48E98838315948010538B7B0B20D644053CFF007016A944FD0AA3F600F8019FFF8007C047FFFFFFF092A595D6C7DDBD27F978715231AC365400137A2770CE515B642E3C9E801FF6A5D4E5A6C3F600F8039FFF8003C047FFFFFFE83BE2B2B5887F92B45A898A7AB3227CEC002A72ECFABE212DB43D1CA";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "F3FFE3EE54C5CCCC3F600F8039FFF8003C047FFFFFFCBAF7449F44A13EBDCDDE21116C5CB0AB49FD73FECAFBD822CB31614C000344C9299C29F03B600F8010FFF8007C047FFFFFFE6546C52097C4EF194C36D56C39C84B8DCDFEC102CEEBA722C99DBD4DE00F4EC0AFECEB503B600D003FFFF80018047FFFFFFFB95F2866B3599201E8BA31A058905C930FF98003CEFBE726CCCFE963E1FE0CC63674AD58316004007FFFF80000047FFFFFFFF2B5F7C87DA4F97B736E1AB8B89CDF075FF9B084EEF418C998CF364C00FE00C0A50A63E0300000007FFFFC0000047FFFFFFF7FF4086BE7D2E425D0759DBBB29F2F1E7F8E8002FCF4371639CF4EC901FC004423CF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "7364300000007FFFFC0000047FFFFFFFF5254EA5F8369F9C586BA1AB86D6EA740E7FB001442F7336E3887EED00F87F99EC368EEC000000007FFFF400040C7FFFFFFFECBE4D0FCEFB0D57FAB10DF34FD02E1007FFF9E0448C1374CEFF869B01803FCDF7D2E381000000883FFFF400000C7FFFFFFF470C1724137A3AE5CD26A3374E4144B3007F7F0140AED3B4DCFCEB81210F03F591B9EF2C0000019C1FFFF4005B0C7FFFFFFF07B32F6B89BD1DCA6C16AE17FE490C60C01DFCC750CF4F2D9B15731C63FC03D599342BC8000001DC1FFFF4005B0C7FFFFFFF28E91959097D5645A5429A90EC32F4ECC0BDF9077B5D36AB4D0B8FD90F181FD09A71CC76000001DC";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N24
cyclonev_lcell_comb \vga_module|videoGen|r~29 (
// Equation(s):
// \vga_module|videoGen|r~29_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// \mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a98~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~29 .extended_lut = "off";
defparam \vga_module|videoGen|r~29 .lut_mask = 64'h048C26AE159D37BF;
defparam \vga_module|videoGen|r~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N42
cyclonev_lcell_comb \vga_module|videoGen|r~32 (
// Equation(s):
// \vga_module|videoGen|r~32_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \vga_module|videoGen|r~29_combout  ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \vga_module|videoGen|r~29_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~31_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\vga_module|videoGen|r~30_combout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\vga_module|videoGen|r~29_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~31_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\vga_module|videoGen|r~30_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\vga_module|videoGen|r~31_combout ),
	.datad(!\vga_module|videoGen|r~30_combout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\vga_module|videoGen|r~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~32 .extended_lut = "off";
defparam \vga_module|videoGen|r~32 .lut_mask = 64'h0C3F00000C3FFFFF;
defparam \vga_module|videoGen|r~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "FEF007FF1701FF7F21D33A6D61F7E8E2A39FDDCFF99BF62C57FAAAA18DAEE154A1F433CDFEF0B7FEF063CF84FFF00F0000FFFEF8039F0001FFCF17E6722EFFDA1EE5F22F3C14B1CFFF57A375AD6F8327683C3913AEDF67B4E16800ED22A0DFF00F8000FFFEF8079F810107C65AA62375C79F62B2476A58FFEF1D66EE9FD186DDBC3BB32A3CE735DF4DAD897E79EC24A0CFF00F8000FFFEF807FFE00001FFA8D127EE4A34B7862A750DEA875B1D07FA70FA6FB4AE62052FF256CFD970C2E67BA9E780CFF00F8000FFFEF807FFF000007F575E56928F423E8CEC634D1E947F75DC4BC19D2593E29D6278FC8AEFAE077DE4B7A0920039F01F8180FFFEF801F38000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "07FF4CF1F5AF92FC414FD48E63CA3E62ECBB49A6CF46EC5C92D7047DD1519F40FEB4770D50003DF01F8180FFFEF803FF8000C7FF5D087DA3748C7204D7DDF1191F04002E06D757691DB32DFE11755510A1936656B76B01003DF01F0080FFFEF800FFC60181FF4513DFEF83758EB6CD7DE098DD1938651C67ABC5CFDEF6D74D49E3E1742F71B24B963C003FF01F00C0FFFEF0000FFFE0007F01E5C7F6C1FB5CF34F160678EEA514A825ED86FEC5EEC3150075A924CF6FEEF69AA56000BFF01F0000FFFEE0004FFFFC00038D8286942A0865DD581EE0787A0ECF736446F994BDEA5ACD3E2E8759E496EDDF026F48009FF01F0003FFFEC0006FCFFE010352445EF6";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "9B3F9272E14554DE364CB7F1CF6B261A441B1A9C9EC8957388184A623A7A89009FF01F0003FFFEC00001FFFE0307CA706F711B97666F05C38BB85A7F11902335B3DBFCE23FBBC19C7170313EEDC4B09569809FF01F0001FFFEC00281FFFFF01F2B59A525E20F97AE8EAA05C854C6127A7857991BF83A4FDEDC839232BB0006C1EC37FE00FFF00F0003FFFF000001FFFFF00F431591DA4FD955A61D90E4E13E2DE69EF6C229E59D42FCA12E837204C2D2181504188C00E7F00F0001FFFF000001FFFFF007E91B62694E116D8531F6CCE091F3568B69C71C860BA6CCFEF887D1D8E0FD3DBCA3CBC400F0F0060001FFFF800001FFFFFC00D1863FE13A054A60B215";
defparam \mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "5AFFEF0A2F9DA30EF7BF5547CCC2E4C3DAF701156BB76DC58000F8A0060300FFFFC00000FFFFFE00F1238147C0945221A850B786AD92B2B792EF9CF3C1BD953AB08763FE5F3B2BE4076C6000F8A0060300FFFE800000FFFFFF00D6C36957B87A80D9A099333D2656DE7D26973CC094D8F51C880FB8767FF388AB6C60600020A0060000FFF8000000FFFFFF8006F5CEE832730024EBCAE72E95E12C065EC8641EF0127334090FE98DE4611F598FB880003FF00E0001FFF8000000FFFFFFC0BD3D36FF05FBAEFEE77B6F1EC43218F9DFAFFAE66B7924DE000FA2A12911A8F39EA0B800FFF00E0031FFF80000003FFFFFE00509548ECA6937E9A44CDABAA11B1FA6";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N48
cyclonev_lcell_comb \vga_module|videoGen|r~24 (
// Equation(s):
// \vga_module|videoGen|r~24_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a194~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a194~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a194~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a194~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~24 .extended_lut = "off";
defparam \vga_module|videoGen|r~24 .lut_mask = 64'h0C443F440C773F77;
defparam \vga_module|videoGen|r~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "8007F803FFE00864493D2844F81BCDE7C2ACD411C51E3413F9FF85FCCB6E1933399F817AA4FFC8F921F01FFF81F800F803FFFC03FC003FFCD59219F2D1F1A4A1CC473CB0281BE7193413F87F85F6A367CDAEF3790B6628E033F9C7F00200C3F000E000FFFE01FE000FFF691F86E7EDBF093C46ADB42F541AF018F313F07F8DF5647F918774FA0E4629E3825364E0C00001C118E000FFFC03FE0007FCBCC18AED108BAE6ACDE9DBC39D3DF9999283F83F8DC58AD46853B0F2076F9B39ABEE61E04000000038E000FFFE01FE0001FECD19C46D6D841324A2732C1B9C4AFE9FF3EBF800065DECD97A35981AC10BA10478A4FCE00000001833F3007FFF01FE0000FF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "7582DA44DE4E636074A9BF1B6EBF0CFEFBB26001C5D7E6F827BD28F984C0F1637EC459E00000001C8363C007FFE0FF7C003F22328E8524AE535D5B539FB4556B819FF2E4FF03EDB1984C497C28FC84927300D81D1CE00000000803C0E007FFE07F78001FCFF9ECE8A9D339BA7D4CF80151FC3DCF82A39F03FD2ED5B881C2C8F487C13FF2FBCBBAE00000000011FFF807FFE07F78000F246724122DDAA31104711E41717F80CE80AC000005125F2364438C008BDE8078B74DF9F00000000003FFF801FFC87FFC0003AF1DE8701F5F3F973C333892768FC82C21AD001CB492A274DCBB8F0092CA061F7AEF0CF987FFF00C87FFF800FF9C3FFC0000AB21785EB092";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "E9AFB288D59C771063FD232D000011A16CF5E1E2790011B2979FC33DB2FFE3E0001F07FFF8001FFE13FE38005E220CA70D575410FD788D276708F00A238C03000101032BBB20DB233853C87ED8DA507F0000001F03FFF9800FFC01FF7C00AFF4AACC0B0C1B2474EB7BD58644391C636C73C08132A836BF321FA76235883267C5DDBE1FFFFFE7FEFFFBF00FFC00FFFC00BA46DA5977372B6502E6D246F7030DEF83B47B002322133459A87619636D28FC137B2C7FB7FFFFE0F8FFFC9809FF00FFFCC08DBDB6D8AF9040C0832C9BDF7483E31823CB5B0004C3BA07327467F02318ECF21D413D1FFFFFFFE10F00FE98001F001FFFC0585C26BA4A681F5BE9284B33";
defparam \mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "B483FF37BB3B560005407B3DAA7381EE21D3C61303C4EC8FFFFFFFE38F007F80000F000FFFF0850456E3BAC330C77F97A7D6C480FF083DD8F61C23DDE317EF83813F3428DE389D8FA38FB27FFFFFFEF03FC000FF8007FFF8CE91169FE72642038C304EBBC38F0F24D128580EA39D1FF09DCF0638285B0067CFA38DCFB27FFFFF9E000FE001FF8001CFFC7DAA661ED8B9A24905E3BBE3239B6083171449C023DD166005074C304598D7A2BCC2FC4EFF7FFFFFDE0103E000FF810087FE01350B5744667AF70A51769299B8413FE157F807A33DF5C874845806D76C5741BCDDD64CBFFFFFFFFE0001E3003FC00003FF46F0B4E0B51A9F1343B7A22979C29295F773";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N6
cyclonev_lcell_comb \vga_module|videoGen|r~26 (
// Equation(s):
// \vga_module|videoGen|r~26_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a210~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|ram_block1a210~portadataout  & 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a210~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a210~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~26 .extended_lut = "off";
defparam \vga_module|videoGen|r~26 .lut_mask = 64'h03440377CF44CF77;
defparam \vga_module|videoGen|r~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070E153E192014BFF1BBCFD4EC465C35EFED0C001FD4480429C0B31190FC05EF2";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "1E3BE0FFEE804007CF3FC0071FE1FFF801FF33D42674EC397C8A3195931601A0D7C51270C038FEB0000FE33719002E71AFE6787C807FFF800007CF0FF0001FF0FFFC000F4A967F95DC76DD1D996451C2E1B2305E1951EC3CFE33064563B2BBFF2348551EB9E9001FFFFFFE07CF1FFC001FF83FFF001F7D28C1A7756B033CA190E6D2C39337462858EC3CFC13DB30ABFD401F29A2A00FA8A11E0FFFFFFF00DFFFFE000FFC0FFF000FA1FB6AC8F3E2E96390CA29123B0B169930E8EE3C791FD1F4D71D0C1FF9469CC046C53F0FF9FFFC38FFFFFE800FFC01FFE00092BC6D90AF9C149692878CE5700FF7B554F13F7E6BB8E616D4BC78110EC7840C11413F07F9FF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "FFFFFF00FFC007FE00FFF00031D88BB5A6CC88C10CFD2B50E681E07DCBF73F7E7AB8141554C4770571C174FC0E5C3E03F17FFFFFFC007FE003FF001FF800F4F9FC207432AC3D6A5255526180385DCB753F3C7BD9300AC22E8EE8480E7470DE231C0001FFFFFFF8003FFC03FF0007FCE030E54456009362CE0ADE38D73D31E27ACFED17FEFDDE282D88FEDED191DF4B1801E378C3F8FFFFFEF0801FF800078001FFE03124064FAAF52B8BAF5551AE32C1E198CE571FFCFD3C7B13CF837E0081E04B00CFE3E183F800837FF8001FFE000F8003FFC0A589F46050B309364AFCDAE96821C51CF2533FDFCDBE79682B333C703EF9833FE68260C0F900003FF81807FF";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N36
cyclonev_lcell_comb \vga_module|videoGen|r~27 (
// Equation(s):
// \vga_module|videoGen|r~27_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|ram_block1a218~portadataout  & 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a218~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~27 .extended_lut = "off";
defparam \vga_module|videoGen|r~27 .lut_mask = 64'h0350035FF350F35F;
defparam \vga_module|videoGen|r~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "593FF2B116DB4EF7BB07B5850907ECAC280C1FFFFFFF9E0101E7C01FC00003FF9AF8BC5CD4A21832FE41B839BAF935F5399B6C75366A8738E413037FA235335F1535CCCFDFFE10FF9C0003BFF801FF70049F01675080E3B225FFEF5E8C3938B867E05C88156BA334E0860AEFA2C25EE9BEB4DD8ADA0BFFFF90FFFC0001FFF001FF7C049F4CBA828CD8890BF4DF00961D2EF10BA9B70F23C93C719A78428F703DE12FA67684E4CB2EFFFE007FF80000BFE001FF78009F7EDE9263EE8FAB7CE22DA8369C327F8FDA24637C44BB4C6C5050A2F08616A638C256311BFF8C007E30008017FF01FF60008352645BA96966EB444795E7A9FC710C10B0F3119735039FF7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "FAC9428FAFB0BC879C076FDEFF0C007C00000007F7807F38000032A08709F6E4AFE7E7CDD678C0D6A23BC6D33B0313B9487CCCDA8D09CC1C81479C43FC73F9DE00600000001FC3C03F3FF000D49385954B6D78916FF2033BA1134E3392B13E50755C66851053D668C03680C7A236B8AAF9FF00631000001FC3C01F3FF003568F5FA9BF278EB603758136C457D125E46AF2180D9A8B4CE01A34F8388D80A4A1AFB9AAF90C00639000C007C3C00FB83087AA1D166FCD16B8B3BFB1D472E903D4447953261C6B539FDB8413881AD9F710CEA120F9D2F800046600FFC003FFC007FEC00E333A9A40182753BFCC55E06AB1FAD2A7D562F03E656E2D7C38E4530D8D39";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "89C6CB9FA383F9E0042630FFE002FFC007FF8000D95C23C705CC3916FD2CB7D5BC7C0BDAE525E6002B85E2527800C617FBF0D93F7FAFF71EFFF00027F80000047E8007FFFC005498B219B643C8043D61B3FF8D008D73F8D958108C202DE8793077EB72C418437F16541C7FFF0067700800067F8007FCFC007B5E0FB0A63357BD6DAF7C7DF076AE45B749F24102483FA540F05F1C45BA19A17F1F14037FFF002030FF00037FFC00FC00007DE278FD24C1F25F6BD4C6E7A571801B0F9CE56436FC4FCBC3E0E71808D4D87D78E6C9037FF0000000FFFF417FFF00FFFCF876F28BFC8455A87AB5D541CDCD689425BCA090C26A952438040FDBF2DD1EAEFEFC30FDBC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "7FF80000001E00407FFF003FFFFFCE5EF3FCF4D10E09B144BB7AF949D650EBC00B936F9E20C8381C5B9105B870197EF239A77FFF006200FFFF007FFC001FC3FF9C37701515DAE8B23A96A2A485EBDFD74B2B8160087707FEF0F3088005BC18E7930295047F960060081FFF000F8E007FFF00F1D4E2E04E00F584D8350F16242A98FC57E5BAE5441E43CEC0C0C88C2D5D3F6BA023A3047F900060083FFF0007CE804FFFC09AB8714C888CB6492CF83567FCFFFB9EEBF2209A990467BDE3F065CF8909BC90D0328B847FF00000003FFEC007FF000DFF7FEE5C5B6B32E8E4B0A71ABCB2C60E7F907E631A023FC049B4C19BCECCD20C36CD6700BE8CFFF0040000FF";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N3
cyclonev_lcell_comb \vga_module|videoGen|r~25 (
// Equation(s):
// \vga_module|videoGen|r~25_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a234~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a234~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a234~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a234~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~25 .extended_lut = "off";
defparam \vga_module|videoGen|r~25 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \vga_module|videoGen|r~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N30
cyclonev_lcell_comb \vga_module|videoGen|r~28 (
// Equation(s):
// \vga_module|videoGen|r~28_combout  = ( \vga_module|videoGen|r~27_combout  & ( \vga_module|videoGen|r~25_combout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~24_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~26_combout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\vga_module|videoGen|r~27_combout  & ( 
// \vga_module|videoGen|r~25_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~24_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~26_combout ))))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) ) # ( \vga_module|videoGen|r~27_combout  & ( !\vga_module|videoGen|r~25_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\vga_module|videoGen|r~24_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~26_combout ))))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\vga_module|videoGen|r~27_combout  & ( !\vga_module|videoGen|r~25_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~24_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~26_combout ))))) ) ) )

	.dataa(!\vga_module|videoGen|r~24_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\vga_module|videoGen|r~26_combout ),
	.datae(!\vga_module|videoGen|r~27_combout ),
	.dataf(!\vga_module|videoGen|r~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~28 .extended_lut = "off";
defparam \vga_module|videoGen|r~28 .lut_mask = 64'h404C434F707C737F;
defparam \vga_module|videoGen|r~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N0
cyclonev_lcell_comb \vga_module|videoGen|r~33 (
// Equation(s):
// \vga_module|videoGen|r~33_combout  = ( \vga_module|videoGen|always0~0_combout  & ( \vga_module|videoGen|r~28_combout  & ( ((!\vga_module|videoGen|r~1_combout  & ((\vga_module|videoGen|r~32_combout ))) # (\vga_module|videoGen|r~1_combout  & 
// (\vga_module|videoGen|r~23_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4]) ) ) ) # ( \vga_module|videoGen|always0~0_combout  & ( !\vga_module|videoGen|r~28_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & ((!\vga_module|videoGen|r~1_combout  & ((\vga_module|videoGen|r~32_combout ))) # (\vga_module|videoGen|r~1_combout  & (\vga_module|videoGen|r~23_combout )))) ) ) )

	.dataa(!\vga_module|videoGen|r~23_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\vga_module|videoGen|r~1_combout ),
	.datad(!\vga_module|videoGen|r~32_combout ),
	.datae(!\vga_module|videoGen|always0~0_combout ),
	.dataf(!\vga_module|videoGen|r~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~33 .extended_lut = "off";
defparam \vga_module|videoGen|r~33 .lut_mask = 64'h000004C4000037F7;
defparam \vga_module|videoGen|r~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N28
dffeas \vga_module|videoGen|r[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[2] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "39FA4F1F55588000000050E37758104368C03FCC492404F7920000FFFFFFFF8CE000000000010033FFFFFFFF72FBEDCC866E5D48A4C947F000000000206C7758828368C03FDCC820B210250020FFFFFFFF886000000000010033FFFFFFFFEF19E68DA09FE7F0B1794DF1000000004F243758A38769C03FDCEBFC907E850000FFFFFFFF884000000000010033FFFFFFFF133571CFE54D121654E76F7980000000E180932883872AE09F8ECA20A17E000000FFFFFFCFFF80000000000000C3FFFFFFFF7E7EB354EE1D2A0AD18261790000000045FE1E30028738C0FF8ECA4E853B800000FFFFFFEFFF8000000000000643FFFFFFFF74CF1E1962FDFDD27EDC1DFA";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "40000001A7071570030618E0FF8CEB998E0AC00000FFFFFFEFFF8000000000000643FFFFFFFF8B5A7BB19D58875FD8BEF7FA600000004DF0C070030618E0FF0CCA2A2C11000000FFFFFFEFFFC000000000000403FFFFFFFFD6CB37BAC77E7FF2AE92F5F8E0000000E6352170020418E0FF0CC85103DC000000FFFFFFFFFFE000000000000403FFFFFFFF9F5D758A017A420DC62190F4E000200080928AF0028418C1FF0CFF733C11000000FFFFFFFD1FE000000000000703FFFFFFFFBC0E1A52DF2AA5173F4613F4E0000000E3170E70028618C1FF0CFD95A052000000FFFFFFFC1FF000000000000603FFFFFFFF10458B1BF02B9E7869647194E00000004000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "CA70028710C9FF0C9C2EF7A8000000FFFFFFFD1FF000000000000003FFFFFFFF1807D00DFD748D87FFEE8370C0000000240B8A7042860051FF0CB54C5FA1000100FFFFFFFC1FF0000000000003F3FFFFFFFFD078D508F442E8E3388ABB90C00180004F7168F000054091FE0CB57A30CC000000FFFFFFFFBFF0000000000003F3FFFFFFFFB7B79225F2B1133CE2CD0E90C001640232CF0B600286D895FC1DB5BE0B79000000FFFFFFFFFFF000000000000F03FFFFFFFF4B01033E6893327B859BA19120000000140DCA6002901C15FC1DB4E9B600000002FFFFFFFFF9F000000000001F03FFFFFFFF0AF2FBC4029A71B56E4030013000E000C89BD160017F1C1D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FC3DB293237A000002FFFFFFFFF9F000000000001C01FFFFFFFF9A67DB9E1666F851AC9463113000C108A06808400039DB9DFC3DAA1522A0000002FFFFFFFFFFF000000000000003FFFFFFFFAE893C1A3D7461CB87653E90100001004E046EC00103881DFC3D2A621091000002FFFFFFFFFFF000000000000303FFFFFFFF3D03619206648828A3119AD20201B36603EE23883FCD0A7DFC192C397002000002FFFFFFFFBFF000000000000703FFFFFFFF6A68F9C59CA650FD05747ED24200048003FC48A0E147D61FFC3BE7270000000001FFFFFFFF9FE800000000000663FFFFFFFFE7E47D0B7103B49DC06BB857C000E808B494BC0A6C8B1B3FFC3B75EC0000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "9AF0ED304CC3FF5866CEBC0BDB248F0C4888E7E7100000008CEDB6694120000000000000007FFFFFFFFFCBE267A8F61447176970CF78801F69FE068FBC1D19AA62888DC877F6D80000008F76E51C4100000000000000006FFFFFFFFF492227482345D1A26FD2AFF820312F69FF41B8174C182E3841C86648280000000BDB09FA4180000000000000006FFFFFFFFF64C8B37F608A23E35EFCAFF80671A2E998C0B837CCA8DA9B19C863DB2C00000004B4A5EF41CC00000000000000FFFFFFFFFF80550DEC499A83AF827D2FF805EC980C80C4B83B426749ACD98C62354A00000032F193FE4100000000000000000F3FFFF7FF88BCED306AD719524CF18FF8003E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "141BC784B83BDE85798C838C63D2D00000005886ADFE4100000000000000001FFFFFF7FF2955C4718D81A12A49D08FF80689DE8FC300B06D7E7D4999038C633AB0000004762133FE4100000000000000000FFFFFF7FFC8CF28A65AEEA6C346D12FF80600B04EC308D07525030430038C733AB50000107FAE1FFC41000000000000000000FFE17FFF0EE37CC5CAF8B0D69A13BFC9811A6858E9185075720B4DBB078C73ED10000002E2FB7FFC4100000000000000007FFFE07FFF47C5496CA8DAD49FFEBB2CCF02004803E1184078F13E167D0F8C72DF300000019D091CFC41000000000000C0003FFFF07FFF1CCB0B14D73BE1719FFB35E8070000571108401A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "BC04485D078C72AB1000008F919B8DF84D00000000000000003FFFFE7FFF53D0412773BDDA0ADDBAFFE80E8400703108201AAC155C53078C72EF1000002032ABFFF84D80000000000000000FFFFE7FFF65D48117958B9F6207B1A7E90F0CB026F808203B8E4FDFEA078C70E7800000110537FFFC4F000800000000000007FBFC7FFFED4A2A3010678CFD88ADDFE90FC3C0D2F9282000753FEC74078C70B01000000DC578FFFC4F00000000000000002FFFFE7FFFC222CD09AF16AC6890D83FCF03D00366E0A83016911FFA180F8C31286000A41AC344FFFC4F00000000000000007FFFFF7FFFCBE4E4D37C0A09BE535A5FEF238829B7E6B83050C7FC28200F8C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "3309C000482A2C1FFFFC4D0000000000000000FFFFFF7FFF9D23DE1A7911A72F971D2DFC03EB15B8BDB82397FCF7EC010F0C31DDA8000057A34DFFFC4D00000000000000007FFFFE7FFF287B982DDE3D4956A7144FFC073ABF913EB8303E66290504070E30DBD9002339F63DFFFC49000000000000000007FFFE7F008B0A95DA667A8603B65F9FFD87381793D0BC38A7D0AB26E1070E32E8CE00A218DCB5FFFC41080000000000000007FFFE7FFF196DCC048BBF4A8637F65FFC7357C99EBC9C3816ECDA7F60078E72A95C003133D32FFFFC410C0000000000000003FFFE7FFFEC744341C485477D6CB1E7F0D7F2F540801C391002A4FCC20FCE76A53C813B81";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "4DFFFFFCF09F2000000000000007FFFF7FFFA26374C0845C0635182363749FFFF8FFD11C38807A8FD4C20FCE74978011CF1490FFFFFCFF9F240000000000003FFFFF7FFF4B8FC412B4DC63C5BD2DEB3CAA3FF3FFFD1C3CAD6B1B37C20FCE14866E5A4A612DFFFFFEFFFF250000000000007FFFFF7FFF48C8FE221421E2293031E234B6C7FCDFFC1E3CA11E1B85800FCE328FD80AE3BE28FFFFFEFFFF200000000000002FFFFFFFFFE04B012F19E49D6D0D37F33080703E3EFC5E98210F069D800FCE76EE49A4EF9D34FFFFFC3FFF0000000000000007FFFFFFFF3E51DF66D69B3D964AB07B30000A1BFF7C1E9BE4592F8F800FCE6FB57BAE39A942FFFFFC3FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "2000000000000007FFFFC0FFE0D06D98FAB508263FE13B310001A683FD16BBE18F72DB800FCE6F85C18DED7D0DFFFFFC1F9F2000000000000067FFFFC0FF2B4E39320EB7DC7C59323B1180003540F8563BE4D3F3F3800FCE779D46076978BFFFFFFC1F9F2000000000000066FFFFFFFFE6129210A167DB08F01DAB0D8000057B0C56302104F3E7800FCE7694C7AC6698FFFFFFF80F9F000000000000003E7FFFFFFF0FE1CC2D7A699092353B0B09800000B43C563283CCE2DA805F8E7534D241FBC89FFFFFFF7F9F000000000000003E7FFFFFFF3F50FA549D9921194476170D00000061FE5670C34820C9801F8C6EFDC1429C141FFFFFFFFF99000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "003EFFFFFFFF7AA7446019AC12611545170D0000000FFE56F0802884D5800F8CE5D07E3BB97A7FFFFFFFFF99600000000000003EFFFFFFFF5603C34423C228937228130A00000000775EF48228A5C1B00F8C6501055BDED233FFFFFFFF98600000000000003EFFFFFFFF4F6BE08846AD138AF3BB13FA00000001FF466F8238A4E5B01F8CEE62ECC02E8503FFFFFFFF98600000000000003EFFFFFFFFEE47381522697C7C685776F30000000183626F865965A5801F8C4C3BFF29672406FFFFFFFFDD000000000000003EFFFFFFFFF66670C2D8A12C4B74EFB5FAC00000007FE2F1CC5145EA020F8CFFB31534A09106FFFFFFFFDD000000000000003EFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "C2FBFF73E7F46D4873E419FDC000000076EAE54C49466A801F8E701881D54A0000FFFFF7FFDF1800000000000033FFFFFFFF35E828D33CF4EC0C9DC6BFEEC00000007EA2ED4C51406A801F8E6C375EE25B0003FFFFF7FFDF1800000000000033FFFFFFFFF7E9CF5C5D71B27692C25BE6C0000000752EEB4C50406A801F8EED0A3C93180003FFFFF7FFDF1800000000000033FFFFFFFF2C273DFE3C50BB68CAB70FF4C00000001C86EB5C50426A801F8EE9B5053D548000FFFFF7FFDE0000000000000033FFFFFFFF46AFE279368D245D922EAFF88000000003F2FF4C104768C03FCCE9719D64C00000FFFFF7FF9C0000000000000033FFFFFFFFCE741AEF58BD";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "000000FFFFFFFF9FE800000000000663FFFFFFFF0DF22CF21AE975301A8A4283F00009C070927A4C9D3E0737FC3B500A0000000000FFFFFFFF9FE800000000000663FFFFFFFFA9F5F2CBF6C57787F96B00DAF00C010061988FCD3631D4FFFC3A532C00000000043FFFFFFF9FE800000000000663FFFFFFFF246819A333B80B2ECA5E00E7E10033A34235A9930659B2FFFC3A539400000000041FFFFFFFBFE800000000000663FFFFFFFFAFCD6DF72A3660F02AD800E4600000003C53818B444AE28FFC32FBC4000000000C0FFFFFFFFFE800000000000663FFFFFFFF3940B245A19F480B8DF000EC09006FCF2B09C9FFCFC3728FFC36AAC4000000000C0FFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFFFE800000000000663FFFFFFFF05BA81BC0788CB6428A000EC1900408879B3E4C0BC29BA8FF814A410000000000C0FFFFFFFFFE800000000000663FFFFFFFF0BD5F8A169AAC43701800092410D88005D3A48F95A3683DFFC3686F4000000000C0FFFFFFFFFF01000000003FFFCFFFFFFFF21BDD0C3100F6069FE0003D1C90014FF3BA07BD13F5367C7FC7686A0000000000C0FFFFFFFFFF01000000003FFFC7FFFFFFF7C3D1E0EA23793111B0003D1F901920010B36F90771247A7FC76D1A8000000000C0FDFFFFFFFF00000000003FFFC7FFFFFFF7944FA756EBA27F34E0006115101FF3DF1F5E010E201EBA7CC755D38000000000C0F9FFFFFFFF0000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "0003FFFCFFFFFFFF5797CE8BA757874E1400061359040C80BA10DB78504282C5CC751B5800000000041FFFFFFFFFF00000000003FFFCFFFFFFFF88AAF96A3D2AC18E3900061308804D0545BEB25400035847EC65251000000000003FFFFFFFFFF00000000003FFFC7FFFFFFF27035131403EBCCF47000013188083B09C8E26F40002AD73E8EDA8400000000003FFFFFFFFFFF00000000003FFFC7FFFFFFFF9266A08594E76FFD70000075C91226611FF502C70432F52C8EC92180000000003FFFFFFFFFFF00000000003FFFCFFFFFFFF6FC84C6D7219AC364F0006594C80262F740D7A6460013EABF86A99880000000002FFFFFFFFFFFC0000000000FFFCFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFF99D12FAB439413425300067C08C54CC5A2AF7B202061DA87FCEAEA880000000002FFFFFFFFFFFC0000000000FFFCFFFFFFFF9B3D3C76250DEBAED400066EA480D07EF5A85840006151EBF8CA16080000000002FFFFFFFFFFFC00000000007FFCFFFFFFFF5FFBA4C7C8B699F4D6000244A89182323DE896C00020E39A81CB6D120000000002FFFFFFFFFFFC00000000003EFCFFFFFFFF275CF0ED72E23128ED0001F84881849F409E3A6438A0452B81CD8F000000000002FFFFFFFFFFFC00000000003E7CFFFFFFFF5AA6069C3653819F650000F80AC3020CCD1E82E00881715300D5F4000000000002FFFFFFFFFFFC00000000007F7CFFFFFFFF181E855A";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \vga_module|videoGen|r~41 (
// Equation(s):
// \vga_module|videoGen|r~41_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~41 .extended_lut = "off";
defparam \vga_module|videoGen|r~41 .lut_mask = 64'h041526378C9DAEBF;
defparam \vga_module|videoGen|r~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "B46DE508B41D601EEE653DF066E1FB9CF0002F393FA87FFFFFF80000000000000403FFFFFC7FD9FFFFFFFFCC00000001CB220C9FAF92E71B78626B7F04200F61FD5C760BB61C07427FFFFFF80000000000000C000FFFFFFFFFFFFFEFFFCC00000007CCB22237A788BD76B9D00E9071700FC185DCF01AA638E9AEFFFFFFF800000000000006000FFFFFFFFFFFFFFFFFC00000000F308EFA0F8FF7E9B53EC29FFFC2F01FD98624E002B4A7DA72FFFFFFF900000000000007800FFFFFFFFFFFFFFFFFC00000037F80C20CD90D2E00C70B6CF5DC40F01FD9873DFE008827A44AFFFFFFF1C0000000000003F80FFFFFFF3FFFFFFFFFE00000007F013056D8A1E47CD2";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "A1F4F5CDC0F1FF81C735FE00982603A2FFFFFFE0E00000000000000007FFFFFFFFFFFFFFFFC0000000FF3DE6CC833E50ACD3A1EEE2566BF0FF81F824FE03B034C8927FFFFFE0E00000000000000006FFFFFFFFFFFFFFFE80000080FF2003A676E2C0F8BD5586E09551E0FF99F87CFC1EA6710611FFFFFFE6E00000000000000086FFFFFFFFFFFFFFFE80000003FFBFD8EC692F7F3D3F5FAD077EA7B97019F873FC1E5672D712FFFFFFF6E00000000000000FCE1FFFFFFFFFFFFFFF80000007FF45105E9743129CB1D1B138FE9FF6C71CF00F9C1ED4230511FFFFFFE08000000000000007FDFFFFFFFFFFFFFFFF0000003FFF2C2094E60D9B20D9358033C0F800";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "079CE6338C00D9171612FFFFFFE7E00000000000000FF8FFFFFFFFFFFFFFF800000007FF2DA8148D7C2B32D7BF8F1CF747000380C2455E013BFBF81AFFFFFFE7F000000000000000000FFFFFFFFFFFFFF00000FFFFFF1A8ECFFFE79908573D4DB8D734F98380C05A7C111FAE2B9AFFFFFFE7C000000000000000000FFFFFFFFFFFFFE00021FFFFFF34E67DE27F4D599462529EFCB4E3C301C3667003EFACA19AFFFFFFE00000000000000000000FFFFFFFFFFFFFF00073FFFFFFEFF9A4056DB8B9EEB9EEB40177C0C7012300780FEFDE919AFFFFFFE00000000000000000001FFFFFFFFFFFFFF00077FFFFFF77E44D1D15EAEDDE32A79E2D25C1427023117BC0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "C4D1119AFFFFFFE00003008000000000000FBFFFFFFF00FFC000FFFFFFFCE840081C60BC64CEC3F2EBC261C04378E0D9534751DCE89AFFFFFFF7F00FC1810000000000000FE7FFFFFF000000FFFFFFFF8C574B9B2A0468670F839A73B8E40866F0595FCF50F0E9CE3FFFFFCFFF0000000000000000002203FF00FF7F0001FFFFFFFF0F2339AFCDACF81528471BFD74EEC81E78044FCE558C819EFFFFFFFFFF000F00000000000000001FFF00FFF80001FFFFFFFEEEA4A00362EED2C04AA4F8E6906FC38E603E4F0914AD81961FFFFFFFFF001FC0000080000000001FFFFF00000001FFFFFFF845A8C37B76C3AC51AB859F3EC0E7A00E0F2E4700579D4182037F";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "0DD01BF1CF00002D26C66B39BD9A088428E141B300D55B000000000002FFFFFFFFFFFC00000000013F7CFFFFFFFFA1F514067A2FE41EA500000A604895025CC095183855C45C01D455000000000002FFFFFFFFFFFC0000000000087CFFFFFFFFB1D87E8191CD0AFFBC00002A4208FB9E54C95AFC081127D701933D000000000003FFFFFFFFFFD900000000000273FFFFFFFFDEC6454B6C1DDE9CDF00002A52793448624108F01C2830787CEBF2000000000003FFFFFFFFFFF9000000000007FBFFFFFFFF17F8F70AF906A237BF0000335507D90A99FCF4948448AC16393704000000000003FFFFFFFFFFFD000000000017FFFFFFFFFFCB9CFFA7925CD136BA00";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "0013F0624C4C4C6E1482A014A3C61934E4000000000003FFFFFFFFFFFD00000000000FFFFFFFFFFF2AAA90BE11C5A2FFB188001EF6553667B75F9A650F1AC26E3134FA000000000003FFFFFFFFFFFC00000000000FFFFFFFFFFF22D3BABAF1BF166EB6C0000FA4290B21DC48F0CB00344EEEF2CA8B0000000000031FFFFFFFFFFC000000000007FFFFFFFFFF7017C868342D41BA5AE0001B426712108EAFD64009117E24B2C48500000000000307FFFFFFFFFC00000000000FFFFFFFFFFFFC041CA1AA756EE814F80004237350DAC744E4170383011CEC589300000000000303FFFFFFFFFC00000000000FFFFFFFFFFF8B164E8F3573C35A04B00010846D6E74";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "0683019DC04A1CECF6773900000000000103FFBFFFFFFC00000000000FFFFFFFFFFFEE7B09A092470B205433700A413C48171CF831F84598BA17F2A43000000000000307FFFFFFFFFC00000000000FFFFFFFFFFF373B18D56533E130EBFC8459D40CE1C0E6ED59312B34B2F5F8E82600000000000007FFFFFFFFFC00000000000FFF7FFFFFFF56332A5EEA82284154402106E9722604F7610CC9B1897FE40D258800000000000003FFBFFFFFFC00000000001FFFFFFFFFFF14D7FF86E4BE791D4664A08FD0849141C7019BC314DC2300B25DE500000000000007FFFFFFFFFC00000000003FFFFFFFFF07733A2BF3320D3411FDF1FCE381DAED890103AFE922D0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "931897EE640000000000007F3FFFFFFFFC00000000003FFFFFFFFF0FEE7D09D679E5675DEADD7143C9A59C1201FF2848D30FAD7DC2AA81000000000000FF1FFFFFFFFC00000000003FFFFFFFFFFFD29CEFE589C2C8696C71B4E4D59EA00003EEFCC252C907CFDFF3B600000000000000FFFFFFFFFC00000000003FFFFFFFFCFFCF2D049F3B2B3646D288E0D95880000100B25AF89B10F478E3BBFFC60000000000000807FFFFFF00000000013FFFFFFFFC3FD00D7E9A39BBAA0D9B1A3E2F8DE0001904911F48B2FA1FD42BFDFFC6000000000000091FFFFFFF8000000000BFFFFFFFFC7F17B7345976B1912F708525C783AD83C10029004BB1EEDB5607BFFFC6";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000001FFFFFFFF8000000000BFFFFFFFFC6FF219D93E50DB68DF429291F6E58A00392BAFFE770B10D01F47FFFFC600000000000001FFFFFFFF00000000001FFFFFFFFC7F66688940B99B76087D270FB191BEF002CF48C0A983564D6333FEFFC600000000000001E7FFFFFF00000000003FFFFFFFF03FF4CD2AC1C4803A99595314D41B6000A50EEC24093D77F15EFBFEFFC60000000000000003FFFFFF3800000000BFFFFFFF003919EDAFCA2FFB685A38B785121A6D14503F6DEF7F551AEB197BFFFFC60000000000000003FFFFFF3C00000000BFFFFFFF0029629F49365C04F396AFED1DA3FF7F28707829D3FFD636C9E7FFFE7FC2800000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "001FFFFFFF7C0000000090FFFFF838007FA9A22781B65051BE2ABCAC3EFC4FC04C5619DCE633ED16FFFFFFC0000000000003003FFFFFFF38000000001FFFFFFC3800307739641242EB0359D619B475332EB0C4FD2FD00565E2B8FFFFFFC0000000000007003F7FFFFF38000000001FFFFFFC3800810A5A884790E85C7531E491667E729C2701D855B3D5A2511FFFFF00000000000107002F1FFFFF38000000001FFFFFFC30001BC2EE1859848C4B8CB2AC816E0661303523559D356E6E8A1FFFFF00000000000007E0273FFFFF38000061001FFFFFFC000040475FB57F8EC029F24F8CD9FCB314022B449E49BFB261A6FFFFFF00000000000002E0267FFFFF38";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000F1807FFFFFFC00008DF731F1D3B559397643FAA3DA481DC5F65A33E57B088A10FFFFFF800000000000000026FFFFFF3800FF0003FFFFFFFE00007767E2D821B94CC98CB548C418C6A4A7AC3764FAA20C4EBAE17FFFC08000000000000026FFFFFF3800FF0007FFFFFFFE0000C05803DCD986BF2B076B690250A3F77CD827CA860B603F5B3F9FFFC080000000000000267FFFFF3800FF0C07FFF7FFFE0000EB4FCB4F74A92DB482B9591C7AB01C03DE75E0115DD9E3DE221FFFE0000000000000001C0FFFE0003EC08CC1FFFFFF3C000057F4D34F92B510FA4C466E3EC4E006039C280039D6D8E02EFFFBFFE0000000000000001CFFFFF3383E0000037FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FC3C0000F3DA4F3DF8C5393558AB1B51CF6C0623BD159C3CDEBE203FFFFFFFE0000000000000001FFFFFF07C24FFFFFE7FF8FC1800009F306E1F3C7511A535638AC2ADF40F73FC3C899CC1BC21C41FFFFFE0000000000000040303FFE07C00FFFFFEFFF00E0000007B20D12CF3C69744C7F17846A7F00FF3DCC301CFC118103CFFFFFFE00000000000000403C7FFE07F80FFFFFFFFF00E000000DB464A602A44EA1D8087DE0D08F127E3DC5431CFACD8206C7FFFFFF00000000000000403FFFFFFFFC107FFFFFFFC00000000978080922B4167FD0F666D6A50F167E1F96031C0AF183F997FFFFFF80000000000000403FFFFFFFFD907FF1FFFFE00000000585B";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFF003FC70000000000000000FFFF00000003FFFFFFF0BD51BEF975ED6C490F2B60CAD7CF103C0E08C06147DB80A001FFFFFFFF00F8C30000000000000000000000000003FFFFFC8018604DAD0AB9882CD8D75C8D880C207C2079C00010F2802107FFFFFFFE000080000000000000000100C00000003FFFFFF0002FE45F661E00D00C82C7BC6490D9C07C7069C0C75E7130200FFFFFFFFF003F80E30000000000000000E00000003FFFFFF0004C35687AAD50674BF3EC7E6DE1E9C07800D2C0CF2430F820073FFFFFFFFF7FC0FF0000000000000000000000007FFF3FC0004F05046C51ABB9EEA6114E9D08EBE018005D8430200EFBF9000FFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF000000000000000000000007FFF00000009B29D054462325A991565718061BE00000DA0438232E9FFD000FFFFFFFFFFFFFC0E00000000000000100000007FFF800000099EDAFBA85815B21E40CCC71373FFC01C058FC03233D18FF000FFFFFFFFFFFFF0000E000000000000000000007FFFE1F0000DD4777DA862E41028DA07D3387079E01C059E0FF4433F9CF0007FFFFFFF8FFFFFFFFE00000000000000000001FFFFF000020E1A99DA39797B6662D34589C10368E0000CAC63C6875090F0001FFFFFFFFFFFFC4E0E0030000000000000000BFFFFFE00000852AAAF187A36ACAE92FE4618E948C00309ACE00339A098E0000CFFFFFFFFFFFFFFFE087F000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "000000001E1FFFFFE000007F679182E569EF2B26C30AE24174148040731ACE03C7061DCE000003FFFFFFFFFFFFFF6007700F000000010807FFFFE0000023E19BB7AC1C0509D522095D580CE4FFE0230E8003C4A52CCE001C07FFFFFFFFFFEFFF24022000000000011E03FFFFF00000270BB61A5870169D3643F308FD1CA4E7E0070685818DAA0C32800003FFFFFFFFFFFFFFFFFF7B7C1FC00007FFFFFFFF800000FFFC2A542A5EE220633614D0C06266DB1C07F051C18DABE4F2800000993FFFFFFFFFFFFFFFFFFFBFE1E007FFFFFFFF000003FF1C117978DEB7A3F144292EE3BCCC2A1CC0305FC10D9ADFF0800000011FFFFFFFFFFFFFFFFFFFFFE18007FFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFF0000FFFF91B8C9A480F22A9B233787563C0D0E1C00005FEF041CBDF08000000F7FFFFFFFFFFFFFFFFFFF9FC00007FFFFFFF8000FFFFFCBA4DEDAD6E9DA5A82F1DACF7F3D163D2022CFFFC421F1F08000000FFFFFFFFFFFFFFFFFFF3F9FC0000FFFFFFFF0000FFFFFF4B0DD6264ED3B0B5554E8BF3C34E07500F7A7FFCBCC51F4880000071FFFFFFFFFFFFFFFFFFFFFFFC09FFFFFF9C000FFFFFFD8DB61BCF1147BFF725444130C35A6F43FFF27F1D6746DDC9800000200F83FFFFFFFFFFFFFFFFFFFF3FFFFFFF98000FFFFFFBD540AA26F57BD381820C9CB5A0878FE3FFA2FD113A8BCCE98000007FF003FFFFFFFFFFFFFFFFFFFFFFFFFFFF1C000FFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \vga_module|videoGen|r~42 (
// Equation(s):
// \vga_module|videoGen|r~42_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  & 
// \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~42 .extended_lut = "off";
defparam \vga_module|videoGen|r~42 .lut_mask = 64'h00530F53F053FF53;
defparam \vga_module|videoGen|r~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000C7FFFFFFFD20664C050D735FE69802FF9A0BCB0D5C019F900FC9FA3CE041A17E600FFE0B51ADAA7440020000000000000000C7FFFFFFFA6B1F5ED8BD8171F3DECDA7B98F6B0BEE018FCF1FC10CEF3B81EE4FF007CE06FCEC1621407A0000000000000000C7FFFFFFF043803BF1DA8837AAC76689F99F681747E011C787CEA6595FA82B4D003FFE1FD64DC7C700FF0000000000000000C7FFFFFFF699BBD273431A7DED838E9EEB758E2C34110E30000C84B3C3A05440F017FF776ACB091D40FF000000000000000047FFFFFFFB7BC75C2F52D61AEF56BB9B8ED100553C278FF0C3F84C7A72D00BAC7ECEEFFDB3AA41F300FF00000000000000004";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "7FFFFFFFECE5EF9F704CB8B21D479729D859B56E033B3E071E45C4F4F33510003FDDFFCC872F5F440FF000000000000000047FFFFFFF5A123175DB1E09E749C8B4F39AF7E521FF1E00039F5C869BC7828327E09936CC8CF332740FF000000000000000047FFFFFFFA33DC2267B07F2C2718D8D9DEB25E53E80C0B0029F1EFDE2C709E0D98322F21948DB23C00FF000000003000000047FFFFFFFDDCFDAE6E4BF7C471741618B4925F4E286FC10029F0F7EF3C304F7FF5E90E831B8E393040FF000000000000000047FFFFFFFEAE3C2DE25234D9970778D0B31218552C044BA039F4F057BC22487F6C712DACF80BB3FF40FF000000000000000047FFFFFFF05D4";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "ED7A40DD4C7EFB1A6E8C203FA71B00C5FE03DF4D2DF7C348A8529007263A910154C80FF000000000000000047FFFFFFF17746749A63707D6FFD5A80536BE8C33C08CE002FF25CEDA639A0D92FA793C2AD06FCA281820000000008000000DFFFFFFFFD71CFDBDF8F2C481355FE709309B0913CC864013FF212DF26390C466AF502AF6CE8072AD0020000000008000000CFFFFFFFF5A3F3D3B774E9CB6CD67DDBA70474A020F870003FF6B667A238569000086656FE857B8680020000000008000000C3FFFFFFF97F1EC19E281B53ED89F5A8F32656FA21F072001FF6302C22383A527B2800004301BE2D00020000000008000000001FFFFFFFAD41F3D0992ACC3";
defparam \mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "FF76A9EAE27167A21F037F81DF6304F663864000002260070036876807A0000000008000000000FFFFFF1023E23E9CF3296F69ED2EEE22A1B5380E237FC0DF22676963C6FB8E7FFFB7A41384A8183FF0000000008000000001FFFFFF489BEABCBAF3F4FD0BF0FE8E62A594F80E633BC0DF08667DE3D206801F80BB155034A62C7FF0000000008000000001FFFFFF27D3DC6338C09094B229548B6B978EE60F618380FF082032E3DA33FFF80FF7E9E120C9EC7FF0000000008C00000001FFFFFF1A7EF13D98AE1D79BE93D3FBB817476606E737C079487130F0DFA60004007E3F9B50580CCEF0000000000000000003FFFFFF9401B981D7E042DE166A9796B043";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "456607A713F0390441F0F195943F0CCEF78D4D347F20EEF0000000000000000003FFFFFF22F5401C96695C8E2A1B0B04707B436407B99BF8192401F0E39E2F01FF8001FCE8625A646EF0000000000000000003FFFFFF4D99671C7C3BF146B29B8065F05AC0D8008119F8F92DC1E1E3D41FC01FFC3DF93A1938747FF0000000000000000003FFFFFFB7A035BBBF0A47995007C791506B46D3008349ECFC2941E1E7525C0FF83E7B3943EDDC7C7FF0000000000000007003FFFFFF7784A4DC3046B025B4D16651C8C343D3001E68C0FE3CC0F1E74B3F80F800E5FC6290987C6FF000000000000000E003FFFFFFB918D07039E2A5F23140AED8C8CAC957003EE040";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "FEF6E4F1E7ADB806F8004310BD5078544FF0000000000000000003FFFFFF59B4114433A0D663531AF1FB824BC816013FE060FEE974F0E3B2AB87F800CFCAFDEBA61406F0000000200000000003FFFFFFA9309DC2B5F8CAAF26E1B2402EDF06F60073F040E6A1FC3C71B7A801F801FC2CC983672C07F0000000200000008003FFFFFF3A2AE65B5EFA6EB552016AB24D9F44E600F1F8E0E4A5F03C38A0599BF80780FA7142235007F0000000200000008003FFFFFFD205C4F99A7FD35FE4FF233E69B140C601F1FCE0E125703E187EF6F838FE1FFD49854B0807F0000000000000000003FFFFFF1977CFC2336B66883BCA9A2FBFBFD5CE03F1FC41E12D7C1E1C0E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "163CFE803F8AF0B00D3847F0000000000000000003FFFFFF0DEFA1B439BE40DAF111DFAEBFDBD58E03F0FE00F12A7C1C189321155E03FE68506E8DEC47F0000000000000000002FFFFFF36F4D6BAB43B4A98EB42B1181B7FD1FE03F8FF00F12EF01C302CE48ACF00FF9B7146808447F00000000000000000003FFFFF0D2009F1391836F42ADDF86813398DF603F8FF80711E303C301D64EF7CC07F5A56A138BCC7F000000000000000100007FFFF1998ADE58E39F2616E7265A8115F89F47FC8BC80719F303820A0927B2C47FE5A57D1A03EC7F000000000000000300001FFFF9D54A52C25F5CE34A344D02D2E96CB3C7EDA7EC8733218783033663CEB13FFAF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "2D8216F0B2F000000000000000000FC3FFFF8B8AB3CFB5A925535FC13B232A9749207FCA7F714353187830B0AF8C5213FFC3ECA9E6C096F000000000000000000F81FFFF79C7CA2172F36F631E2BE4BA1BD4EA247FC97F79C3519E7830F7E322F70FFF0FB842DF6A06F000000000000000000001FFFF2A25C5DEC00809E2BBE77F499897E6D47FCC7FF9C2D01E3833EFD29BE40DFF66453338B207F000000000000000000003FFFF4445BD2A1D043F228F6E8A1A194E04D01FC467F9C2F25E1C73EEDD2F9A00FF72C506769207F00000000000000000001FFFFF06672DD0097459B0A061DBF8080EC011FFC667DDE250500E39B87E25390DFF88444AEE3A27F0";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "0000000000000022001FFFFFAF980C0392AC32FEC9B03F7A08DFC8D0FFE67FF770BDD00E1C481E746887FF684C37CF2267F000000000000000B6001FFFFF5DA17002823CD3B1C0C6D178277FCA4619E79FE238BDDC0E1C1F8C346E00FF086510858A6EF00000000000000002001CFFFF870778DE69AE1EE77BFF1F2F133B8A221BBF9FF798F5D8FE1C029825DF0FFC27C722C5166670000000000000000C00000FFFBB4824A3772A4C2CC43ECAD87CAA132083A797E3F8FEC0FC1C75CE33068370A3651E7D3767F00000000000000000990E8FFFE11688BD700A2A12157916F2EE0A1FAC832383E0FCB6E0FC3FBC8686EF0F267002E9422B27F8000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00C0000F8FFF4C535FBAA5D075A02FE47752798396EC1FF383E039B020F8FFA140DC307F0442E927027107F000000000000000C000068FFF4D31492753AF3862038F0352538F962E3FFB87E01B33B078FF534026097E1D25F01CE55D037000000000000000C0000C8FFF8B2A9F5D2D4D6C582B2C1070721F889E1FF307C1E3AB7C3C0F83A2DE444CE21DCBF3F75D00F000000000000000001FFE8FFFC51D7D6120655C5A23F91F3475EE20501FF9638333FC1E1F0FAAA2C01887B73727F9C31D00F0000000000000000003FE8FFF4EE5A37C8AB994956464E054516E30827FE863870E7F3E1F0F1D46227DA580C38D61E30C0070000000000000000C079C8FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "84DCD5DA649050548A3AAAD850BC285A3FFE7F0F18D29F1F4EC1442B986A72F48CC8438101700014000048000000001C8FFF0C08284BA677608133B315B850582ACA3FFE7F9FBF201E0F8D5C4197C83E93AF1C37638901700015000008000004000C8FFFAF1EFA7BA41955010E2B8B3C37781ACAFFFEE73927B03F1F9C10006A03FE48B6F887638D01700052000000000006000C8FFF69907615575C9D2E1629BDE0D23EEA433FFFE73FA02F2F0F34996046E0097B314303E38C0970002C000000000000000C8FFF122BA7047E4E533591EB8060D426C8870EFFC07CFF880107FC65203EB013160B98E2E1A40070002D000000000000000C8FFF0A55132BD30D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "8730D555E220C6240E800F02CEF1FFA807C79CE9F094F8A99BF442E3A1F300700021000000000000001C8FFF5F8DA21930D9BEA42AC11D2DC427D7E0070F9A367C13C0DB96A076C5DA4458E0ADC321F300700007000000000000091C8FFF9B153C364BBD57FDC44F543DEA01CE527FF15E3E0D458976759181C428E44F8D02EF31730070002E0000000000069FBC8FFF68AC55E0554EF4ED66AA8D5F767CC438FF939FFF27B9CE5FBAFA705C176A1C0ADAF921F7A1F000E200000000006FF00C3FFF0174284C3D1346264E4D33614032EE79FC1381FFE407D552CED8FB532351F0307DC8316B20F001B800000000006FF81E3FFF1F008B9D17C7A4DBBDEE746B";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "08B03FA70AEF18F0F1E06F840CE9A606109EE0003F8000000000000000007FFFFFFF55FFBAA4CA497EB8A89D21C4D711C09706303FDF18CD1EE1F0C06E660908300FE82CD6003F8000000000000000007FFFFFFF981B6F8C0D19681797B698CD8ADF000817713F3E52F33AE3E1E0B8DFFF10C30BA9C254003F8000000000000000007FFFFFFF5B4A695021C4CAD119A3F4F0C63E0CFFD139387F57FA29E3E1E0297FFFB72941DEDB04003FA000000000000000007FFFFFFFED87EDC0874F3F6D9A66FEFF5320E41CD11C3CBF57DA0DE783C0C3F3FF7005DE24D418003FA000000000000000007FFFFFFF186B8E66C5F525DC068C83F5BB962466693C3DBF459E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "13C787C0F7FEFFE077416945B8003B8000000000000000017FFFFFFFD2F3911905761E8F3DBCD7BE7114C5C36DFC3B7FCD3D9DC38E00F059FFD083271D6FD0003A8000000000000000017FFFFFFF31D4FBB6365199AA0159F1FD37964DDA4CF876CEFF49D5C39E0EDEFDFFE1CEE1217684003A8000000000000000017FFFFFFF0EEF26659D1D5132178FC8F591F088FB4800F7E1CFA4F2118780A7FFFFF8017A43FE82923F6000000000000000047FFFFFFF288CFABBFE42BC81127A591D90FEA0EF4000C7214F14AA19C78237F9F001FF7A9A97D6A03F6000000000000000047FFFFFFFC5CD090E612779CA5FE9608D08C40C414001C721FFB7E41CE38315FB";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "03FFFFFEC33522003F6000000000000000047FFFFFFF8CC363F8DD18F9A763496F9F5FC58304C00383E1FBE7D43CF3C1057E0003FBFF7E321E803B6000000000000000047FFFFFFF77191620D6627E4140644EF34BB75029C0010101FFF79C3CF1E1D5FE000FF1FE917604103B6000000000000000047FFFFFFF534AAFD8B840EEA7F07ABE7D7B7AC47200000001FFE7D438F0F1D1FC01FFF3FB0A3FE718316000000000000000047FFFFFFF4ABF3DE7989B8BE7900E347DAB6E269000003083FFE3C4F1E0F18AFE00FFFFFFEC74AB80300000000000000000047FFFFFFF38B0C48FF70F06B8342D41BA3B68C6E300710001FFE3EBE7C1F18AF401FFFFFDA88D";
defparam \mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "3500300000000000000000047FFFFFFF0AD8C8AD19928882804EE06E537D020600003000FF30D7C703F1DAF800FF807158C300C40000000000000000040C7FFFFFFFE388F71ABDBF58E1B816805E437D8070000079E0FF93FF870F00A2E501FFC073D15889000000000000000000000C7FFFFFFF702650CDB0658EE7C1F24A5F32E9427100007F00FFB1F7C71F0043FE01FFFC78B3F048A00000000000000000000C7FFFFFFF70057535336CE5B8FF3C13BE82E50AB5C001FCC0EF96F3CE1C07CBE303FFFC73FE120A680000000000000000000C7FFFFFFF2ABE19C325FB1977A3FE5078A0A0F346C081F900E4D3ABCA8E0B8FE60FFFE0F5D84AEE2400000000";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \vga_module|videoGen|r~40 (
// Equation(s):
// \vga_module|videoGen|r~40_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  & 
// \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  & \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~40 .extended_lut = "off";
defparam \vga_module|videoGen|r~40 .lut_mask = 64'h0530F530053FF53F;
defparam \vga_module|videoGen|r~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \vga_module|videoGen|r~43 (
// Equation(s):
// \vga_module|videoGen|r~43_combout  = ( \vga_module|videoGen|r~42_combout  & ( \vga_module|videoGen|r~40_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\vga_module|videoGen|r~41_combout )) ) ) ) # ( !\vga_module|videoGen|r~42_combout  & ( \vga_module|videoGen|r~40_combout  & ( 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \vga_module|videoGen|r~41_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( \vga_module|videoGen|r~42_combout  & ( 
// !\vga_module|videoGen|r~40_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\vga_module|videoGen|r~41_combout ))) ) ) ) # ( 
// !\vga_module|videoGen|r~42_combout  & ( !\vga_module|videoGen|r~40_combout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~41_combout  & 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\vga_module|videoGen|r~41_combout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga_module|videoGen|r~42_combout ),
	.dataf(!\vga_module|videoGen|r~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~43 .extended_lut = "off";
defparam \vga_module|videoGen|r~43 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \vga_module|videoGen|r~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "000007FFFFFE0080F0DA01548FC8CA1497E15381B1D1A7FD27F085BA1AD719C83E0431CDFEFF0D857FFCBF84FFF0000000000000039FFFFE0000B74DF6E268024CF4DC3E65E13B75BFE7DFB8FEF5EA36B2FF3E15A1DFFFE510BDFFF2DC80DFF0000000000000079FFEFEF800364BF5DD4B50E3802E7D23203A3BE7153D9A080C317D3633FFC733DFFE73EE6D86F3DE80CFF000000000000007FFFFFFFE003BC2E536ADEEA7E18F301DBA8C2F80832BD1A331403A6506CF0A11CFFF9F231004C60C80CFF000000000000007FFFFFFFF8078E1E005FA88C16CB7CE1948BBFE842353DC0009FC94CD7E03336FE03FF88018A085E20039F000018000000001FFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "F80067F7AD382BD6E4F3D71A2236A86D99EF5C445D1D6A652F5CC7811F59BFFF00690DA810003DF000018000000003FFFFFF3800694697576FA46445D10E8D4659612B644A7CBBE121EBFBE67E87D0A7CF6880344B1080003DF000008000000000FFFFFE7E003353642BDECE75B030C831E08031A8D054384299286741ACEE4FF7E076A4D02C1CEABC003FF00000C0000000000FFFFFFF805FC85647CBAFD71B58D494B62092B3F32703D4AAF6D96436EE7664B8CFF0B1C2D0826000BFF0000000000000004FFFFFFFFCCAD9E06D802C99DE0608E1B68749BBDBF3B401F17644EE8F903FE288A1B771588F49A8009FF0000000000000006FFFFFFEFC2E6D1051";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "52D763B4873B909868F5C6DCDFDE779C68D9266AF0CFFFA60790C407BF5CE8009FF00000000000000001FFFFFCF86D14EC7F108024CB5DE16FFE14B8E761FD941CE878E0EF2F71FF498000E98B85DCCCE8009FF00000000000000001FFFFFFE06F58A21EBC6B3365C00BE94377CFD87EFAF8398CE038E92B60FCF40D3E00007B5C71BC00FFF00000000000000001FFFFFFF025F3CD69496C9758764D343FFFBF3AFD0A4032F87EF8E9EEB0FC9FEB03EDB0005C494C00E7F00000000000000001FFFFFFF8BBF64487BC5B30495264B3E0190BBBB77A025F79F278D8A2E0F827A5FF03D4A07C384400F0F00000000000000001FFFFFFFF522E7D29B96E448889AB";
defparam \mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "9680F981A90F1810F47F66C1D8DCC4FC26E7FEE4784FB97F8000F8A00000000000000000FFFFFFFFEB5B295BCAA7B8E7EDE50307404A21F7BB1B7FFC01818072C0F8E8919FC3EC1C03066000F8A00000000000000000FFFFFFFF2FFF3C1DD1E7CD13652F0CE138514F5D5B087FFF1C208076F0F032407FFC0FC75450600020A00000000000000000FFFFFFFF2A0D3A55E63FC1503FA173C175EE71C5C8071BFC1BE00461F1F01A6B07FFE0D1531D00003FF00000000000000000FFFFFFFF89904117AB3DDCF8AD119C9D821CC5A4C2201DF80BE917E2F0F01D91B10D88FC54BC1800FFF000000000000000003FFFFFFF424409A277A7EB25825CD7EECF43096F";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \vga_module|videoGen|r~35 (
// Equation(s):
// \vga_module|videoGen|r~35_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( \mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( (\mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( !\mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~35 .extended_lut = "off";
defparam \vga_module|videoGen|r~35 .lut_mask = 64'h303F5050303F5F5F;
defparam \vga_module|videoGen|r~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "0007FFFC00002B836990D0F770F2E542448C8C1E38E382E3F9FF8680960910D4FE1F80FC78006412FFFFE0007E07FFFFFC000003FFFFC0005D8AD86003A5EBC81C45CE9D581C18E582E3F87F86873E09EC39FC7900E4700057A8FFFFFDFF3C0FFFFFFF000001FFFFF000A6F6C1C55F3797A3ED75F78C701C0FE441E3F07F8E867D11DC2978F801C47003A8B7E7FF3FFFFE3EE7FFFF000003FFFFF8005A7DC115DFA0F81D4BD49EC0F13E07E540F3F83F8E86F81BB5BF38F000D460C19FEC7FFFBFFFFFFFC7FFFF000001FFFFFE00D032B48AC115FD32C8062C18F07B01E340F3F80007191A1EA5FD101800B440F803F6FFFFFFFFFFE7CFFFFF800001FFFFFF00";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "6BCC4304C7FC1AE46D77889860C7F3C34AFBE001C6A61227C3ECB0F803B400FC05A4FFFFFFFFFFE37F7FFFF80000FFFFFFC0D649649C808F729D4E60A8337187FFE342EFFF03EE9E75ABC9A3B0FC03A580FF25953FFFFFFFFFF7FFFFFFF800007FFFFFE04D4C58F57074E11F66E6A48671FCC3F332EB9F03FEF1CC1B818770F403B7C00F05EC1BFFFFFFFFFFEFFFFFF800007FFFFFF01DD2214944F1E667298CE58671FFFFF332E8000006DE304706F9F00007B5FF87C2EFD9FFFFFFFFFFFFFFFFFE00007FFFFFFCC567078D169BC34C115A3E17708FFFD332E90000065E6C8C114670000FB4F9E0817F8CFFFFFFFFFFFFFFFFFF00003FFFFFFF14FC3D5CFA33";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "95EDC1757A1B701F9C0232690000028CE10C2E9FF0000E847860DFA28EFFFFFFFFFFFFFFFFFFE00013FFFFFF1CB004BDDA66988E80F66D00600F0FF032E8030002AC8218ADDFD02007243000CBBD547FFFFFFFFFFFFFFFFFF00001FFFFFFD08C4C80EEC9F4ED6EA965C20047C715326803C002A18D90ADCE10201E66700C6A7EFD3FFFFFFFFFFEFFFFFFF00000FFFFFF7F89249ADA516F8B5B9B5C40F003F306B2F8030002BE14962DD878001EF7F0038DE99C7FFFFFFFFFF8FFFFFFF60000FFFFFF2B5ADB582DF05C1B0B14E7407303FF16B2B3230006802CA5647078001E93F00E7C57241FFFFFFFFFFF00FFFFFFE0001FFFFFB92166A59997CB958FDF4BAF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "3303FF313243260006805C99738CFE0E1C9BC7EE83D5448FFFFFFFFFFF007FFFFFF0000FFFFFC26055EFBB3C05C833A7528E8300FF06B16086000281BCB80FFCFE3F0D30C0C5E1DDC08FFFFFFFFFFEF03FFFFF000007FFFF0B4A405685AEE3A8A1C3FEC780000F2E71B3200002C1A0A72C0078381A640082EFC914CFFFFFFFFFFE000FFFFE000001CFFF61217160BFC70A17C6532C07A0187F0D979831C00281A157AB00703030271FC0D388E44FFFFFFFFFFE0003FFFF00000087FF8BC0258E02BD2EE23D5E3B8E7A387FF10F9B800002414CB45B83600032739F82D38BF44FFFFFFFFFFE0001FFFFC0000003FFB7339501E475578F2053221F1A00FE692D8C";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \vga_module|videoGen|r~37 (
// Equation(s):
// \vga_module|videoGen|r~37_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a243~portadataout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a243~portadataout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (\mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  & \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~37 .extended_lut = "off";
defparam \vga_module|videoGen|r~37 .lut_mask = 64'h111103CFDDDD03CF;
defparam \vga_module|videoGen|r~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "C00003C2424E71F0C00073B6098533D8C80FFFFFFFFFFE0001FFFFE0000003FF4AD5081067C49919F0F387053900559AAE0B5BB12B52508E9B91FC00619A309CE3474ACFDFFE10FFFC0003BFFFFE0000049F6E0C1A08FB3ED57AEA6BFD37BBC062EB30A5199717892B8E4950233DC05D3F3C2330520BFFFF90FFFC0001FFFFFE0000049F992169CE715E1C7DD31B4D03AD000EC6F8F0B78D5BFF8B0CAC9E7FF2DE9D387E835D110EFFFE007FF80000BFFFFE0000009FC3B5EB734853BD29CE7B6A0503C104793BFB7AF909AA4CE9A37723FFB9B53838C1016F1BFF8C007E30000017FFFE000000830B51E3832ED5E200BB6B6800047899A07FFFF1DF62B3A92A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "CB898159906D3F000391B8DEFF0C007C00000007FFFF8000000046D9CEC898B47FC508F5D04EC49D9638A83FC7F7A70A722A1D2F1E0FDFF1018003E90773F9DE00600000001FFFFFC00000008DE6191084F97AFC2EC5006A3D97992E394EC10246F7FD8F0A10C1E4D033008021E1708AF9FF00631000001FFFFFE0000003B5A94FE678246F451FC926BF028EB414444901E010BDEC58C796986A18FE00C320612B8AF90C006390000007FFFFF0000087217ABC91C9886DD96D6CEBB77DF85B36B96D00321920911378F762EAC60B0081205DB592F800006600000003FFFFF800000E0363A77B83B71B38A5401E709A57EB42FFFE50001A206017C0E31915E8FD";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "89810041A783F9E0002630000002FFFFF8000000CD42A82FC9A2285E6DA70F223E9FCA948CF55C003B4101258000B1D5A60D59C08060CB1EFFF00027F80000047FFFF800000070F9FC80F8804F4B04272EABF9FC19FE1E06C08018C7DDB7813F4A9190B9F87C80F0F41C7FFF0067700000067FFFF80000002F7715585DAD0D5A3EA1EA5C3B6EFECFC57446C0148FFF9B80FFDEECE583F83E80FF8C037FFF0020300000037FFFFF0000009B0B2011CB33F27D2E35E54B5A6B1C9F30C1D52002AFB04403FF5D03DAC4D87E801E98037FF00000000000017FFFFF000000F7D48CA47F81147D8BD475FD7CB38A03FD386AF01A66801007F00CEC71900EFC000DB43C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "7FF80000000000007FFFFFC000007D1C20EAEC7404FCD9DCE2997295C9BF489391E818C780D83FE007813C7D8626000F21277FFF0062000000007FFFFFE000008FF8164C6245C207501797B8F64AFFDADE34B7986EDBC7E8FF03078005F39E1060FE6E047F960060080000000FFFFF80000078770CFB79C3618570A9D62CA69C7F7F4614D42C465CB3D8FF01C78C21B0BBE5C0FE6F047F9000600800000007FFFFB00000186662663F401D6CB31ABAFFD891F7DBE1C98FF98AC73391FC0063CF94792681E0FE42847FF000000000000007FFFFF200808102B68DA031D6F3774D47F53032EFE5F9C65B4C1A4658A8FE03C1CCF3877F81F8FF568CFFF000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \vga_module|videoGen|r~36 (
// Equation(s):
// \vga_module|videoGen|r~36_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( (\mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( 
// \mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~36 .extended_lut = "off";
defparam \vga_module|videoGen|r~36 .lut_mask = 64'h330F330F550055FF;
defparam \vga_module|videoGen|r~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BAEF6D977F4E495B0FFC743F3B85DB7BB31FFFFEFA4400C0F3E7BF191000AAF1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "F7041F000000000000C000071FFE000001FFFA80D97C03B5AD34F28C7337FFC0C8055FBFFFFFFB00008110EF9F003180FBE1EE037F800000000000F000001FFF0000000FF9CE91793DA82ED7EEAA9A231FC00F84559FFFFFFBC006C110633FFF3F7151017E06FFE00000000000E000001FFFC000001FC3A9AA73504415D82B8E37333FE00F84759FFFFFF9E01F8060527FFF3839140075FEFFF000000000000000000FFFF000000F5AF33A7F4BABC8B1FE18BCF3FFF00FC27D0FFFFFFDE01F44484A73FFF87908C02333FFF006000000000000000FFFFE000000416B25ACF78BE8808EDD15E1FFF00FCA5D073FFFEDC03947748487F1FEF96800421FFFF80600";
defparam \mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "000000FF000007FFFF000000E87658D16F861508075A4570F9FE1F8249073FFFFCC02546640F8FF18FFF18006C9FFFFC0E80000003FF800003FFFFE00000B3150FF8DDEEC836B570030E7FFF008249873FFFFC801D4CFEB9FF1987F1F800006DFFFFFE00000007FFC00003FFFFF8000080CBD39018A8DABD36C3FB13FDCE1A074C8F1FFFFE805571F8A9DF31EFE0BC180D15FFFC070000000F7FE0000007FFFE00005219E32E31B2338F92595DC6F0FE18674CA71FFFFE40A563CFD4FFFF7FFFBC00397FFFFC07FF7C8007FFE000000FFFFC0000FDB06C6E1309482D34348AF9983E38E340A33FDFCEC0A50F0CD4FF8001FE7C005DA5FFFF06FFFFC007FFF800";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N3
cyclonev_lcell_comb \vga_module|videoGen|r~38 (
// Equation(s):
// \vga_module|videoGen|r~38_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a219~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// \mem|altsyncram_component|auto_generated|ram_block1a187~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a219~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a187~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~38 .extended_lut = "off";
defparam \vga_module|videoGen|r~38 .lut_mask = 64'h0434C4F40737C7F7;
defparam \vga_module|videoGen|r~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N27
cyclonev_lcell_comb \vga_module|videoGen|r~39 (
// Equation(s):
// \vga_module|videoGen|r~39_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \vga_module|videoGen|r~38_combout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\vga_module|videoGen|r~36_combout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \vga_module|videoGen|r~38_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\vga_module|videoGen|r~35_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~37_combout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\vga_module|videoGen|r~38_combout  & ( (\vga_module|videoGen|r~36_combout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\vga_module|videoGen|r~38_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_module|videoGen|r~35_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_module|videoGen|r~37_combout ))) ) 
// ) )

	.dataa(!\vga_module|videoGen|r~35_combout ),
	.datab(!\vga_module|videoGen|r~37_combout ),
	.datac(!\vga_module|videoGen|r~36_combout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\vga_module|videoGen|r~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~39 .extended_lut = "off";
defparam \vga_module|videoGen|r~39 .lut_mask = 64'h55330F0055330FFF;
defparam \vga_module|videoGen|r~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "21880000000000000000001F00FFFFFFAC18D7E8995AC472D08C0E101E16134DE3857860F3F35EF58150C6C585CE0EC03CA3278F0320000000000000002F807FFFFF4F0DE3994CFA32E19B25969003F591C21FF1B811B407D28F5950E6E8EBF3FA003D91A9F20FF0000000000000003FF93FFFFF58F1DBB8916C0A5E1F701BD003F3DE373FC000E321BDA7A86FF0763C6A7FA0189968AF021FF0000000000000007FF93EFFFFD62151E215FF99AE63D2ED4FC1E0C9DC211170632482A6C51DF0F414EBFB0001F08C09DA1FF0000000000000007F007EFFFF679A971A3DA7770D857FDCCFE009C233E0EFF039E05E009CDDD0F4802D100000094E4B1A00000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000007F19FEFFFFEE92C72BA12638706B84C38680094DC03F02BE3C5B3C64261F5CF6048A37C31055CE4911000000000000000000FFFFFEFF00A01ED42636493963E36729078007C1CFE1FC93C2AD54056B6CDCF65A27C6040448FE8DD5000000000000000000FFFFFEFF00622BABA9043A726D8B56A301F02FD0320C0FCE3CD3375023A3D8F6614913412B049CCF65F02000000000000000FFBFFFFFFF811AFAF2184D3924BA88AD43F8A72AB01B33C1E376F3E9DBE5D8F66946220D1BC31B4813800000000000000000EFDFFFFFFF8D46116E139B3AC79D48ADD3FF599084001FBF1C148BA86A2958F6094E01E98000C750C68020000000000000000F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "DDFFFFFF9794BEF68AABC9650A5CACF3FFDAE8693E3EE83873F4EC1B1E50F61958C72410001F2565C060000000000000000FDDFFFFFF6B79A8A3F5B987DB079DF4D1FFC61EA2CE2F63E3D6C5934AE258F60779BB203D0017516A0060000000000000000F1DFFFFFFCE06DEA672B5BA680815D801FFFF9EC53DC4170E4C73A080C98CF67563F5815000729578006440000000000000771FFFFFFF98F03967FBA5881C18A5A021FFFF67CFBECC7C1E2C988BF2F58CF677215000100016465003CCC0000000000000F61FFFFFFF307AE2E50C2682CE8EF6A630FFFEE31D8DE1F0F0CA19BC0F72D8F66A4A1C60000011D2B3064CC0000000000000FFFFFFFFFFEBB7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "AA1ACC98E88554D1B2303FDFFE2A0B5E21E052FCC60EC0D8F642178000100027BAEC6664C00000000000007FFDFFFFFF8842E102AC7C3151CCB8173027E7CF80A341C3C10235D3569548F6F45CB0000020BFB37241C080000000000018FFFFFFFFFF80743E4124FE61F370FBB730C7FF9E666398CF008A065F663D88646BFA00000008A8571441C0000000000000082FFFFFFFFF0D82D2A77759EBBDA0E0A730C5F9C0E50F91DF0FC0FB9E295988E1236E000000409E7C2A41000000000000000007FFFFFFFFBFB6A512E5884C678160ED300C60E1FCBBC0BC0FF7CB4FACE38827F78400000060ED2E5B4120000000000000003FFFFFFFFF12DC2C5E9E614A52";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "9C0D7A2C094202659E6D71A734594D3EC4E1C96FFFCA7501F16D3BE000000000000017FFFFFFFFBF3F708E4CB45C391A18AFAC4DA3DA213E0DA2507592A448B248E7C59911C40E1E4884CD613AC00000000000001FFFFFFFB7BF072D18011EFF9C87A5732264E70D329B3825C374D0D761D9C8EDC521B46686E0F68B64702A000000000000001FFFFFFFFFFFA8B0C3496F2B5FC65088519B66BEE925F09140E989D17554D7FDC6214B560F8F45036076AA0000000000000017FFFFFFFFFF258C66AB5F3488C1411D4016C440B82A83D690BF6AEE10CDD8F7C621C61A4418FB6EEE7EAA0000000000000017FFFFFFB6BF29EABECD95A45E1D64AF4D333FF083AC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "FF4607AB955DAAC12B8CCF02D80000096BE6FD3A77E0000000000000063FFFFFFFFF4F7E461D31EE7045C62E4CF009C89A935C0B1CA7DB8C4ABBB89CCE81B001C18644F3FC26F3C000000000000006FFFFFFFFFFACED94A60520BFF924EBA933340BE82DAF49C637E15B7A13BC78CE02810183302966FC29F3C000000000000006FFF8FFFFFF36C95EC950B66157095B47F5ECC007DB8B11C03009ECF301FCCCCE92180000F172EFBC28F380000000000000067FFFFFFFFFCBB7FE86D5B57776CC4FC83198DAF092200C00CEF6EC5C0D9A85EE736000008006D3FD0C3380000000000000063FFFFFFFFF34E50AA5402CF2B088547F00E2CD9A5492020CAFB660";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "22CD04B9C732A00018315018FDD433C0000000000000063FFFFFFFFF82620108577706CC2DFF3B007EBBC10F25F3FC80D5E6912F2E6DC611A000001AC99FFDD8B3C0000000000000063FFFFFFFFF5A9ED87FDD41566231F6B401764AF3228120017EDBADE1835A77CE915000007C411FF580B3E00000000000000633F0FFFFFF370F9661724BB8BE636AF9BE0F86F93830CFCF2BEEB31A04A525CEF050007F2E87F7FDECF760000000000000009EF0FFFFFFBC77CC957663997E05ACA8268FDC2201F88174CFF9C0CFB6D960C6C8D07BD72D67CF8CF5006000000000000003FFFFFFDFFFF7510A6103F18B858E3C3CADF82AC49FFE18B9BFE5C01A0F92B0C6D9";
defparam \mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "E7FE5744E08E25F9006000000000000003FFFFFEC7FF9DF604A844368391E57151E8C7D2AEC0C3002B81B4254C3A0381C6B911C7E3011C7F4601006000000000000003FFF8FEC3FFC9EEB32834158AC350B4867B00D97CCF8F8BE9603592EF04FF80C7B9D283F937F7075009006000000000000001FFE03FC3FF426B76888EF1736805393415E0FD21F843E709FC35DC3AA55210C7B8803FFDC1903F1030000000000000000000FFF01FC7FF95A0031B1D3FA6896798C5B3F000DE8F9D5133FE61F348359990C618547F0C0D838712200000000000000000003FFF3FFFFF0718E7AE40C2BA2D86EDBD94FC0B9164EDD1387C58BBE602B511C6988338676C041E";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "3D480E7FF811C2FF5373C2FD5FB27CC0CC478113B1C0716920F0103400000000006FFFFE07FF36CDA551E7A8F414C1C188F1E5703FFFF00083F3AC4A454F3969EB63AB4E0269A9C0716924F010C100000000006FFFE003FFB260D784AB0EAC9D769A9C1E7223C3F9100091C7FF5C733B8CEAEC09E8501876BF005169A7F0027800000000006FFFC003FFA82E4D2F082C282A31BB65C19C06F77FF8CCB1F080D6253DD374D2F7AF8C36654400116DA7F0230400000000006FFFC003FFB122124F6C8420F1D23EB952562C9427F92BCEF10CF8AABDBF494D0560001AB1000011EDAFF0039000000000006FFFFC83FF43BC3144EAEDBB0E699F75FFAC4941F00006";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "75FA6CC2CA67B929165D800501B390001126AFF00B8A00000000006FFFFFC3FFA5E77420E0C99F4A88865399AF007D9F01800CB3572717AF8BCF2CAAE00051A1400091222FE00E0000000000007FFFFF83FFF924EF83EB0BE50D39118672D80CF19000180362CAE2126FE3E6495B431FD1F00A00B1032FE0EA0000000000006F9FFFFFFF628A1F3B01AC9EA9A230C0A203800018000000381E47EA5AC7C69B201C37FFA40600B1832DEC8A000000000000671FFFE0FFB4D22614FF2D8AC36FFE0C579F8094000000008236772E3F881932D01093C1A78100B0832C1C50000000000000261FFF3CFF7DD8ADA83FFC4FDDBDE6BE97EC5F4EE400000060354127F6";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "071B36F2CFF7E678740098A02C1888000000000000069FFFFFFF5CFEBCA3DCFC8E3E00D29770437BADB82000000C7BF86C8F0476640195434FA7B0008C042FF092000000000000669FFFFFFFF00AB50342A14ABAAE15573872F5906F3E0100001B7E59A38A664D4117A411E4F8008C0E2F32840000000000006601FF3FFF3594C11E47A4943C8D7D4ADF8194BDAAD504000100FB84330CF4CD21A122191CFC028C033DF1700000000000006601FFFFFFB0225E2636457486B7A10C725AE6604346C8000090AEA1138C6C99411BB36F0EB2028508BAC2200000000000002601FFFFFFC3B4F6479FB4FA8F3F298185DD13E33172A800000898A04DCCC993177F3E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "377AA40284083F05200000000000002601FFFFFFF852E9C356B7190EC40D815FEDA371D8BD6F900812A43B8BD99B3017F0589B9BBF0684082E04E0000000000000260BFFFFFF48A480FBD3F70E1CBB557CCEFA7EE794E0884800060D53739D9334D1E90674F90A468498A6BF00000000000000260FFFFFFF9B6DD2451F7F39AAB429D2AA841C48DDE82480000229A42699B264C068797159AEC29D91956E48000000000000261FFFFFFF0BCB10CE819C957CE79E62652B4B71FE3B5A3802007BA2449B364C02D8F6EECF7D609999112248000000000000261FFFFFFFF7C916BE0AA3C18F6A7F8ED68F4CFFA5FB7CD0C0035D33B21A6C9803A2D2E6609FA09998";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "354420000000000000261FFFFFFF6110C8EB5A8DF3E7EDFAE8305D7EED2FDE04E08000095FF11A4D98C9CFFCA7BC3A0019991C64F0000000000000260FFFFFFF6ACA4736E5E49118579D83007F4251FFA5DFA10000E20FF8964980A3FA83CE1CB52CB218AF3B000000000000006FFFFFFFFF5D8DF81249EA5045DCF565B95CFF8FF18EA2A68001302FF8E4D992A3E86F4C2C9E1CB211ABDA000000000000007FFFFFFFFF979E2AE21D81D2137D7FF881E1FF9D1E374E910803067FFF0D9326E3EE535FE7BF80B291A300000000000000003FFFFFFFFFBC536C45A01FE40C2DA5DEE1D3FF3712CBF6E60802227F1F193707E3B7A911F7FA6232902FA000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "0000003FFFFFFFFF1E5461A52432C67EC992215F8FDFFBD4CC7289C003CE7F0E93674B63F6FF3D7FBDC2929057C8000000000000003FFFFFFFFF7A27BC8610A9EF3F1FFFCE96FFFFBC128D6AE0D0091A7F04F64E6803FF63FEFFF8F893D3B134000000000000003F7FFFFFFFB527EFFA11C5D0897E6FA2583F9D3BF66DB3170018183F05E44C52C3DCB27FE6ACF091D3E714000000000000073FFFFFFFFF2C1175D490D9F35E0FF4E23FF9F2EFE53F2AC0008A903F0D4D98BEC3FE3DFFFFEB76F3526D850000000000000F3FFFFFFFFFE4FBC5A694CF0F19A6D4A6C97FDDA5DE2678DB60855B7F0C091887C1F3FFFFFFF08DF1DAE4C0000000000000001FFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "FFFF621982B454A2F2E7632B58ED57FFE7FFB2BE08C3626A1F8A1B389FF1FEFFFFFF6C7FC7CD85E000000000000000F9FFFFFFFFDD7721931EB8428C7683B7ECF2E7FB4722CE51601A3E0F0A32718FC57EFFFFFFFED0E7CCEE6000000000000000F0FFFFFFFF09E3FDD28F649F887D288F3DFB1F9F7EF057400860C90E1766738A117CFFFFFF90F962DFAE700000000000000071FFFFFFFF6D6A1D684F00D5D4BEC86F7AF0EE25FC1776E9C59C230F74CC722C317EFFFFFF7CFC22A99FF00000000000000071FFFFFFFF004BD30FC1C8C645D13D0DDFB374F5F803BDAD0DC4DB0F64D8E68C617EFFFFFF7EB021E76DF000000000000000F1FFFFFFFF26BB9DA7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "79D65A52834777F831D213477EC1786E067CCF5BB38ECE61FEFFFFDE29E037C29EE000000000000000FFFFFFFFFF7A69F26B50F66145091A321615BE8292996E9049CF47E1233B0ECA60FFFFFF8ED2001A16AFE00000000000000F3FFFFFFFFFFD9417698F4FB19B664E2778F413BC8C2F6A024B9B64CCD932396F01FD7FFF9FF7B175FE2FF0000000000000124FFFFFFFFF0449B07BADEC1C87A4D517487EF010C784B13DD6BB94C1F3633B8C616D2BFF7F92407D392FF0000000000000166FFFFFFFFF9821AF4C9C2B15556C1823D131B5970FB7C5A5DC04B4DD15663BEEF9B6BBFFFF3099781E2FE0000000000000166FFFFFFFFF805EAE92ADCD084E18BF";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N0
cyclonev_lcell_comb \vga_module|videoGen|r~34 (
// Equation(s):
// \vga_module|videoGen|r~34_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~34 .extended_lut = "off";
defparam \vga_module|videoGen|r~34 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \vga_module|videoGen|r~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \vga_module|videoGen|r~44 (
// Equation(s):
// \vga_module|videoGen|r~44_combout  = ( \vga_module|videoGen|r~39_combout  & ( \vga_module|videoGen|r~34_combout  & ( (\vga_module|videoGen|always0~0_combout  & (((\vga_module|videoGen|r~1_combout ) # (\vga_module|videoGen|r~43_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [4]))) ) ) ) # ( !\vga_module|videoGen|r~39_combout  & ( \vga_module|videoGen|r~34_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// (\vga_module|videoGen|always0~0_combout  & ((\vga_module|videoGen|r~1_combout ) # (\vga_module|videoGen|r~43_combout )))) ) ) ) # ( \vga_module|videoGen|r~39_combout  & ( !\vga_module|videoGen|r~34_combout  & ( (\vga_module|videoGen|always0~0_combout  & 
// (((\vga_module|videoGen|r~43_combout  & !\vga_module|videoGen|r~1_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4]))) ) ) ) # ( !\vga_module|videoGen|r~39_combout  & ( !\vga_module|videoGen|r~34_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (\vga_module|videoGen|r~43_combout  & (\vga_module|videoGen|always0~0_combout  & !\vga_module|videoGen|r~1_combout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\vga_module|videoGen|r~43_combout ),
	.datac(!\vga_module|videoGen|always0~0_combout ),
	.datad(!\vga_module|videoGen|r~1_combout ),
	.datae(!\vga_module|videoGen|r~39_combout ),
	.dataf(!\vga_module|videoGen|r~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~44 .extended_lut = "off";
defparam \vga_module|videoGen|r~44 .lut_mask = 64'h02000705020A070F;
defparam \vga_module|videoGen|r~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N52
dffeas \vga_module|videoGen|r[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[3] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000007FFFFFFFFF400000000000BF81E11ED9B76B0C31C45000646C00000EF64FC83D11F169C7FFFFC60000000000000000000000FFFFFFFFFFE00000000000DFA04F4EF5EE976FFF51434550B800019F29E3BECA9B91773FFEFFC60000000000000000000000FFFFFFFFFFC00000000000E918EF60702BB472CF00086FC5C0006C0EFEA9F97CD233CEFBFEFFC60000000000000000000000C7FFFFFFFF4000000000009890ED8DD138F86240280465348AF23000FDD9FF943AEF96FFFFFFC60000000000000000000000C3FFFFFFFF4000000000001741B948C2E0C59700E414C54CDB1FF0079589FFD69BDAC9FFFE7FC2800000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "000000000083FFFFFFFF6F0000000000466C37D1644DE4FCBF21904BBCDC75E083D17DA8E248F6ADFFFFFFC00000000000000000000000C7FFFFFFFFE000000000008D5006F00E0E510CFFF919629A937ACCB3D86863D4219D15FFFFFFC00000000000000000000000C7FFFFFFFFE00000000000AE08727C966E636BFB286C6949DEA25E00B689E630162E34FFFFFF000000000000000000000000C7FFFFFFFFE00000000000CF01CF3272E69D6E8860347058A6612410A9A96E86BFA1EDFFFFFF000000000000000000000000C7FFFF9EFFE0000000000036649A00CD2CED35FFD01022EB2F780000A4BA4400C5FC75FFFFFF000000000000000000000000C7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFF0E7F80000000000046F07DDD1CF6009637C1164EF50FDAE07D69A3FC07CA765BFFFFFF800000000000000000000000C7FF00FFFC000000000000520171EBD5D1FE6673B314669434C3DE6FFAC5F9601BFF491FFFFFC08000000000000000000000C7FF00FFF8000000000000BD33D3F1472C6A45868804E67F00180EE0C000808190FF68007FFFC08000000000000000000000C7FF00F3F80000000000001521BDB398D00F05EE8504E4F800000000060000C1B1E369DDFFFFE0000000000000000000001FFFC13F733E00000000000064BFBB9D0BE8583E7C3690C56B000000000F000048B0E0B9FFFBFFE0000000000000000000000CC7C1FFFFFC8000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "000000003B0700B8312294350012048D348C0000011B0000409020A9FFFFFFE0000000000000000000000F83DB0000018000000000004F75BCBDD29914912C9C840E44040000003F01804190206DFFFFFFE0000000000000000000001F83FF0000010000000000008B529E50C0B9A6BCCA06158A4800000000C201C041B00055FFFFFFE0000000000000000000001F807F000000000000000000BB97421402B10334A48020C187002000007101C060B02035FFFFFFF00000000000000000000000003EF80000000000000000F53A992B3FDEB5AC270040A007006000019101C060703FACFFFFFFF800000000000000000000000026F800E00000000000009A0A";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "50FFF21C04000034680004C653B46EFC00601E14FFCC02000000000000000000000003FFFFFFFFFEC083000000000098CC3B1FAF5AF02C00003224000891025228F80040C3A7FFCD2D000000000000000000000003FFFFFFFFFFF78300000000719F79CA4CE356D032000012040100B30B1DD0B00840012CFF892D000000000000000000000026FFFFFFFFFFFD8C00000000D6802B8D99E8906812000012040002249670F4EA0C50278BFC193A000000000000000000000006FFFFFFFFFFF80400000000800D25D919EE5D805200000A22602664E52F3E8A046862E3F8F1C4000000000000000000000002FFFFFFFFFFE800000000001454402E364078825300";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "000A2000009308B21C9E0A602DF3F8F2E4000000000000000000000002FFFFFFFFFFF0000000000052E78BDE3D70BE0E5100000A2408C9993E9928C80030A973F0F262000000000000000000000003FFFFFFFFFFF000000000008666542E3849B56E5000000B324091365C9E028E120A39F3F1C66B000000000000000000000003FFFFFFFFFFF80000000000C7BA51085163ABB03800001F02326726576BEB8108A470BBF1CCCD000000000000000000000003FFFFFFFFFFF000000000007D1AE789D03853B4110000145200264D9FFFFA488E8F1BDDE3C8D3000000000000000000000003FFFFFFFFFFF0000000000059D37EC64BAEB4EC01CC0010430095C1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "33FF08394898026DF11519000000000000000000000003FFFFFFFFFFF00000000000A43DD263E42217EC112C0014C50090304000C6068FDB8730299E30000000000000000000000003FFFFFFFFFFF00000000000B0E6564393AC3C140353880078311F7D60128F78670941E6382426000000000000000000000003FFFFFFFFFFF000800000009BBA339F075E7B3A28E4B0042821026C849EFB5953B85DC5FCED88000000000000000000000003FFFFFFFFFFE00000000000FE4DEEC31DF7D5713AED170A1132263D84FEEF3E83645670B1CDE5000000000000000000000003FFFFFFFFFFC0000000000074C221D2BB55A525A045C7C80334481005FFFF80E84F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "7560F05E64000000000000000000000003FFFFFFFFFFC000000000007EC0C7D396D6B46835C078FF1F81B38005FF7C75926A1589C19A81000000000000000000000003FFFFFFFFFFC000000000005965CA7D64BBBF4E3FCDC70A5BB1120007EE7C7FFA6AA6FC70B3B6000000000000000000000003FFFFFFFFFFC00000000000A3A4F39DF1ED922D3D8078D91A80000005F2DE7A7FD0937D017BFFC60000000000000000000000FFFFFFFFFEC000000000002B2FFF8582310F67F7006717D400000005709C896930E8D6C6FDFFC600000000000000000000007FFFFFFFFF400000000000B4A819F1037F44223202237AE09000000F580F080BBF1AE1FFBFFFC6";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "7813CEBC7BC76F5841B4C20060000309000060713F8DFFFFFFF800000000000000000000038026000000000000000001764992150D68BE5C4D0180B6C9C0000001B1060870740725FFFFFFF8000000000000000000000000000000100000000000070BE1D33389D7B8ED09A7803ACC80000001C1001860700F75FFFFFFF80000000000000000000000000000000000000000000FDBEDFDB480461A6808B100357D0000180019000070E81ED9FFFFFFF90000000000000000000000000000000000000000037F818FEC171C8AE7F0B9140016FF0000180001000078683D29FFFFFFF1C00000000000000000000000C000000000000000007FE3DDB796E8D72B3F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "07300106BF0000000009000078683969FFFFFFE0E00000000000000000000000000000000000000000FFE50DFC58DDF327498730029F1C000000001900007068FA79FFFFFFE0E00000000000000000000000000000000000000080FF8D0DBEB360797A72511800DE3C000000000100006029F2FBFFFFFFE6E00000000000000000000000000000000000000003FF7D27E00FE636C162479A88B79840000000030000302BF2F9FFFFFFF6E00000000000000000000000000000000000000007FFA407C176228F9D1CC146343780000000000F0000306B0CFBFFFFFFE080000000000000000000000000000000000000003FFF24C78E71010A32FC9D10C30E8000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "0000003F00003848F1F9FFFFFFE7E00000000000000000000000000000000000000007FF67C7805FB6C3BCA187BCC00978000000007D8000F84E07F1FFFFFFE7F0000000000000000000000000000000000000FFFFFFB087045B751CF626676A34093B01800000788010F81C3471FFFFFFE7C0000000000000000000000000000000000021FFFFFF5901259527C0D9A13211000E3B03C00000608000181E3E71FFFFFFE000000000000000000000000000000000000073FFFFFF04342E09E66D63A1C2E64A7EB800C00000008000184C1E71FFFFFFE000000000000000000000000000000000000077FFFFFF1283841865D56CC8E6E950413800407000018000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "33431E71FFFFFFE0000300800000000000000000000000000000FFFFFFFF33A33C8721253DF722A0053EFC00407800C180873642F771FFFFFFF7F00FC1810000000000000000000000000000FFFFFFFF1CB96E87743F59E5E3C80435BC04087E0041800F375CF635FFFFFFCFFF0000000000000000000000000000000001FFFFFFFFC9132E046BB0FED7AC340439380EC81E0000800E322CFE75FFFFFFFFFF000F000000000000000000000000000001FFFFFFFF5C3293F892D05E6FB7B3672BA00FC00E003880083332FE75FFFFFFFFFF001FC00000800000000000000000000001FFFFFFFFFB21ABA39F49B9EE3AA0004EC007E00E0F38800030227E75FFFF";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFF003FC70000000000000000000000000003FFFFFFFFF10DEE1B7D66CA3DEE829E86080FF03C0E0680012058FF55FFFFFFFFFF00F8C30000000000000000000000000003FFFFFFFF317F62AAAE1BAAFCFE1022879C0FE07C0076800030A8FFD4FFFFFFFFFE000080000000000000000000000000003FFFFFFFFFF016E8F70B0F8E0532CC420F401FC07C006680073FAA4FD5FFFFFFFFFF003F80E30000000000000000000000003FFFFFFFFFACA3128B4B55CEE3D2498406800FC07800CC800F1FEB47D5FFFFFFFFFFFF7FC0FF0000000000000000000000007FFFFFFFFF615D9F67948534E0A95C82F6780FE018004100001FD5440CFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FF000000000000000000000007FFFFFFFFFF6F93DECB214E904CC7218467CE1FE00000C480001F12E008FFFFFFFFFFFFFFFFC0E00000000000000000000007FFFFFFFFFF953A7A2586E0B9746437020E233FFC00004680031F13E70AFFFFFFFFFFFFFFFF0000E000000000000000000007FFFFFFFFFF1961DE7120701A284780020F10079E00004680FF3C1F063AFFFFFFFFFFF8FFFFFFFFE00000000000000000001FFFFFFFFFDF81D8A26FD9CE1FA9410E2083F0078E0000C4863C185D86FAFFFFFFFFFFFFFFFFC4E0E0030000000000000000BFFFFFFFFFFF8772ACA18ABE03BD0014021F82878C0000848E000FD8867AFFFFFFFFFFFFFFFFFFFFE087F000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "000000001E1FFFFFFFFFFF80F61890BD1E41C3A1EB171C3E1807804003048E03C0C0823AFFFFFFFFFFFFFFFFFFFF6007700F000000010807FFFFFFFFFFDC3668F661122409D69008422310E7FFE00300C003C3C29F3AFFFFFFFFFFFFFFFFEFFF24022000000000011E03FFFFFFFFFFD8257C5AE23B5080890026008230E7E7E00700C18183C8A10A7FFFFFFFFFFFFFFFFFFFFFFF7B7C1FC00007FFFFFFFFFFFFFF000BDD9EA47E0BA922060108332C67DF1C07F091C183C9390A7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFE1E007FFFFFFFFFFFFFC0048DBE9998F06C8ACDC10C610C00E6E1C00309FC103D8DA0A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE18007FFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFF0000C87778CB6547453D1F060108C00FAE1C00009FEF03DB1A0A7FFFFFFFFFFFFFFFFFFFFFFFFFFF9FC00007FFFFFFFFFFF0000038146EF52A0B25E4BAC81E80800FB63C00208FFFC3C21A0A7FFFFFFFFFFFFFFFFFFFFFFFFF3F9FC0000FFFFFFFFFFFF00000B73DFDDE10D596C085540AB10006A07C00F0C7FFC7EC3A0E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC09FFFFFFFFFFF000000479E9F89A76A45B8BB54840CB00667FC3FF847F1CE5C160667FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF0000008F66F68A95CFAD40CC000715240FFFFE3FF84FF1CFC8870467FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N36
cyclonev_lcell_comb \vga_module|videoGen|r~53 (
// Equation(s):
// \vga_module|videoGen|r~53_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~53 .extended_lut = "off";
defparam \vga_module|videoGen|r~53 .lut_mask = 64'h00334747CCFF4747;
defparam \vga_module|videoGen|r~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "3C6E001813F000FBBE00FE0B03C00F31000DFEF1CE27110FFFFFFFFFFFFFFFFFFC00000019ABF0387E852E2E76B14E141C403C6C00001BF800FBFE00FC02AFFE000000FCEF980E67910FFFFFFFFFFFFFFFFFFC000000389C54813E2B611715B87B159C413E78000019F800F3FE01FC00BFFFE0003FA23BE59E77800FFFFFFFFFFFFFFFFFFC000000E2139775235734E7CD54AB8DBC603E7B000009EC01F77E01F804BFF007C0011EEBF2DE7F800FFFFFFFFFFFFFFF8FFC000000BCB0484AF292520F991AFBCD34683D7B000008C001F77F01F80DFFFF07FF1B73ADFE1E7F900FFFFFFFFFFFFFFF1FFC0000005776FD9A2B606618ACCF70C5B4693F7F00000040";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "01FF7F01F8077FF907FFBCED4DDEDE77B00FFFFFFFFFFFFFFFFFFC0000009F32AC70D6931677D2BAA9F7FC683F7E0000006001FDFF00FC137FF807FF300B0DFC8477F90FFFFFFFFFFFFFFFFFFC00000015E682FD695EDD7BFE476BD5F448FFDE000C004019B9FFC07E137FFE07FE000F3DFF6547F80FFFFFFFFFFFFFFF7FFC0000000B90D43466D6AFC86FC3D257B748BDDE000E00E01BBDFFC03F175FE407F800F98DFFA567F80FFFFFFFFFFFFFFF7FFC000000AD014D78D4BA1372811A5B1FB368B9DE000E00E01F3D7FC01F8751FBC7001FFEBDFB0D77F80FFFFFFFFFFFFFFFFFFC000000FC7FCCD8F49EA97790DA0B8E65E838DE000E00401F3D7FE01FE3";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "F9F610003FFE8CDB4977B80FFFFFFFFFFFFFFFFFFC0000007FFC077B79796EE0548FB98E65A8389E000F00000F3A7FE01F7EDC910003FFFFACF209A3B80FFFFFFFFFFFFFFFFFFD000000C0FB0890D80201A5DC7DF6F9E1083CFE000700000F3E7FE03FDE2A9FE000FFFC8DFA89C3B80FFFFFFFFFFFFFFFFFFFC000007CF53C887C6CC64A21CE7898E9087CF6000700000F1EBFC03FCF69FB80007FFCAADC31C3380FFFFFFFFFFFFFFFEFFFF8000061D2D9125F466B1B785E12D8E94878F4003743000F9EBFC03F63FC163807FFFCABFD31C1380FFFFFFFFFFFFFFFCFFFFE0000647B656DFF2284BA8CEA37DDEEC13E78012781000F33BF803FC2DA20E113FFF8";
defparam \mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "DDEA27434D0FFFFFFFFFFFFFFFFFF03C000060F7A33D5BC98EC770B8D5D3EAC0BC60003780803F13BF803F4A5A1FBC13FFF49CDDC773690FFFFFFFFFFFFFFFFFF07E0000A1BAF2A0FCCCD982BB75104BEA803E60003780803F11BF803F2D1DCD100FFFFB886A9C79F90FFFFFFFFFFFFFFFFFFFFE0000A3C230175B8BB89E5167390AE98036B0003380003F903FC03C1D0F141C0DFFF9BD63BC29F80FFFFFFFFFFFFFFFFFFFFC0000D7470693433C9A9DC122CC19E951F4B0003B98003FB27FE07C1502300600FFFE3D277A09F80FFFFFFFFFFFFFFFFFFFE00000D65617A4161DE3638B47B439F95130E1003998201F107FF03E0D8230020DFFF5F2CCF6B1D80F";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "40300047080F0D00FE005609505C41F81E9F5FFFC07FFFFFFFFFFFFFFFFF8000000014E9605F563751042E35CEE8225A7FD04630001F180F0D01FF0056600D50A800112C69FFC07FFFFFFFFFFFFFFFFF800000008C852063C8BCA3E4B3C6BF30703E3F415771003E103F2903FE00D0DFFF1DF158204FABFFC07FFFFFFFFFFFFFFFFF8000000035FC1CA2B8AEDDC5D73F0800EA7C33E4D139007F103E3A03FE00417FFFF7FC85535FFBFFC05FFFFFFFFFFFFFFFFF80000000A98B48419C0CC53C3019EE000A641B86D11C00FF101E1A07FC0083F3FFFFFD88099697FFC05FFFFFFFFFFFFFFFFF80000000CF3A43CCF95079ADC6DB6A00A2769BD4E93C01FF001E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "0607F80083FEFFFF883FE007D7FFC47FFFFFFFFFFFFFFFFE800000001CAE9B95CEFD9047299378412976BBF5EDFC037F001C0603F0008479FFFF7CD8D72F8FFFC57FFFFFFFFFFFFFFFFE800000003B39E3804BE708CE04A45E002474B3FDCCF807FE00282E03E00EAEFDFFFE311B0A379BFFC57FFFFFFFFFFFFFFFFE800000000D6488BA9C5D3E4C909DC7008874FFFCC80007E000434FE1F800A7FFFFFFFE85399F6F7DC09FFFFFFFFFFFFFFFFB80000000DFB4B0FD4968C689674E86E08876FFE8C000072080E35FE1F802A7F9FFFE00856CBFADDFC09FFFFFFFFFFFFFFFFB8000000042151AA9A95C752978B62770807E73C8C0000720004017E0FC0385FB";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "FC00000162BDFFFFC09FFFFFFFFFFFFFFFFB80000000D7E8D755B988631445B1C860D4467F88C00003E0040027C0FC01957FFFFC00006A5EEF7FC49FFFFFFFFFFFFFFFFB8000000063A8C9BCFD9F533909047800D078BF81C0000100000067C0FE0105FFFFF00001890AFBEFC49FFFFFFFFFFFFFFFFB80000000C982AF5EF512AFBA3297D802C0F93BD30000000000002FC0FF0101FFFE0000019A73D2E7CE9FFFFFFFFFFFFFFFFB80000000A53DE84E3E1EDB967B01E00200ED79B30000308000002F01FF0142FFFF000002F828D77FCFFFFFFFFFFFFFFFFFFB80000000D17F43D7EC0F28A844375E4010ED79B10000000000000C07FE0142F1FE000001AAB9";
defparam \mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "4BFFCFFFFFFFFFFFFFFFFFFB800000003B6C0EC1EEAC6EFA0F3DFE1070E97DF50000300000C00407FC0152F9FF000006484875BBFFFFFFFFFFFFFFFFFBF380000000B39CA422A19ABE40077A51C070E97FE1000079E000600407F0010AFEFE000005D956F57FFFFFFFFFFFFFFFFFFFF3800000006D7AD0FB3E9FAEEE092ADBC101F9BFE000007F0000400C07E0014BFFFE000005B7AAF7DFFFFFFFFFFFFFFFFFFFF38000000081D780B27597D68DAB0BEB8181FDF7A4C001FCC000600C0FE0064BFFFC00000CF014B6D7FFFFFFFFFFFFFFFFFFF380000000364F7C2CD8FCF6D85E51A407A3BC0F27C081F90000205C0BF00A0FFFF000000E354E701BFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "FFFFFFFFFFF380000000C6E23F50DBAAFDC52A39F006A3B04F26C001F90000604C0FF81A87FFFF00004ED0D579FBFFDFFFFFFFFFFFFFFFF3800000004581E51C090032B6E142E784B3F04FCBE000FCF000661D03C01E64FFFF80001AEACC3CEBF85FFFFFFFFFFFFFFFF38000000086AD96958A539D3D493BEB00B3F07FF3FE011C78002F6807FC0344FFFC000008B6DB31AFF00FFFFFFFFFFFFFFFF38000000007D15EA63A65F93242CD8F00815A1A0DC100E3000021BBCA3807000FFE80008544B03B0BF00FFFFFFFFFFFFFFFFB800000008B1E6A90BA116F98A57FB1C4931AFF98C000FFFC007BD68FCEFE45380F00003058A3B80FF00FFFFFFFFFFFFFFFFB";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "80000000FAEF427A876F9403DDEEDFC587524F7C0003FE00E0FA4970FC3907FFC01E002B7D67F85BF00FFFFFFFFFFFFFFFFB800000008EC37230140535FF7234CB07A7D01FF7FF00000060E37267F801FFE01F00392B74F09C1BF00FFFFFFFFFFFFFFFFB8000000050B10A563E8B54A668D6CC63C7161F508000B00160E1F272F80E001E7F1C03F4A8DA1C8FF00FFFFFFFFFFFFFFFFB8000000083C80C70FC704B8A88B7EA7547140EBB8000100160F11BFBFC0608009F17D03FBAE0FECBF00FFFFFFFFFFFFFFFFB80000000974FCF5B47227319BCF7E3F56F147F1EC038BA0060F11A77FC27F7F9388519CFCABBDE9BF00FFFFFFFFFFFFFFFFB800000007E3F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "043E604E4B849BD5A6F16E3A5E170039FE0020F271F3FC0C9B31EFE024399E3D5CDFF00FFFFFFFFFFFFFFFFB8000000049783DEE6C2A1D80AFB06E790E2B7F37C070E00100FB1AFE7C15CDE3F929C03334C8EC0FE7DFFFFFFFFFFFFFFFF200000000BBFDDC290AB2103D206776F10E327F17C078400000FF8AF47C16001D9F9F6607EADF1C9AFFDFFFFFFFFFFFFFFFF30000000035558E8AA442D6B8303FE0824E323E160078000000F797783C021000004219CFF7523C4FFFDFFFFFFFFFFFFFFFF3C00000007F292CF3BDD7D22E40AE76874E301EB600F8200000FF9DBC3C02EA3B3B0005042FEDDC47FFDFFFFFFFFFFFFFFFFFFE0000009FE48E1E93BA2246";
defparam \mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "55226B069E241EB600FC7F8020FFDA407C0717FFFFCB7002FD896F4FF85FFFFFFFFFFFFFFFFFFF0000004DE6EF501734A3EF604CA1029E645FAC00DC7FC020FFFEF17C079FF18000053808840DDFC00FFFFFFFFFFFFFFFFFFE00000049BCEF2FF2E95407A436C882DE647E6C009C3BC020F7F980FC07BFFFE0003819E0095F47800FFFFFFFFFFFFFFFFFFE00000050D36F8F048DED80E4DBDB82DE747E6E009E038000F7BFC0FC0DB3FFFFF007F9FA410E37800FFFFFFFFFFFFFFFFFFE00000074DA9102D4F0EE4E33B74F025C743E6E001837C000F7BEC0FF09100007FF803FFFE2DE17310FFFFFFFFFFFFFFFFFFC000000FBC60F030520B0E9789D4F065C70";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "FFFFFFFFFFFFFFDDFFE000007EE643FA1041552F280178BBF99030A0001980080FBCFFF01FDD82600407FFF3CD39EEB1980FFFFFFFFFFFFFFF49FFE00000AFFF56E4F71708BBC53430BBD79032620018601C07BCFFF01FCE02200200FFD82260DCB9910FFFFFFFFFFFFFFFFDFFE30000EC9CB728BF5E47927C2C3AFCD3907E620000600807F4FF001F9C0630010FFFDD93C37CAD998FFFFFFFFFFFFFFFF3FFFFF000D4A7070401DE4002373BA5BD9D01F6608018681C07FDFF001FDC02200103FECB271C9D8C980FFFFFFFFFFFFFFFFF66F17000162C0C09E3B9DCAFC7E821979D21F2EC801C7C1F03B5FF003F5C8230030F6D590CF2BE84D807FFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "FF3FFFF070007B52920B3C86A759CDEB829799A07BAC000C7C1FC7B37F00FF4606230580AFA6F148FED4F80FFFFFFFFFFFFFFF3FFFF97000FABC5B7077AE62715F44719792207BAE0004781FE733FF80FF21463016800811C1A31DD8FC8FFFFFFFFFFFFFFF3FFFF3700078DEA9AEC3BA78D76BA1A2B393206F1E000CF83FFFA37FC00FF5802178330C9E0D0C0FD8FF0FFFFFFFFFFFFFFFFFE001700072FFB73BB90D85897A7100B794A1E71000069C7FFFE01FE00F1201545500233834003FD8FF0FFFFFFFFFFFFFFFFFFC017000F9D7761A32901E789F82A6D7B6A1E7C000079C7F0E603FE00F4E2121017910F1D0801FD9FF8FFFFFFFFFFFFFFFF3F8637000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "FB8941873D2C1FE7F646B15FB623F7D0000180FF18C69FE04FF020A7FF8D0306C307BF58FE8FFFFFFFFFFFFFFFFFFFE37000F6FC549F231329101163A47FB603F7400001807FCF881FF00CBD000BFFC11C32000F9F50FE8FFFFFFFFFFFFFFFFBFFF37000B516DC51073DD276EFB7F4FB9703DF40000118F9DF8C3FE01C580006FC0070D8007F9F54FE8FFFFFFFFFFFFFFFF9FFF37000EBA58ED22147A7550946482B3341ED40000018FF601C2FF015548007FFF1822081FF9F55F68FFFDFFFFFFFFFFFFFFFF3700081D60571B5E08F307811342B3441CF0000003FFFFF8001F814061FC38FE41B0402FE9F75FF8FFFFFFFFFFFFFFFFFFFF3700089EB66824B04";
defparam \mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "42E66B1D142B2543CA00000031FFFF8807F817C00F630731EC082CFFDF26FF8FFFF3FFFFFFFFFFFFFFE37000C09D433D04B0239D5E6B3E26264035600000663E03CC00FC12900F003487600140FF5F26FF8FFFEEFFFFFFFFFFFFF6E37000872374636F0A0014F9D827262F41C5FD000EDFFE02D279778563000FEEF980078CFF4F26FF8FFFFFFFFFFFFFFFF960437000565CB18F486925DC34A8FAFE36A33A07FF93AFFFA0620FFFF2C4A00EE78C003C04FF5FA25E0FFFAFFFFFFFFFFF900FF3C0003F0F2697166023161BCFC1EE3D8E1E79FC1001FF9BF7CBA37F87038FCC60001821FF4F2ADF0FFF9FFFFFFFFFFF9007E1C0003F83B6C3E3F912FFCDBC4CEE";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N18
cyclonev_lcell_comb \vga_module|videoGen|r~51 (
// Equation(s):
// \vga_module|videoGen|r~51_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~51 .extended_lut = "off";
defparam \vga_module|videoGen|r~51 .lut_mask = 64'h110311CFDD03DDCF;
defparam \vga_module|videoGen|r~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "5B1587C0F6A5C0000000D0FCF00061848880003C3857990500000000000000731FFFFFFFFFFEFFCC0000000032008899D48AD0D74FD2F60DC00000008073F00061048880003C3937BE4900000000000000779FFFFFFFFFFEFFCC00000000670418434EB5F7ADD762FC0CC00000004F0B300040008980003C1940301A0000000000000077BFFFFFFFFFFEFFCC000000001F6B3332A1EBA800DBE0FE84C000000081B0E8104000CA80007E3882728000000000000030007FFFFFFFFFFFFF3C00000000742E6BB38062FEBCEF81F084C00000001C00DF00C100C880007E3A1AE3B000000000000010007FFFFFFFFFFFF9BC00000000012216C2C3C773E7C5C3F204";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "C00000003CF9FC00C001C880007C1B6A81A000000000000010007FFFFFFFFFFFF9BC00000000F1288AF09F6252B7D7E1F004C00000007F252400C001C88000FC39AA13B800000000000010003FFFFFFFFFFFFBFC000000007C0ECED0CC1DA5FE63C1F2064000000040B49400C103C88000FC3910244000000000000000001FFFFFFFFFFFFBFC00000000FE607349B56B2252C9E3730A40000000F99DA680C103C88000FC3904438000000000000002E01FFFFFFFFFFFF8FC00000000BD5BF24B8297A10D9ED8730A40000000FB77A600C101C88000FC3B26DD4000000000000003E00FFFFFFFFFFFF9FC0000000011E22129B548CD4D96FBF36A40000000A726";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "7600C100C08000FC7B5E6FC000000000000002E00FFFFFFFFFFFFFFC0000000019F00136E734D1FC14E0CB8E600000006D112E008101C00000FC737C7E0000000000000003E00FFFFFFFFFFFFC0C00000000F1851D3ECD1B102F4B81FB6E600000003DF0FE80C10290C001FC7379B70000000000000000400FFFFFFFFFFFFC0C00000000B70B4464580AD328E543FE6E6000020034774F10C10110C003FC731CD80000000000000000000FFFFFFFFFFFF0FC00000000FA4E585ABAB56CE08787F06E6000000090E5E610C101944003FC7218200000000000000000060FFFFFFFFFFFE0FC00000000FB4EA8855C822FF3F1DFF0FE60000000796E2D10C0895440";
defparam \mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "03FC767D530000000000000000060FFFFFFFFFFFE3FE00000000FA26969A4184070C238BB8EE600000007BF67C10C1E4914003FC66FE202000000000000000000FFFFFFFFFFFFFFC00000000ED5CE80027C414C4EEEBF9EF40000000832A3E10C0DCD04003FCE6FA108000000000000000000FFFFFFFFFFFFCFC00000000EEFC9E18BA787D9C88FFF9EF5000000091013350CC43C84003F8E47FC00000000000000000400FFFFFFFFFFFF8FC000000006A2898944178957D0EEBF46F100000000E8752505E57900003F86E320000000000000000006017FFFFFFFFFFF99C00000000E428886428C6DA0A6FFFD0EB10000000FFDD5AD050F9000003F8EC3E0000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "000000000000006017FFFFFFFFFFF99C000000000F5605C8168356231562C07F300000003A493AD3008A880003F8C9E00000000000000000006017FFFFFFFFFFF99C00000000F8C5DA082E0778F6B6FD006630000000069652D214DC800003F9C9680000000000000000006017FFFFFFFFFFF99C00000000E69C4C27A6FD5568E5DC007F200000006CF7209CB5F1080003F9C9480000000000000000004017FFFFFFFFFFF99C00000000A543A9B8E5B9EE282048007EA100000058FCAC9561FE087003F1C8580000000000000000000017FFFFFFFFFFF99C00000000F8A4556D94180AB202600076A0000000091A6C979073887003F199F00000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "000017FFFFFFFFFFF99C00000000C676039ECFAD725AC3400076A000000078A5249AB0FBC07007F392800000000000000000000017FFFFFFFFFFF99C00000000DCBB619186EBB9B7F200005EA800000043B0C08B906DB06003F1B2F0000000000000000000000FEFFFFFFFFC0003000000006DA38274D8E850D1EC00005FA800030031A126A86BCCE07803F1B1E0000000000000000000000FEFFFFFFFFC000380000000EC307814028F62F7DA00005F980000000A1846E07487883803F1B780000000000000000000000FFFFFFFFFFC0003800000001001186859BA99184F00005F100000C0567048E8A143CC3833F335B0000000000000000000000FFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFC000300000000B894A8FA7C6A9CF21700005F1000000069CA49A840C1291A33F37190000000000000000000000FFFFFFFFFFC0003000000000D33D913020311F89A00005F50000092416086E040C1ED1813E36BD0000000000000000000000FFFFFFFFFFC0003800000002ED22ABA31A904F43E00005F400000025609666840C10C1C17E36FC0000000000000000000000FFFFFFFFFFC000380000000645E704787F718F98200004F40001000763A007820C1CC3D37E24388000000000000000000000FFFFFFFFFFC000300000000472E3A40DCCF95F01E00000D40000040B670143830C1CD6C07E646880000000000000000000003FFFFFFFFFF00030000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000077C5720E7BF344741E00000C040000081023543C30C11D4803E656880000000000000000000003FFFFFFFFFF000300000000240B1F68929834F41000011E0400098002D5C29C10C1020C07C695080000000000000000000003FFFFFFFFFF80030000000030B1BBFAA27C15AC9E0001140800010067A8729C1081A22D7FC685020000000000000000000003FFFFFFFFFFC10300000000BE3780838A1B488D38000014280033606251849C30012CBC7FC4B1000000000000000000000003FFFFFFFFFFC183000000001A353233AF513D20B60000146800004007BCDC9820201EB4FFCCBE000000000000000000000003FFFFFFFFFF8083000000001E671B9A";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "31F072CFFFFFFF7E7CFF800A398F2FA6C0781F380FFFFFFFFF1D4C26BEDFFFFFFFFFFFFFFF800000000084155F0E230F2F111D7050877FFFEFFFD8FF801E12A0BC2140380F2E3FFFFFFFFF9CDEABBEFFFFFFFFFFFFFFFF900000000066F7ACC5959AC7B967F05007FFFEDFFFF07F80143A974B0F00381E272FFFFFFFF739F605BE7FFFFFFFFFFFFFFF900000000023175DE9B3846408DFFC5007FFE55E09F8FF8034172BF85180381FB71FFFFFFFF7720A10BE33FFFFFFFFFFFFFF00000000008A410530E12F33C74FFCD007FB987FFFF8FF803C0049EDDC007C1E143FFFFFFFE4F72C01BEFFFFFFFFFFFFFFFFF0C0000800FA1599D92DD046E8CFF07007FF8B";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "18FBFFFF803C338E39E1007C1FD75FFFFFFFB98F5201BEFFFFFFFFFFFFFFFFE0000008006A2C32095DEC46D357F07007FF1E6C7FFFFF806815FAA4F8007C1F165FFFFFFBF51CA801BEFFFFFFFFFFFFFFFFF000000800465C868CDC9B050A84F17007FF0B743EFFF7C0784A737FEA007C0F165FFFFFEFE39DE003BEFFFFFFFFFFFFFFFFFF001E80001FE91249A611A5F3A3F070067E05903FF7E7C078034958FC007C0FC0DFFFFFFDFE3C8003BEFFFFFFFFFFFFFFFF80001F800049A8400410360C6217F8F000FF03F03CFFE7C0703CFA3AC8007C0FE2FFFFFFFF8DE2A103BEFFFFFFFFFFFF3FFFC0000F8000827B3E3AFC270327E7FAF007FF000038FFF7C010";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "C57708F8007C0FA2DFFFFF7398D74207B2FFFFFFFFFFFFFFFFC0000180002312D4C81DB261CB9DFA3007FF00003FFFF7E01033BEE398007C0FA2DFFFFFDC71A20007B27FFFFFFFFFFFFFFFF000018000BDFF64603DE5109B73F06006FFC00079FFF7E030AE8FD730007C0FAEDFFFFFE9C3540003B0FFF7FFFFFFFFFFFFF80403800076B63B60F6B74ED717E04006FFE1806DFFD7E0102FEEA760007C0FFCDFFFFFFCC6990003B0FFFFFFFFFFFFFFFFD000018000A2BDD3652628A77374D8E000FFC400F9FFD7F000093F4820007C0F6CFFFF5BF88F020003B0FFFFFFFFFFFFFFFF80000080008F78DD400B0285DFEFD8A000FFF737F9FFC7F041031D53C8007C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "0D4D7FFFB7FE1C200003B2FFFFFFFFFFFFFFFF0000008000BE1C6A44D1EBA707EFDCF003FFECABFFBEC7E081A4FE2AE000FC0F0B6FFFFFFE15600003B2FFFFFFFFFFFFFFFF8000018000C9796B2A4AE008C977DCB003FFF8FF9F3FC7F021E1CFD04000FE0E0D0FFFFDA81A420003B6FFFFFFFFFFFFFFFFF8000180FFEE1807AB8102D98BEFD8F0027FFFCF9FEFC3F8A0F4F7CCC000FE0E3D3DFF5F3736080003BEF7FFFFFFFFFFFFFFF800018000E7AD4E10F6781940FFF1B003FFEFFFFFC3E3F820CEA849C0007E0E7CF7FFDFEC66400003BEF3FFFFFFFFFFFFFFFC000180007F2B9A0E398BAF210D762803A7FEFB7FFFE3F820FD9304C0003E0E77D7FEEE9E";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "840000030F60DFFFFFFFFFFFFFF800008000F55BB2C055A2341D57E0A803B7FFFFFFFEE3F82020422CC0003E0C45D7FE3539BA0000030060DBFFFFFFFFFFFFC0000080004363BF41293F6ECBD7ECA8034A3FF3FFFEE3FC003B70CFC0003E0C535FEDA6F2400000010000DAFFFFFFFFFFFF80000080000594650179BF53691BF0200319C7FCFFFFE1FC00DEC65DC0003E0E51E5F7E8A8620000010000DFFFFFFFFFFFFFD000000000424D18807DBA9C5B57F0300300103E3FFFE1F800327955C0003E0E7DE1DB19F0CE000003C000FFFFFFFFFFFFFFF80000000041CA45437CBEFEC20EF0F00300061FFFFFE1F841A0C05FC0003E1E6BC7D364E287000003C000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "DFFFFFFFFFFFFFF800003F00804B0F3CB5FE77672BE0F803000067FFFEE9F840D08103C0003E1E42CF7C892400000003E060DFFFFFFFFFFFFF9800003F009951FC2F9E1ED74B4FF2F80300000D7FFFE9F8413C0013C0003E0E405BFD02CA00000003E060DFFFFFFFFFFFFF99000000000A9C9D00DB08A339C7DCF8030000037FFFE9F040F80007C0003E0E4B53D8D13400000007F060FFFFFFFFFFFFFFC18000000048C6FA1CCCBA3043A9F8F8030000007A3FE9F04030010AC0007E0CEAD2B11010000000008060FFFFFFFFFFFFFFC18000000026DDD30EA96F1E0CFBF0F0038000001FFFE9F04030C319C0007C1E6DC0D3AE60000000000066FFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFC1000000006D66C090C331405697C2F00380000001FFE9F042106305C0007C1C4A63109D500000000000669FFFFFFFFFFFFFC10000000012FE7FD6402EF0515DEAF401800000017FE1F040104211C0007C1CDC72D8B2000000000000679FFFFFFFFFFFFFC10000000040AD49899F4175BEEDB8F40180000000FFF9E040004315C0007C1EE9B0EA33000000000000679FFFFFFFFFFFFFC100000000CE16E4955E9C6E965710F5098000000083FDE040208215C0007C3DD4F3295000000000000022FFFFFFFFFFFFFFC100000000F21185F556B34D632BEA740180000000FFFDF00020820A40007C0E0871DE0900000000000022FFFFFFFFFFFFFFC100000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "C216A3E2B6810CC5BFE2700180000000F6F5E00030818AC0007E08F8729B3000000000080020E7FFFFFFFFFFFFCC000000004D77FB6BF1CDE4CD8BC0701180000000FEBDE00020878AC0007E1C6496A86000000000080020E7FFFFFFFFFFFFCC000000000F2EE110E305685B6FC0F41980000000F431E40021878AC0007E1CE040E84000000000080020E7FFFFFFFFFFFFCC000000006BEB682E63CEFE5CF7F0F409800000009C99E40021858AC0007E1834F8E7C000000000080021FFFFFFFFFFFFFFCC000000003FE3716E409569C14DE15405C000000083FDF00061808880003C18B69C000000000000080063FFFFFFFFFFFFFFCC00000000760B5EC24B1B";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N30
cyclonev_lcell_comb \vga_module|videoGen|r~52 (
// Equation(s):
// \vga_module|videoGen|r~52_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a44~portadataout  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// \mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~52 .extended_lut = "off";
defparam \vga_module|videoGen|r~52 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \vga_module|videoGen|r~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N54
cyclonev_lcell_comb \vga_module|videoGen|r~54 (
// Equation(s):
// \vga_module|videoGen|r~54_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \vga_module|videoGen|r~51_combout  ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~53_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\vga_module|videoGen|r~52_combout ))) ) )

	.dataa(!\vga_module|videoGen|r~53_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\vga_module|videoGen|r~51_combout ),
	.datad(!\vga_module|videoGen|r~52_combout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~54 .extended_lut = "off";
defparam \vga_module|videoGen|r~54 .lut_mask = 64'h44770F0F44770F0F;
defparam \vga_module|videoGen|r~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078DA74AD32B3E8ECFFEDA6FFFFFA3C82EC1FFFFFFC44003F5FE03F191FFF8D0F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "FC00000000000000000000071FFFFFFFFE00AA9EB78374DB039A028DA2F7FFFF3FF84C3FFFFFFC00007E5FE01F003FFF8C1FEB00000000000000000000001FFFFFFFFFF03B0E2CE1F6BCB055FED449E3FFFFFFF94E1FFFFFFC00063E5FEC3FFF3F7F26FFE400000000000000000000001FFFFFFFFFE07F8608EBAD00FBEF2D808DF3FFFFFFF96E1FFFFFFE001F7F4FCC7FFF383F67FFE280000000000000000000000FFFFFFFFFF003B4CFA6AC1BB75460098BF3FFFFFFFD6E0FFFFFFE001F3B6F3C7FFFF87F6F3FEAC0000000000000000000000FFFFFFFFFFF419396770C9E71B2134363E1FFFFFFFD4E073FFFEE003F386478FFF1FEFF0FFFC90000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000007FFFFFFFFFFC861A5EAAF78BE3D00CCFF70FFFFFFFD5A073FFFFF003B387BF7FFF1FFFF1FFFE5100000000000000000000003FFFFFFFFFF58B7E37B60BEB5E3736BF37E7FFFFFFD5A073FFFFF002330FECFFFF9FFFFFFFFF5900000000000000000000003FFFFFFFFFFA3346A4D9EF410AC9827FBEFFDFFFDFD5F0F1FFFFF006301F8CFDFF1FFFFFFE7F880000000000000000000000007FFFFFFFF06D6F773CA7D1ACF51F5B1FEF0FFFFFD5F071FFFFF80C303CFE7FFFFFFFFFFFFFB1800000000000000000000000FFFFFFFFF90974010BCE9A8D1D90EFAF9F83FFFFD53033FDFCF00C30F0FE7FFFFFFFFFFFFC3A400000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N54
cyclonev_lcell_comb \vga_module|videoGen|r~49 (
// Equation(s):
// \vga_module|videoGen|r~49_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\mem|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\mem|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  & 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~49 .extended_lut = "off";
defparam \vga_module|videoGen|r~49 .lut_mask = 64'h0344CF440377CF77;
defparam \vga_module|videoGen|r~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "FFFFF80000000000527A100EEDA738B28ABA549F68F9FF7E8BF61E45F8F8FEC03FFBCFCDFEFFB17BFFFFAC7B000FFFFFFFFFFFFFFC6000000000D58D98300646338FCE7F58697DF1F2FFD70E0F02D4383E003FEE5FDFFFFDF107FFFF937F200FFFFFFFFFFFFFF860000000005DEA04009E65BC1961A1B1742FE7E3B7BF99C98348BE31C3FFF8CFDFFFFFEA03FFFFDB7F300FFFFFFFFFFFFFF800000000007519305858BFF5F9080E2DBF3FE5C0C600077B0DDFC8A0F80FDDEFCFFFFFFAF1FFFF637F300FFFFFFFFFFFFFF800000000009B4FCB47FF33AFFE8E8B0CC7C5FFCEB54AED20E5FE5E69AB03DFE7E03FFFFFE55DBFCDFFC60FFFFE7FFFFFFFFE000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "0000C838809AAE7B3C3A2859C688B6C5F6B4789E2CBC18A96DB987FE1F267FFFFF92CFB48FFFC20FFFFE7FFFFFFFFC00000000005835E76152C9B7B0C9D67EC579BEEFE2239036E54FC97EC4BFF82C380F07FFE8337CBFFFC20FFFFF7FFFFFFFFF0000000000FB99CF227FFAC137B0FFEFFD4401A7CE1E20263C0FDFF7FF2FB00FE07727CFDF97FF83FFC00FFFFF3FFFFFFFFFF00000000043FC3D4206BAF5862BA3F5DFA38E73FC0A00B55195C07E672F881C40CFFF3FFD3E1EDFFF400FFFFFFFFFFFFFFFB00000000089D12106AB91EBB282531FEA93B67D85678C96655200DDB7BFC019079C77FE6475AD57FF600FFFFFFFFFFFFFFF9000000000EFC788A9";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "9B565212E307EF341EC2182EBE3907BF30192D9FFF301D3FFF943FFB9A2657FF600FFFFFFFFFFFFFFFFE00000000CCDD5961B41DA370311CF001EFF821DFE28CB40D80E0ED6F3E000DC00018587A5A3FD7FF600FFFFFFFFFFFFFFFFE00000000CFE5615A2075D0624D801E3C883004FE063B79D00038EBEDFF00BE083C0002D783FC03FF000FFFFFFFFFFFFFFFFE00000000897F606512B1C22CB5C3C3C0004062FCF877C30000F8EB28BF0028A003F5200000E2B3FF180FFFFFFFFFFFFFFFFE00000000D33971E6C1A42B1002B0481FE606FD80FDDA600003F8CB1AFF0003C5FFFFE60050E13BFF0F0FFFFFFFFFFFFFFFFE000000002B6B6D031B68CFEAA952";
defparam \mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "1500065FD800071F080087C1CB00FB000267FFFB87EA8D7C7FFF075FFFFFFFFFFFFFFFFF000000004FDADA651369E6506E6CC8F800BD80044403000001818382FF0052401FFC1003C74D9FFF075FFFFFFFFFFFFFFFFF0000000032C923B561B1C3A04623701EC12F405D020000001C008384FF0002407FFFF0008C779FFFDF5FFFFFFFFFFFFFFFFF00000000D32F9843E599619110144C000B1E97CDC800000018000381FE0003A707FFFF213D3CFFFFC00FFFFFFFFFFFFFFFFF00000000B6D3409FDAA097223F3448600174DFE14220000008090302FF00152094FE770030BCE7FF000FFFFFFFFFFFFFFFFFC0000000855DB0DFE219EFB8205BF001333997FA";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N48
cyclonev_lcell_comb \vga_module|videoGen|r~46 (
// Equation(s):
// \vga_module|videoGen|r~46_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~46 .extended_lut = "off";
defparam \vga_module|videoGen|r~46 .lut_mask = 64'h0344CF440377CF77;
defparam \vga_module|videoGen|r~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "0007FFFFFFFF7838B3E2FBDBBFADC6E2478CFC1FFFFD1303F9FF8700E10F1FE7FFE07FFFFFFFDC22000000000000000000000003FFFFFFFF07C36D8C1E5DA00214535F9C781FFFFF1303F87F8707C10FF3CFFF86FFE7FFFFCF96000000000000000000000001FFFFFFFF2120A26E50BB4C962464978C701FFFFE5203F07F8F07831FE3CF7F07FFC7FFFC6781180000000000000000000003FFFFFFFFDFAC6737D23FDAB7A2AF73C0F13FFFFF5303F83F8F07061FC3DF3F0FFFC7FFFE785C800000000000000000000001FFFFFFFFA52D90C0182ECDF8DA142018F07BFFFD5303F800079E061FC3DD1FE7FF87FFFFF85D000000000000000000000001FFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "A73E3972A5191FBBA5E5801860FFFFFD5B03E001C7380E3FFFCC3F07FF87FFFFFC59800000000000008000000000FFFFFFFFBFDF56FE616EFC8A7668E03071FFFFFD5317FF03EF200C37C9C03F03FF87FFFFFC4A0000000000000000000000007FFFFFFF29B660C0FF213021415B080071FCFFFD13139F03FF403C2781007F0BFF87FFFFFC214400000000000000000000007FFFFFFFF9EAF921506E3B16015AE80071FFFFFD131000000761F07F0779FFFFFF87FFFFFE208600000000000000000000007FFFFFFF7FB94AE3410FC94E580C3110708FFFFD131100000761E0FC1E7FFFFFFF87FFFFFF209300000000000000000000003FFFFFFFFAB900634A85";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "9DF1FE0D7018701FFFFD139100000333E1FC30FFFFFFFF87FFFF3F6081000000000000000000000013FFFFFFFC48FF5728F2722372939D00600FFFFD13100300033383F8B1FFDFDFFF07FFFF387F43800000000000000000000001FFFFFFE41A69E0BA477B39092691C00047FF18139003C0033F8E70B1FE1FDFFE07FFFF99F99AC00000000001000000000000FFFFFFCCBB64F214E9FFF2091A7040F003FF0A93000300033E1877F1F87FFFFE07FFFFFCF09B800000000007000000000000FFFFFFF0E278EF44AF393165AB50407003FF1A9303030007003066F8707FFFFE63FFFE7CD883E00000000000FF00000000001FFFFF5F7CE48134472A0062741820";
defparam \mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "3003FF3B938306000700607EFC00FFF1FC63C7FE035BC3700000000000FF80000000000FFFFF1AD1513E5897DAA9400C71010000FF0A918086000301C07FF000FFC0FCC0C0FC0153F77000000000010FC00000000007FFFFF7CF735C5C7E8FB3A97B010000000F2AD1C300000301C067CC007FC7F98000FE0FB0EB300000000001FFF00000000001CFFF1FED306D82C95AABD34E380020187F0BB7E001C00301C0C7CF007FCFF3C01FFE1FB10BB00000000001FFFC000000000087FF2C97A434535D9C1807234B8178387FFBA1E38000038183879F807FFFF1801FFE1FB01BB00000000001FFFE000000000003FF72C69F0EA591B4E7578F54007800FE0BC5FF";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N42
cyclonev_lcell_comb \vga_module|videoGen|r~48 (
// Equation(s):
// \vga_module|videoGen|r~48_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \mem|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q 
// ) # (\mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \mem|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a180~portadataout )) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\mem|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|ram_block1a212~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a180~portadataout )) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~48 .extended_lut = "off";
defparam \vga_module|videoGen|r~48 .lut_mask = 64'h0F5533000F5533FF;
defparam \vga_module|videoGen|r~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "C00003038E347FF0FFFFF07809FB3FB01BF00000000001FFFE000000000003FFEB24C91CEFA33670172F3002380075CBD80478712B830C74FF91FFFFE07C30E3FF3805302001EF0003FFFC4000000000049F09529FC9A8A6186DF3B12A303800620C09631E0008FFB87477C023FFC03E3FC3FF7ECBF400006F0003FFFE0000000000049F4BA96C5F7742AF95298D9A002C00030000006FF183F1D00CC6807FFFC07E3F817F3C06F10001FF8007FFFF4000000000009FEDDCE8B24F0EF49D2BFF880400001000040086FF2B18261320D823FF80763FC73F309DE40073FF81CFFFFFE800000000008385957E4685724724AB830F800382B9C000000E6B97943B3A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "88FA001F801E3FFFFFB0F32100F3FF83FFFFFFF80000000000007F74B065B353C4B6A13BA74B161C79093000000B48224A11E9C4000FC00E01FFFFD8FB8C0621FF9FFFFFFFE0000000000000FEFD532D354BD452929FB78B1E4FEC7F22800083750049810354206CCFCC00FFDFEF0C750600FF9CEFFFFFE0000000000003D607D8B26E3E8F4FE759C9C3CDFF26B4B72000001AE000C0FF9FC3E2070000FFDFE08B7506F3FF9C6FFFFFF8000000000087DF1044E784186A5360AAB42FABFC20AD6D4C00006AAF8E1C000FE9FAC00300FFDFC1716D07FFFF99FFFFFFFC00000000000E25034E99A51F622BFB0E00E7CF8FFDFDBDABE00003001C1800E09EADE001";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "89FFFFC17E7C061FFFD9CFFFFFFD000000000000B4B165CAC0BE00394F91096AF3D7ABF27DCF6800138100F8000091D7E001D9FFFFE034E1000FFFD807FFFFFB80000000000068FF30596BD9EEEC7B1DD46FDBC3C1FCBC69BD0000A7FD80013F7612F081F87FFFF03FE38000FF988FFFFFF9800000000000BB79A6BC2D1CC162C1201EBEC5BA946BD3C74D0008AFFF8000FFDE2CA583F83FFFFF4FFC8000FFDFCFFFFFFC80000000000027C992F93D05A770C5FFA5F455E007B9FFE8DC801AAFFFC003FFBD04B5C4D87FFFFE4BFC800FFFFFFFFFFFFE80000000000048CA4D7C62E6ED17A794639C90BE07F77FFCDB702247FFF007FFFFE52BF00EFFFFFC7FC3";
defparam \mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "8007FFFFFFFFFFFF800000000000AA9502DA95107BD003F35364B41A3FFF9FCD40C81067FF383FFFFF81074C063FFFFEC8D88000FF9DFFFFFFFF80000000000081B2D68384F851CC9F7B4ACF0DCDFFECE7C723581123F818FFFCFF8004475E7FFFFE1AFB8069FF9FF7FFFFFFF0000000000004EB21AF4B9A54CE16B01ED8787FFFFE07A769145BE0FC38FFFE3F8C21A2E3FFFFFE06FB806FFF9FF7FFFFFFF8000000000085B1D268815B3E154DF83F3FE3EFFFDBE049564177F87C71FFFF9FCF9C7EF4BDFFFE357B800FFFFFFFFFFFFFF800000000006D037372D1C6149112EF7BA43BFDFFEB7E5DBE91E6785760FFFC3FCCF38665FFFFFF3D73000FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N48
cyclonev_lcell_comb \vga_module|videoGen|r~47 (
// Equation(s):
// \vga_module|videoGen|r~47_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a236~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ))))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & (\mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ))))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~47 .extended_lut = "off";
defparam \vga_module|videoGen|r~47 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \vga_module|videoGen|r~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N24
cyclonev_lcell_comb \vga_module|videoGen|r~50 (
// Equation(s):
// \vga_module|videoGen|r~50_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \vga_module|videoGen|r~47_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_module|videoGen|r~48_combout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_module|videoGen|r~49_combout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \vga_module|videoGen|r~47_combout  & ( (\vga_module|videoGen|r~46_combout 
// ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\vga_module|videoGen|r~47_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\vga_module|videoGen|r~48_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_module|videoGen|r~49_combout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\vga_module|videoGen|r~47_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \vga_module|videoGen|r~46_combout ) ) ) )

	.dataa(!\vga_module|videoGen|r~49_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\vga_module|videoGen|r~46_combout ),
	.datad(!\vga_module|videoGen|r~48_combout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\vga_module|videoGen|r~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~50 .extended_lut = "off";
defparam \vga_module|videoGen|r~50 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \vga_module|videoGen|r~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "CA3BDFFFFFFFFFFFFFD9E0000000AC64F8069B9A70F9BCCCC2C532FFF467E26A980003B7A00D1C71E0C23B843BB4247F97B4E37B4FFFFFFFFFFFFFD9F000000047CDB3CEB5E8DEABFBCE7EDF80BD9EFF9B80E500031FF0059871F0C00179D403B4779F345254FFFFFFFFFFFFFF9000000000C0498C98207BCA55B707685FA3FF7FF92137680003C7D005F8E1E0C015BB424053E79F3C57A5FFFFFFFFFFFFFF80000000004C39BAA4630AA5C7FDFFFEEC1FFFFE446C3D480000F98002F1E3C0C013162200403F9FBC5BEFFFFFFFFFFFFFFFC0000000000C9E7C9F9359B3ED7907AC423FFFFF044667630001A38002E1C7E1C0490C120807DF9FBCD05FFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "FFFFFFC000000000196488B8F61526CC785C65FFFFFE68BA1FB5144001B580026387ADC009AFFE00279F9FBCA857FFFFFFFFFFFFFFC0000000002534069E933D4B8939FFFE7FFFFBF9FF4E2A328004098002078F8EE000BC0000008F9FBC52CBFFFFFFFFFFFFFFC080000000806121EF2A854FBEE80039D9FFEFFFB85EBBB5000B8FC003078F96E023400019518F9DBC6EEBFFFFFFFFFFFFF8C0000000001123B2D379E5A7592C229F7A07FE1FFE7A73AE400DF7C0030E1F76E001C0000013CFFFBC927AFFFFFFFFFFFFF0C0000000007CF5AA479BCDEE2507B671777EFF65FFB706DE401B2680020E1F0EE00C0000002AD7FDBD1B3FFFFFFFFFFFFFFFE00000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "000047C2239917224BDAEFC071F77F7FF427E87D90000FEBE0061C3F0EE00100000090E7F86E3A1FFFFFFFFFFFFFFF06000000003E9D3CA35871490E4AE47BCFFD36FF7F9E960F009B7FF0063C7E1EE08100000000EFF82FB19FFFFFFFFFFFFFFF0F00000000012C9011B36715C8D768FFDDDE059FFD19A70920B221F00F787C1F008300000067B5FF6F918FFFFFFFFFFFFFFF8E00000000C88388BF2925C587C36F6F93E2A03FC4D72780A5DD43F00CF07C1D10810000008657FF89E00FFFFFFFFFFFFFFF8E00000000EB375F77E923FFFDE170360FDB99EFED3EF590A5E2F3F01CE0F8BD708100000081C7FCEAA20FFFFFFFFFFFFFFF0E0000000078A796EE";
defparam \mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "EF605D649B77DFFF29E1CAB8878FAC16C460F03BC3F0BF7001000021D01FF833611FFFFFFFFFFFFFFF00000000008AE2136FA089715308A33B4FA9057F430026F91EE879FEE3C3F0BF70010000712DFFF3C1501FFFFFFFFFFFFFF0C0000000008A854180E34DF60061F7B4F40CA47DACB263CCB07C78F3C1C3C11E30030000605BFFF803D00FFFFFFFFFFFFFEDB000000000E97AA40FF9F5C09E003180FF892462EC5EE4BC0C4E18FF0383C37E7093D400801FBFFCB8D00FFFFFFFFFFFFFE990000000003DBBF8065634C80D00001D432E10FEB3ECE72828F738FCE787C31EF04A8400017DFFFDA3D01FFFFFFFFFFFFFE9900000000099FD4580DAE8DA18B032";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "7087FFFFFFFFFFFFFFFFFFE0FF00000016E35224E7F66841F0DC0AF001EFB03C1F848800C4AD118F32303E28023E00FFFFFF76B0FCDFFFFFFFFFFFFFFFD07F800000AD99B5A92F4B9FC594E45170000E303E000FE81E3AF86ED7C2301E2C07F003FFFFF870BDF00FFFFFFFFFFFFFFFC006C00000902C52D9B46FFC98477058B0000C7E00FFC05F03C659A61245100E7CC6003FE7FF9E704DE00FFFFFFFFFFFFFFF8006C100001E5A4E61CE8B8C26D45A3CBFC00C7FDC1EFF407C3F0AD3437C100C544403FFFFFC4D5065E00FFFFFFFFFFFFFFF80FF8100000C260981480300288B7A2C3FE0056DFFE015FFC1C117177FE6300C44461FFFFFE9FF5205FFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFF80E6010000C49A4561DC47BF4D5E8C0F3E8001603FFF04C03F946F29EE703C0E4847C83FFF47FC516EFFFFFFFFFFFFFFFFFF00000100FF3D5C58F06836983B62E6AF3F8007C0301FFE03FC3A7E2231E23C0E4C4039FFFBD77C110AFFFFFFFFFFFFFFFFFF00000100FFE3949C71D83DB7BDF1D22F3FF02BE00003FDCFC0E87FA1FF78380E1C06EFFEDFFFFC51CA0FDFFFFFFFFFFFFFFF0040000000F85F42935905032639882B7FF8A646A8000EFE03D02EB5B4E4380E1401FFF23FFFF8D24C7FFFFFFFFFFFFFFFFF1020000000B8EEEA4C70852D1381082BEFFF580D840001401FC17F77B610380E7001FE06FFFFFCDAF97FDFFFFFFFFFFFFFFFF0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "22000000F5648510303A7D6D10FC2BCFFFDA35A93E01003FA922E8AF01300E750738F7FFFFF8BF5A3F9FFFFFFFFFFFFFFFF0220000001BF520E2E34ADBD21EBC3BEFFFE7D5D2CE0003FC6A757E0A68380E77064B3FFFFFF41845FF9FFFFFFFFFFFFFFFF0E2000000E0AF8818CE6FC131B2B41FFFFFFFC02DFFC097F04093AE5DE87C0E1704C67FEFFFF99817FF9BBFFFFFFFFFFFFF88E00000005BF25B429B7F2CCD7CB47FDFFFFFF09EFEC0FFE040714802F87C0E160FDFFFFFFFF118AFFC333FFFFFFFFFFFFF09E0000000AEDC90EB912C8D08B5F679CFFFFFFDBBFFE17F00975BEC3BF0380E0600E3FFFFFFFF1E6CF9B33FFFFFFFFFFFFF00000000008FE6";
defparam \mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "8130F668541041D06DCFFFFFFEFC7B7F7E008610729B40380E2C0EFFFFEFFFE91153999B3FFFFFFFFFFFFF800200000084CE77809E7D6704B9B8C8CFFFFFFF9F7F7EBC0198FD50BD20380E280FFFFFFFFFE91DCDBE3F7FFFFFFFFFFFE700000000004C7DD76548F3791769F868CFFFFFFE61AFFFB0015A61D0BE00781C3A47FFFFFFFFD75E2BBE3FFFFFFFFFFFFFF7D000000000088E32C7515C530B07E078CFFFFFC0F827FFA00E046244DA60781F365FFFFFFFFFC69795BEFFFFFFFFFFFFFFFFF800000000410E356B796ED9947AE072CFFFFFE1FDBFFF800E1B1CEF1C80781F1847FFFFFFFFEE4B54BEDFFFFFFFFFFFFFFFC00000000037AAE34F6A414115";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "0CF5DB83F08368F91564423832698EC63D7035B0002CDFFFFD28C41FFFFFFFFFFFFFE8000000004077E7D69A6249EB372E25A38FEC65CF489A412F39E33858C40F063D10EFEFFD3FD5FDFD24C53FFFFFFFFFFFFFE000000048408B56D3F1C712E38626B502691C75F63ECF3A3C1AE318AEF44F0C3DB84FA687FFCFF9FD25D5FFFFFFFFFFFFFFE00000000000ABC83768DEB4B9A65EC2466C4428C5DA80B6DF1EF21F36209C1C3EB8A6EDFFFFBDFEFD2555FFFFFFFFFFFFFFE80000000000EA6007352822A7F9F991F06863AF04910F0B184EEB0EA76C1B1C3EB823FFFFFFF7DFFF2555FFFFFFFFFFFFFFE80000004940700A028195EE15D33FBFB533107F0440";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "3738E7A47784B9782E183E987FFFFFFFD3F9FD61881FFFFFFFFFFFFFF9C000000000A84B9720CDFC0AA6475FFCFFFE37640B40D01CF8A36462B8FF183E983FFFFFFFC879FD790C3FFFFFFFFFFFFFF90000000000BEC1A5B5B8389549DD6C5FFFF9F400B98B61C7C3D104663E13B03E193FFFFFFFB967FD7E0C3FFFFFFFFFFFFFF90007000000C767003428F2961A16CFB8020100155E275FFFC09778523209243E193FFFFFFFCAE5FD7F0C7FFFFFFFFFFFFFF98000000000F389FB53BC1254D5CF87B7FE610D0FF11EFFFF0FE26C7AEA0D641E387FFFFFFFEB7FFD5FCC7FFFFFFFFFFFFFF9C0000000006545AA2070B9D37DF86800FF01B6A5CC6EFDF00F9B06";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "37CE1A283E783FFFFFFF897FFD57CC3FFFFFFFFFFFFFF9C000000000E23ED8C1737AE3CBB3FFC000158EEB7F02000081FA511D302DA83E583FFFFFE6E6FFFD534C3FFFFFFFFFFFFFF9C000000000221AA221627D2BCEC20FFFFCCFF7BA1F84000165F5A9DCFC6C723E583FFFFFFC7FFFF54B4C1FFFFFFFFFFFFFF9CC0F000000456B9EF5F50EC5E0E070067A007BEE07F4CFFF67FFC52A90BA443E583FFFFF2F7FFFFD4B089FFFFFFFFFFFFFFF610F00000039C716612F2A9D65FB4D406280252E0008808DBFFE618EAC59803E585FF8D2B3FFCFCC42FF9FFFFFFFFFFFFFFC000000200006334883CED63F6EC3413DA3F8082B7FEE00747FF9117ABDE1103E58";
defparam \mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "378F223FE00E1446FF9FFFFFFFFFFFFFFC0000013800AC2A03032BFAFCC18323ADA73FDC443FD200987FC62F164060303E18D5781CFF007F36BEFF9FFFFFFFFFFFFFFC0007013C00DE90FDD336D69C4FB7F81BB8FFD11C005F8604003984FAC430B03F180F7C06F007FF20AEFF9FFFFFFFFFFFFFFE001FC03C005DCF3D216529D30CF978AAF01FF51FF81FE0FBFFC6FBAE2418B03F189C2003C01FFF60A7FFFFFFFFFFFFFFFFFF000FE03800658C4CA0B09B056BA8F065700FF6417FBCB108007918BD5666303E389900FC01FFFF62B7FFFFFFFFFFFFFFFFFFC000C0000015DD976C9300983C4FD44D3403F9F01C1C3FF47F9DF07E519F303E3800C7E00FFFFE";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "7D3F0EFFF81002FF6F33F32217BDFDEEF180000821FF4F2ADF0FEF6FFFFFFFFFFF900001F80017742C8D0C817B2428A5FBFE2E7FFFFFF00003FFF0DFEE803716367BCC00003E29FF4F2ADB0FEE9FFFFFFFFFFF90001FFC0093EA3764DABF202D23A6E6903DFFFFF9100001FFC83EFC540212E46BF020003CBFFF6F2A580FFD5FFFFFFFFFFF90003FFC009F24F7035F04931CDE19FF5663FEF7FFF80001FFC8C7F2523E9C331DC00000D8FFFF2F2E580FDFFFFFFFFFFFFF90003FFC008FD9C3A35D8CB5D4718E03442E2F64380718001F48FBF7521E26CE31800001E8FFFF2FAE500FFAFFFFFFFFFFFF9000037C003D9B5F519414696C75A119C87F8E80000001";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "4803A8FE75B8157718660002069AFFFF2F2C500FF7FFFFFFFFFFFF9000003C007A6B8206DF1C681CCCA2028E28000000000009CCF338B9F81C7430CC0000453FBFFFAF2CD01FF7FFFFFFFFFFFF8000007C00BED129FE9BA48B336194BD6D000000000000005DC4FCEC800380719401F523FFF7FFAF2CD01F5DFFFFFFFFFFFF90600000003C7857ED94253EC39CB8EDA40000000000000037AC781E0407F8E3AC0B79FDBBF9FFAFACD213D7FFFFFFFFFFFF98E0001F00B65FC1633FDC0385054EDD2FFF80E6000000000DF0782DC009E1C3182C9206587EFFAFACD3E38FFFFFFFFFFFFFD9E000C3003FA4A8288BE02319256103A6A3DF70D8000000039A7E0E08";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "07E3C7101C8641800FFF87ACD3E77FFFFFFFFFFFFFF9600000003D6DE8A948F4C7320EC5FF2D707CCEA3400000009C661370078787908D8140000FFF9728D00FCDFFFFFFFFFFFF99600000000F1B66422CF5A54364CBA6F94C058FB7540000003FB0001C0B878E2143C7000007FF9720D0CD7BFFFFFFFFFFFF99FE00C000078774E9C7E27C993FDDFC407E18C36D664000000BD020CC0F070E0323BC000003FF972DC20CAFFFFFFFFFFFFF99FE0000005819074C6FFE8B145C027EEE283452768760000009F8108C0F8F1E4388A0000005FF9E244538DFFFFFFFFFFFFFD9FE000000AA4C2144BCA7A79B7CEB778BFEEFF76A0CCE000004A884420F0E1C4220C0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00006BFF9F24C0FBDFFFFFFFFFFFFFD9FE0000005407267E4EE1E15FEC18673E7EFCEB7712D1800004A84A181E1C3C42A8E00007B1FF9F24D1DB5FFFFFFFFFFFFFD9F4000000BE183C6B71FE1EA62D85BCFE3EDFFEF459B8C00002057DB81E1C38468CE06829E1FF9FB4593AFFFFFFFFFFFFFFD9F0000000DF97E46F658F27697493E27EFBBC863D8B66D0000381FFD51E3C7843800784DFF4FF97BC6AF5B7FFFFFFFFFFFFD9E00000009D93820BEF8C317D72AF42FC499A07FF26AC78000381FDB81C38704182142EFFFCFF97B4EECDB7FFFFFFFFFFFFD9E0000000E3808E0EB1F1CE1D933A1E87FF2A9FDFAB49D00000A3EC0A1C70E04063216667F87F97B4";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N6
cyclonev_lcell_comb \vga_module|videoGen|r~45 (
// Equation(s):
// \vga_module|videoGen|r~45_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~45 .extended_lut = "off";
defparam \vga_module|videoGen|r~45 .lut_mask = 64'h330F5500330F55FF;
defparam \vga_module|videoGen|r~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N12
cyclonev_lcell_comb \vga_module|videoGen|r~55 (
// Equation(s):
// \vga_module|videoGen|r~55_combout  = ( \vga_module|videoGen|always0~0_combout  & ( \vga_module|videoGen|r~45_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~1_combout )) # 
// (\vga_module|videoGen|r~54_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~50_combout )))) ) ) ) # ( \vga_module|videoGen|always0~0_combout  & ( !\vga_module|videoGen|r~45_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (\vga_module|videoGen|r~54_combout  & ((!\vga_module|videoGen|r~1_combout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~50_combout )))) 
// ) ) )

	.dataa(!\vga_module|videoGen|r~54_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\vga_module|videoGen|r~50_combout ),
	.datad(!\vga_module|videoGen|r~1_combout ),
	.datae(!\vga_module|videoGen|always0~0_combout ),
	.dataf(!\vga_module|videoGen|r~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~55 .extended_lut = "off";
defparam \vga_module|videoGen|r~55 .lut_mask = 64'h00004703000047CF;
defparam \vga_module|videoGen|r~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N16
dffeas \vga_module|videoGen|r[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[4] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "120FC00000000081FF007FF40481B05E8007FF1210000000003D81000000000000000000000000000000DB08A736B9F420EB928FE000000010003F007FE02D80E0678007FF5B00000000007C0C000000000000000000000000000000E2EA4221F4B93CCEE80FE000000000000F807FE82DF80CE78007FE230000000001F8000000000000000000000000000000007EDE26D793D21CFFCC03E0000002E1F607007FC80815EDBA0007FF8B2000000001F150000000000000000000000000000000D060F449DA805EF99C03E0000004100007007FC01CDF80070003FE080000000009F0800000000000000000000000000000007B1D228F7BC825FE740FE000001C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "F00400007FC0147566160003FFCA200000000781600000000000000000000000000000008FBC409EA52C09F85C0FE000000E400000007F9051D3530E0003FF0B200000000F0040000000000000000000000000000000794125B3B1AE16FC050EE0000007580100003F804778930C0003FF0B200000001F84000000000000000000000000000000004F617CBEC9D258ED9C0FE0000000000000003F80613E93100003FFD9200000003E090000000000000000000000000000000052A4D999CA4C19FDD807E0000000000000003F80720FB1100003FFDB000000001D0000000000000000000000000000000000C6A1C06F48D1E9593805E0000000000000003FE0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "711D93200003FF9B20000000B80200000000000000000000000000000000C392B5F7D98019758205E0000000000000001FE006DCA0200003FF9B200000027004000000000000000000000000000000006FAC2F6FECB8C9FC800FF0000000000000001FC0104CF0400003FF9F20000005C0180000000000000000000000000000000001EBC30FE36031E8001FD0000000000000001FE0D32D28000003FF8D20000005C02000000000000000000000000000000000EE194EDE9C700D4C1B27F0000038000000000FE0DD6DB6C00003FF1D0000000A827000000000000000000000000000000000C74DB9DFF6F91BE00827F000000B400000000FA05F6FDDC00003";
defparam \mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FF3C0000001E06C000000000000000000000000000000000CD664CFF917B9FF8E023F0000010400040001F603C2C0B400003FF3E2000003E008000000000000000000000000000000000CD6014F1B1AD44E6D823F00000070060C0000FC0C1998E000001FE3E3000007811800000000000000000000000000000000093646B3DF70126FC8027F0000000006000000740FF0644800001FE1E000000B0210000000000000000000000000000000000626C0D8FAA87C579F00FF00000000000000007C0FDB941800001FE1E100000E04C0000000000000000000000000000000000E6A0BFCF99E5D35EF20FE00078010080000007C06B450C800001FE1508000180";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "980000000000000000000000000000000000230258CFF2DE087AE01FE00078000000000007C0F7540C800001FC3500000301200000000000000000000000000000000000C44179FFB8D68AA66013E0002DC00C00000003C0C1A00F800001FC3384000602700000000000000000000000000000000000C447781FE34F4B62E40FE80000380300000003C0C4800D800001FE320200284C400000000000000000000000000000000000E20BFF5FE56D0050800FF800000FC1C0000007C014000D800001FE1604005818840000000000000000000000000000000000B2043F5FE5C0F1C1A10FF8000001E00000000780E00017800001FE1E2000E330020000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "000000000000000000000000F04185E76ED80170801FF8000000180000000780000003800001FE3710008640000000000000000000000000000000000000B84005FF557623AC200DF8000000028000000780000003800001FE37B0051C80000000000000000000000000000000000000D2A060B767D4E1202823F8000000008000000F80000017800001FE35B00839100000000000000000000000000000000000008BD82963FC2329D22207F80000000001C0000F8000001A800001FC153108E240000000000000000000000000000000000000CA42A4C97C9081D4000FF0000000000000000F80000019800003FE1222A9C880000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "0000000000009118E19F2FF627FC603FF0000000000000000F80000015800003FC3780755090000000000000000000000000000000000000EF800769F1F5961EA017F0000000000080000F80000011800003FC3DB3FA2200000000000000000000000000000000000000BE9019D65661C3B56047F0000000000000001F80000015800003FE0106AD420000000000000000000000000000000000000031E803EA222651A7C0EFF000000000007C001F80000015800003FC3102D788000000000000000000000000000000000000000DD30D6F6C970F6EE017F0000000000000000F8000000A000003FE6987EB2000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "3DE1068D136108DE201FF4000000000009001F8000000A800001F831A3A44000000000000000000000000000000000000000829517943EFA4398703FF4000000000001401F8000000A800001FCA1944C400000000000000000000000000000000000000080D010EF1D84B150703FF400000000000BC01F8000000A800001FC05B9B1000000000000000000000000000000000000000090109D11EFAEC0F5200FF4000000000063601F8000000A800001F85938424000000000000000000000000000000000000000001C8731AA934723701FF400000000007C000F80000008800003F857458A000000000000000000000000000000000000000071B4A3D4BCC4";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "0000000000000000000000000000000000000000F2EFE627FB34903FF01E8000000000007E3A7D8019F8C8400007C7640000000000000000000000000000000000000000000005FD6C972114D6FD481E00010000000060AB158063E7D0400007C7E80000000000000000000000000000000000000000000018B486780ECD047B183800001000000027F7A7C030E740400007C7D0000000000000000000000000000000000000000000005E0A0F57F522907BDC300001100000003FFFA7C090F04040000FC6C80000000000000000000000000000000000000000000003C294E0124A6F79FC00000110000000291867C120FD4040000F86E00000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000003DA1335E0ACFC83B3C000001100000005DCC2FC480754040000F8FB00000000000000000000000000000000000000000000022607605EA44967C0C0000211000000068F46BC5AF4E4040000F8FD000000000000000000000000000000000000000000000854E58AE78984B3A00000020100000005811C9C0F02D1040000F8DC000000000000000000000000000000000000000000000071506D864BE253C24000020000000006DF3A9CA66F87800000F8DE000000000000000000000000000000000000000000000CC73076F7D04543BB00000208800000013F7CFC060803000000F0FF00000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "0000000000000000026A8D6BFFE2303DE8000020880000002AFA8EC000007420000F0BD000000000000000000000000000000000000000000000F198046DF08036376400002088000000052125C820003C20001F1BD00000000000000000000000000000000000000000000008D0286BFEB96A3FE00000208800000034F025C020007C20001F1BC000000000000000000000000000000000000000000000FADC59D7F08C17366C0000308800000035FA43C000003C20001E378800000000000000000000000000000000000000000000A4123117E9D19E3FE000003288000000158013C000003C30001E37880000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00005C382751F999ECBFE0000033C8000000175D93C000003C10001E3788000000000000000000000000000000000000000000009FE80B09FA5914BFEE000031C800000017FF17E02000B410003E7F0800000000000000000000000000000000000000000000A1D8BF7F7B3BF29F6000003BC400000037E817E020401410003E6F02000000000000000000000000000000000000000000004FE980AFF9B7838CC600003BC40000003312A5E000409A10003C6F000000000000000000000000000000000000000000000055DBA23AFFAE3A1BCE00003BC400000034AA65E410408A18003C6A0000000000000000000000000000000000000000000000CA7DFB2D";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "6045403FF400000000002F000F80000008800003F8E45C090000000000000000000000000000000000000000CC979EBE0DCAC0C0403FF400000000007F800F80000008800003F88A6C1000000000000000000000000000000000000000009AEEC247B9136138789FFE000000000030F0CF80000009800003F8E878DA0000000000000000000000000000000000000000E71A12DC7C0C511D101FFC00000000007E7FC78000000A800001F9C00180000000000000000000000000000000000000000089B5A2C7E1A830F9007FF2000000000043FFE180000008800001F9AA00000000000000000000000000000000000000000000941EB3D779885673B03FF200";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000BFFFE380000008800003F83A06300000000000000000000000000000000000000000E0910F4F3BB9A8E6B01FF20000000000FFFFEB80000008800003F8780C100000000000000000000000000000000000000000D1AB40CF2B8C0BE2B03FF20000000000E785BB80000008800003F8C21800000000000000000000000000000000000000000011B162B67D0A6D4D201FF2000000000075F6A900000008800003F8D63020000000000000000000000000000000000000000040AA8AF1D102255DF03FF2000000000074D02980000008800003F8D662C00000000000000000000000000000000000000000EE3063567942C949F01FF20000000000777A";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "E980000000800003F8DEC0400000000000000000000000000000000000000000E6519B03392AC3F1F01ECA00000000007D283980000000000003F0DC808000000000000000000000000000000000000000000EC4747D305A7274E07FFA000000000067ED6900000000800003F0D8CF0000000000000000000000000000000000000000004816A25FBB38CCFF083FFF000000000061EE5880000010800003F0BD7C00000000000000000000000000000000000000000005E01EADD0B574A3687FF10000000000D9F2F180000014000003F1BAF000000000000000000000000000000000000000000005FE2EB3B5BC40DC103FF10000000000B9FFF28000009400";
defparam \mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "0003F1BE0300000000000000000000000000000000000000000004F2F29DD519CED3D07FF90000000000B09E7380001291000003E1BE2020000000000000000000000000000000000000000011CD5BC7DCAE6E3BD01FF900200000001A7F3180002D90000003E1B81080000000000000000000000000000000000000000011638613F8600353740FF900200000001048BC80000510000007E33F4000000000000000000000000000000000000000000094F6F85B94D12CB7F01FF800200000001EBB5D8001DF48400007E172000000000000000000000000000000000000000000001BEBE17F92AC1A12981FE0002000000078377D8006E9C8400007E37C0000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \vga_module|videoGen|r~63 (
// Equation(s):
// \vga_module|videoGen|r~63_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~63 .extended_lut = "off";
defparam \vga_module|videoGen|r~63 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \vga_module|videoGen|r~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000C4FE414F3DB0C2CFFFC01005051000001801CBFFC2DE6D8BC7FFFFC600000000000000000000000000000000000000000000D2DFCFFC9DD2BABFFF41030775C000004097C7BEB67C3C6F3FFEFFC60000000000000000000000000000000000000000000023FFEF520C118C97CF0000070CF8001CF14114070233BB3EFBFEFFC6000000000000000000000000000000000000000000004B7FEC0B7D731EA7CFA0040DD2700E0FFFA21BFFABDAE91FFFFFFFC600000000000000000000000000000000000000000000827FF83F5F43815F8FE4140B583F000FFFECD7FFE9E03887FFFE7FC2800000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "0000000000000000000000000000000019D3B3E19B5E160FBF2090042C3C421FFF8E878F1DFFE563FFFFFFC000000000000000000000000000000000000000000000E8EFCF132EC0CDB7FFF0110C9A730D807F0694000BC5E8F3FFFFFFC00000000000000000000000000000000000000000000018767221D88470EFFF206406A73E61445FF0740417EB71F3FFFFFF0000000000000000000000000000000000000000000000907FFCD8EE0AA5778FE02401846680D01FE0750C03FDE01BFFFFFF0000000000000000000000000000000000000000000000FE9B88DC71C19A2FFFC00002125F28001784964C02CEBC13FFFFFF00000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000B90FFF796C90DBBB37C0120207AFC3002C780BFC0013FE37FFFFFF800000000000000000000000000000000000000000000097FEC49F3EE0DC7F33B0100667F8E001EFFC25F81FAFFF27FFFFFFC08000000000000000000000000000000000000000000055FF5754BEC1E08F878800049FFFFFF1000000807E20FF27FFFFFFC0800000000000000000000000000000000000000000000FFE1F1DA5D12975EE81000627FFFFFFFFF800003E21E327FFFFFFE000000000000000000000000000000000000000000000677D09E63CF551CC7C06000747FFFFFFFFF000003F20E067FFFBFFE0000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000E3E978C3C4AD122900020007B3F3FFFFFEE000003F202067FFFFFFE000000000000000000000000000000000000000000000CFE9A20BEFB06B892C008004E3FBFFFFFFC001803E202023FFFFFFE0000000000000000000000000000000000000000000005BCA9CB8B89590B4CE001004E7FFFFFFFF3C01C03E200033FFFFFFE000000000000000000000000000000000000000000000DBAD4276F5323CA8848000076FFFDFFFFF8E01C01F202013FFFFFFF000000000000000000000000000000000000000000000A5B3993342CD344207004026EFFF9FFFFE0E01C01FA03F9BFFFFFFF80000000000000000000000000000000000000000000068E5";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FC3A3ED8329A6F184032EFFF9FFFFC0600001FA13F9BFFFFFFF800000000000000000000000000000000000000000001324F9EDBD66E11E749000030DFFFFFFFFE0E06080FA40713FFFFFFF800000000000000000000000000000000000000000007783FF3ADE5F0FDF809800034DFFFFFFFFE3E00181FA00F13FFFFFFF80000000000000000000000000000000000000000000F7B93FD6F7CD45AD008840031DFFFFFE7FFFE00000F301E37FFFFFFF90000000000000000000000000000000000000000037F80F1EF15E3A7980189000010DFFFFFE7FFFE000007B03CE7FFFFFFF1C000000000000000000000000000000000000000007F83E3F63033884CF1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "818001009FFFFFFFFFFE000007B038E7FFFFFFE0E00000000000000000000000000000000000000000FFE6F3FCB5C51B75B5818002137FFFFFFFFFFE00000FB0F9F7FFFFFFE0E00000000000000000000000000000000000000080FF0DFFBE2C0E276AA4510000137FFFFFFFFFFE00001FB1F1F7FFFFFFE6E00000000000000000000000000000000000000003FFFDFFE0564A5ECCBA47880033FFFFFFFFFFFC00000FB3F1F7FFFFFFF6E00000000000000000000000000000000000000007FFE5FFC0EBE3E9DE70C1003033FFFFFFFFFFF000000FB303F7FFFFFFE080000000000000000000000000000000000000003FFFDFFF86DEF56BBAB09D000303FFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFC0000007900FF7FFFFFFE7E00000000000000000000000000000000000000007FF07FF8455858B0159878C00027FFFFFFFFF8200000791FFF7FFFFFFE7F0000000000000000000000000000000000000FFFFFF397FC5031F30CBE0670830023FFE7FFFFF87001007D23FF7FFFFFFE7C0000000000000000000000000000000000021FFFFFF07FF26C799ED2345321000033FFC3FFFFF9F000007D23FF7FFFFFFE000000000000000000000000000000000000073FFFFFF9FCFA31650279D7CF2E600033FFF3FFFFFFF000007921FF7FFFFFFE000000000000000000000000000000000000077FFFFFF3F7FC30612F56B18E6E110023FFFBF8FFFFE0000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "0F9F1FF7FFFFFFE0000300800000000000000000000000000000FFFFFFFF6D5F30159AA2B06383800130FFFFBF87FF3E00070F9EFFF7FFFFFFF7F00FC1810000000000000000000000000000FFFFFFFF6447501F8B355AD1E380003ABFFBF781FFBE000F0F9CFFF3FFFFFFCFFF0000000000000000000000000000000001FFFFFFFF4F1F6B8F82B39AB2200400323FF137E1FFFF000E0FCCFFF3FFFFFFFFFF000F000000000000000000000000000001FFFFFFFFDFE4C184CC9989D033806020BFF03FF1FFC700080FC0FFF3FFFFFFFFFF001FC00000800000000000000000000001FFFFFFFFFED5F2F241FCD6303B800000FFF81FF1F0C700000FC07FF3FFFF";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "E9E6301FFE00001BC400000020CCC5E010008A18003CDE0000000000000000000000000000000000000000000000386C3C9FEE88D99FDE00001DC400000020C843E410200A08003CD500000000000000000000000000000000000000000000008CE620E6FF01D95FCC00001DE400000020D083A41020C608007895000000000000000000000000000000000000000000000092DF4FAE70F8394FEC00001DE4000000118001F41020C60C03F88A0000000000000000000000000000000000000000000000E142EE93EB19B187EC00001DE40000001E403D941830D70407F0B40000000000000000000000000000000000000000000000FB3270CAFE441385EC00";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "001DE60000002105E1941C38930407F1940000000000000000000000000000000000000000000000CD11CCC9FAF6198DEE00001DE2000000116675C4163C3A840FF1120000000000000000000000000000000000000000000000F8385F3DEBF9208DEF00001CE20000003207FD81032C79840FC12B00000000000000000000000000000000000000000000003642E5F1F0B08F53E700000CD2000000301002890D065D440FC38D000000000000000000000000000000000000000000000052C77168FC532957EE000007D2000000200001090C0619E61FC7D30000000000000000000000000000000000000000000000D4950299F8A2474FFE000003C2000008";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "8000F81085910B560F0B990000000000000000000000000000000000000000000000E3C926F07F0AC94FEEC00003C20001022400F028814C3F6BE782300000000000000000000000000000000000000000000000A278512CF46B9337FCE00005C30000020400F82C444E9FB7F81C260000000000000000000000000000000000000000000000A05872DCFB85797FFFF84007130000000000F80844EDBB85FC1D8800000000000000000000000000000000000000000000001781B255FE396F3FFDEA080B0B0048800000F8042F7D88A0B03DE50000000000000000000000000000000000000000000000BD02095DFD2A3F567FC60008110000800000F80215C0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "4080F03E640000000000000000000000000000000000000000000000FE81DBB6FE98191FFFC180081118000000007B820E6DC299C07A8100000000000000000000000000000000000000000000001707F61EFC71392FFFC1F8029900000002117B8205EDD34C7073B60000000000000000000000000000000000000000000000512BF1696813292FFF807F2080000000000D598501AF0FBC00FBFFC6000000000000000000000000000000000000000000006033FF167CA8762FFF0067F590800000000F1BF7033F151601FDFFC60000000000000000000000000000000000000000000040DF9A02FE921DEFFE0020743D80000004078BF64A105706FFBFFFC6";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFF003FC70000000000000000000000000003FFFFFFFF4EEDB48F40EAC72A0F820080FFF00FC3F1FF00011F98FFF3FFFFFFFFFF00F8C30000000000000000000000000003FFFFFFFF0A936F0012CA1B14FE1000817FF01F83FF8F00000F38FFF3FFFFFFFFFE000080000000000000000000000000003FFFFFFFFF0C1BACF405B8A8C632CC0001FFE03F83FF9F000700387FF3FFFFFFFFFF003F80E30000000000000000000000003FFFFFFFFF250D7EC256DE7580125004017FF03F87FF3F000F00387FF3FFFFFFFFFFFF7FC0FF0000000000000000000000007FFFFFFFFF000E1E11A310F52923440081C7F01FE7FFBE0000001C7FFBFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF000000000000000000000007FFFFFFFFFF0E344B1E73E0D92AC7000401C1E01FFFFF3F000000DEFFFBFFFFFFFFFFFFFFFFC0E00000000000000000000007FFFFFFFFFFF0398B52A843705864040001ECC003FFFFBF000300DFFFF9FFFFFFFFFFFFFFFF0000E000000000000000000007FFFFFFFFFF189CCD4EE1E73F5207800001CFF861FFFFBF00FF03DFFFF9FFFFFFFFFFF8FFFFFFFFE00000000000000000001FFFFFFFFFFF817CD035C19110E067000081CFF871FFFF3F063C079DFFF9FFFFFFFFFFFFFFFFC4E0E0030000000000000000BFFFFFFFFFFF87DA0CDEC27452D860040001BD7873FFFF7F0E000018FFF9FFFFFFFFFFFFFFFFFFFFE087F000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "000000001E1FFFFFFFFFFFFFF97091EE8DA7039DE3020001CFF87FBFFCFF0E03C000FFF9FFFFFFFFFFFFFFFFFFFF6007700F000000010807FFFFFFFFFFFF3896F60956E3F86A30084001CF18001FFCFF0003C000FFF9FFFFFFFFFFFFFFFFEFFF24022000000000011E03FFFFFFFFFFFFE58E5A35A730B0A800220081CF18181FF8FF01818008E1F9FFFFFFFFFFFFFFFFFFFFFFFF7B7C1FC00007FFFFFFFFFFFFFFFFF3E7DE7E3DE6D88006000001DF9820E3F80F11C18009E1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE1E007FFFFFFFFFFFFFFFF6FD7F826417C03505C0006017FF011E3FFCF1FC10018C3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE18007FFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFEFFFF83F4361EBA81F0607017FF191E3FFFF1FEF001803F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FC00007FFFFFFFFFFFFFFFFD7FBFECA278D92F8B2C01E817FF189C3FFDF0FFFC00003F9FFFFFFFFFFFFFFFFFFFFFFFFFF3F9FC0000FFFFFFFFFFFFFFFFF37C3FD350B71E6C005540EB07FF89F83FF0F07FFC00C03FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC09FFFFFFFFFFFFFFFFF9FE1FFB56ADC61703B540400FFF81803C00787F1C19C07FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF3F79FE977161B1D1480007007FF00001C0078FF1C00887FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \vga_module|videoGen|r~64 (
// Equation(s):
// \vga_module|videoGen|r~64_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\mem|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~64 .extended_lut = "off";
defparam \vga_module|videoGen|r~64 .lut_mask = 64'h0350035FF350F35F;
defparam \vga_module|videoGen|r~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "FC8E000013F000000000FFF5C0000FFFFFF2000F00300000000000000000000000000000F9A0CDF013927561CF60CAFCFC07FC8C00001BF800000000FFF4EFFFFFFFFF031006C0700000000000000000000000000000F98CE1ED68889E787E6FFCFD7C07FC98000019F800000001FFF6FFFFFFFFC063C403C0600000000000000000000000000000660902CA54D906BEE2206C757C27FC9B000009EC00008001FFF6FFFFFFFFFFFF8C0180680000000000000000000000000000E7B00FE5D2343DD7120DFC357C27FF9B000008C000008001FFFFFFFFFFFFFF3FEA0140680000000000000000000000000000F7710FF9FB8F95CE8231FF35FC27FF9F00000040";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00008001FFFFFFFFFFFFFFEFFA2100600000000000000000000000000000FF30F3BF28989300A2516E07FC27FF9E0000006000028000FFEBFFFFFFFFFFFFFA0118600000000000000000000000000000FDE02DFA1EB98A530878EC25FC27FF1E00000040004680007FEBFFFFFFFFFFF7FA03D9700000000000000000000000000000F7819DFA652935192834FDE7FD27FD1E000000E0004280003FEBDFFFFFFFFF05FA02197000000000000000000000000000007F01118E0BB456514641FCEFF907F91E000000E000C200001FEBEFFFFFFFE003FA02317000000000000000000000000000007C7F216281B1EB4253338C7FFD07F91E0000004000C200001FEF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "78021FFFC001FB0031700000000000000000000000000000FFFF9AC7D000E21380327E7FFD07F95E0000000000C500001FFFA6683FFC0000FB0071E00000000000000000000000000000FCFF46E1EACDE59B923477E8F987F93E0000000000C100003FFF826ADFFF0000FA0071C00000000000000000000000000000FCFD72E80172D20DD2B1FFE8F987F9360000000000E140003FFE9DE1EFFF8000F900C1C00000000000000000000000000000E1DFE0E676A947C4D411F7E8F9C7FD3400000000006140003FD205F7D7F80000F800C1C00000000000000000000000000000E47F3EE3EA4C50590021F7EDFE4FFFB80000000000CD40003FD209CF16EC0000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "FE11C7C00000000000000000000000000000E0FFC4D39B9EBDD229EBF7E3FA4FFDA00000000000ED40003FD206100BEC0008FF2A07C0000000000000000000000000000061FEE5C76697B5EC8860F7EBFA4FFFA00000000000EF40003FF703F00BF00000FB851FC8000000000000000000000000000063FE47FEF54FDEB58E0CFEEBF84FF73000000000006EC0003FF701E007F20003FEAC3F880000000000000000000000000000374701FCFCE5F823310FFFFBF88FF53000000000004C80007FFF01C005FF0002FE187DA800000000000000000000000000003646546D38323DB57C3077DBF88FF1210000000000EE80003FFF01C005F20007FC30F9980000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "40300007080F0800FFFF8A0E603BFFFFE16100000000000000000000000000000000D1A57E70A1D4A675D1CDFF5001DF3FC34630001F180F0801FFFF8A600E6067FFF3D380000000000000000000000000000000A7DAD61F8080191B60CEA7FA8FF87F535771003E103F2C03FFFF0CDFFF1E80C7DCB080000000000000000000000000000000699AD398004B251D16E7FFFF6DF87FF7D139007F103E2C03FFFF9D7FFFF7F10329A0400000000000000000000000000000005CB8B6B6D48680FFA9EFF1FF8DE07F97D11C00FF101E0C07FFFF1FF3FFFFFDEC1A6900000000000000000000000000000000C96ABC142C02801AED0FF5FF2DF27FD7E93C01FF001E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "0407FFFF1FFEFFFFFFFFB0F820000000000000000000000000000000F6C18692D82AA7A8D247E7FFA6F27FD6EDFC037F001C0403FFFF1C79FFFFFFFF8A10000000000000000000000000000000005A27F4098A3604BDF8686FFFA3F27FDECCF807FE00080403FFF116FDFFFFFFFF3E487000000000000000000000000000000095C7B7B10C364131E943BFFF0FF27FDEC80007E000000001FFFF1FFFFFFFFFFF1E0000000000000000000000000000000000FF07563DB0D018799836EFFF0FF07FCEC000072000000001FFFD1FF9FFFFFFFF1BA0180000000000000000000000000000007C9ED66F9A600EE9815E2FFF0FF0FFEEC000072000000800FFFC3DFB";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "FFFFFFFF15020000000000000000000000000000000038B61E58D607B445F8BFE7FF5BC8FFAEC00003E000000800FFFE3D7FFFFFFFFF0DD10C000000000000000000000000000000EE15EC0192A092F6CEBA67FF5FF0FFAFC000010000000800FFFE3DFFFFFFFFFFEE91040000000000000000000000000000000034AE3EB00C88D36DADE7FF5FF0FFFD0000000000000800FFFE39FFFFFFFFFF95800000000000000000000000000000000095144318B54904AC0CA7FFFF1FE4FFBD0000308000000801FFFE3AFFFFFFFFFE87E90200000000000000000000000000000058346F84333C5C2B97BB5FFF0FE4FFBD0000000000000807FFFE3AF1FFFFFFFCD540";
defparam \mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "80000000000000000000000000000000350F4F28E6B00561FC73FFFF4FE4FFB90000300000000007FFFE2AF9FFFFFFFCB7B082000000000000000000000000000000DFA23B7FE89440326465DE3F4FE4FFBD000079E000000007FFFE7AFFFFFFFFFD26B40180000000000000000000000000000013761FBAFA2CD0D8F6EDD43E0FE4FFBD00007F0000000007FFFE3BFFFFFFFFFD484402000000000000000000000000000000322857F295238E7230A7F47E8FE0FFF9C001FCC00000000FFFF83BFFFFFFFFFC17E8430000000000000000000000000000003E20C3D77BAA600F073FFFFEAFA1FF7BC081F9000000000BFFF47FFFFFFFFFFD1EBA004000000000";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000BE03D3C3473BCD0F9435FFFEAFA1FF7BC001F9000000100FFFE477FFFFFFFFFDFF2201000000000000000000000000000000BA035A8DAF8FB3699E54FFFEBFE1FFF3E000FCF000001003FFE014FFFFFFFFF9CD3200800000000000000000000000000000FB2A73E3E7A32B92E6B6F7FEBFE1FF0BFE011C7800114007FFFCF4FFFFFFFFFBF12401000000000000000000000000000000FCD7EFE10FCD88C608A3F7FEBF49FA33C100E30000002BF7C7F8000FFFFFFFF3F348016000000000000000000000000000007F9F675D6F8615D542B9C9FEBF09FF8BC000FFFC00002807F00100000FFFFFF7FB59002000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "000000001EE3F1E7BAABA33DF261EFFFBF49FF720003FE0000005330FFC00000001FFFE7FE98402000000000000000000000000000007EC073EB7F2B046884BFF7FD9FC9FFCBFF000000000013F3FFFCFFE000003FE7FF0E000000000000000000000000000000007033EFE85EE18D874279F3FDDF09FF668000B0000000017EFFF1001FFF0003F3FF2600B000000000000000000000000000007FCDFBCF3FDFF1ED2273F7FD5F0BFEC3800010000000B07FFFF900001FEFC03F971C829000000000000000000000000000007FCC35E2EFAC3BA70679FFFD7F0BFF66C000BA00000088FBFFD908000007E7CFFD4482A00000000000000000000000000000FFFC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "9BC204EF2D13187BEEFD7E01FE670001FE000000A97BFFF1D8F0000027C79FC300E00000000000000000000000000000FF7C85AAB4F675C8403BEE7D7E01FE47C000E00000007B7E7FEAF203F8E6003C0CF0D00000000000000000000000000000007FFE45B4E136D3DFC690F9FD7E11FE67C000400000007A7C7FEB6003801F1E07F23EE0900000000000000000000000000000FC76D9C8BE57FD0003A4F87E3E11FF660000000000004BE83FFB6000003E01DFFF91C0500000000000000000000000000000FF391EFF69038DF0DA597A7B3E13FFC600002000000061683FFBF03C3C0003041FF1C0480000000000000000000000000000FF85EAAC9EC4EF5F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "A331E4FABE13FFC600007F80000060907FFF77FFFFF38001FC7F8F4000000000000000000000000000007C034ABF679C2B4D879BEFFABE13FFCC00007FC0000040017FFFFFFFFFFFF9C00783F1D00000000000000000000000000000783AB871D1E569A27FC9F77AFE13FE8C00003BC000004000FFFFFFFFFFFFC7E18004E070000000000000000000000000000070D56A51E4AA387E8304D87AFE03FE8E0000038000000000FFF5F3FFFFFFF80603801030000000000000000000000000000070DA6CF0556F1F31004CC8FAFC03FE8E000037C000000000FFF5C00007FFFFC0000420100000000000000000000000000000F3C698F9D833C25D3060C0FEFC07";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "0000000000000000000000001EFE667DC576BE2B6C0BFFD9F80FF12000000000004200001FBF018001F80003E4C1F19800000000000000000000000000001FFE8FBABE68B77C543BF7D9F60FF3E200000000004200001FAD01C003FF000C8180E39000000000000000000000000000001F9FD3F2C384F8A44045FDDDF20FF3E200000000000A00001FAF01C002F0002F0C03839400000000000000000000000000000F8F4AD0123AD35F082E67DDFC1FFBE080000000000200001FEF01C002FC01A9181F029400000000000000000000000000000F768FF89580E34B8B15F7D7FC1FFB6C80000000004A00003FEE01C000F0E370F0FC01940000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000087239DFA737C78E611FEE5D7F89FFB6C00000000004E8000FFF701C001FF9F41017001C4000000000000000000000000000007BC46D07A541DDBB019F4D7F39FFB6E0000000000CE0000FFF781C00BFFF90E01C002CC000000000000000000000000000007F8F2D765679309C04671F7F39FEB5E00000000005E80000F7381C1FFFFF0600E0000CC00000000000000000000000000000FFF1CD9DE6277528CEEC7F3F51FE35000000000001DE0000F5C80A399FFC0C0380000CC000000000000000000000000000007F7BDF24ED7499700376593F51FE3C000000000F19DC0000F6E00C201BE0F01E00000CC0000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "07F82A77C05B09EC273B749BF51FE3D000000000E73D60004FE00043FFF0FC07000000CC000000000000000000000000000002FC77E4F2B0A6BF6E0277BBF53FE3C000000000007BE0000DB18003FFFFE03C000000CC0000000000000000000000000000431CAFA262221C9B61F937BBF43FC3C000000006007BC0001D92000AFFFF80E0000000C8000000000000000000000000000017BCD36ED44080BF991D3FABF03FF1C0000000001FFBD00014960003FFFE03C0000000C800000000000000000000000000007FFE15BD130A00C8840877ABF63FD180000000000077FE0014D800007FF81C00070100E8000000000000000000000000000077FF090CFDEC";
defparam \mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "0019403C37ABE73FD580000000000067F800172000000FC1F0001F0000EA00000000000000000000000000003F9D1A219100209036BAFFAFE73FFBE0000001C1FFDFFF00150400000F078000FF0080EA0000000C000000000000000000007F3E7BD4FB08402B905AF7AFEE3E30FFFFFFDFFE003006880082000410FE0002BF0080EA0000001800000000000000000000BE7C2A65874865BD295E3377F40001FFFF938FFFA0080FFFFF80C00507F00016FF00806A0000002000000000000000000000FF4C535BE7602754E4073267FC01FE79FC1001FF80102003EC8003C00F800030DE0080E20000002000000000000000000000FF00C0B7CEC23686F22ABF67";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N57
cyclonev_lcell_comb \vga_module|videoGen|r~62 (
// Equation(s):
// \vga_module|videoGen|r~62_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \mem|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~62 .extended_lut = "off";
defparam \vga_module|videoGen|r~62 .lut_mask = 64'h04073437C4C7F4F7;
defparam \vga_module|videoGen|r~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \vga_module|videoGen|r~65 (
// Equation(s):
// \vga_module|videoGen|r~65_combout  = ( \vga_module|videoGen|r~64_combout  & ( \vga_module|videoGen|r~62_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\vga_module|videoGen|r~63_combout )) ) ) ) # ( !\vga_module|videoGen|r~64_combout  & ( \vga_module|videoGen|r~62_combout  & ( 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \vga_module|videoGen|r~63_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( \vga_module|videoGen|r~64_combout  & ( 
// !\vga_module|videoGen|r~62_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\vga_module|videoGen|r~63_combout ))) ) ) ) # ( 
// !\vga_module|videoGen|r~64_combout  & ( !\vga_module|videoGen|r~62_combout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~63_combout  & 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\vga_module|videoGen|r~63_combout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga_module|videoGen|r~64_combout ),
	.dataf(!\vga_module|videoGen|r~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~65 .extended_lut = "off";
defparam \vga_module|videoGen|r~65 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \vga_module|videoGen|r~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "0007FFFFFFFF4F9607684F4BA84E3B3DB87303E00001F3FC06007800FF0F1FF80000000000003C16000000000000000000000003FFFFFFFFDD8407D54BA5B808EBB4406387E00001F3FC07807807FF0FFFF00000001800003F8A000000000000000000000001FFFFFFFF8F981B1ED0340F411B9B08738FE00000B3FC0F807007FF1FFFF08000003800001F8B000000000000000000000003FFFFFFFF26611EB89AC0C85DFD1F8C3F0EC00001B3FC07C07007FE1FFFE0C0000038000007C6000000000000000000000001FFFFFFFFF04A4EDA9EE3B57B65FBDFE70F840001B3FC07FFF81FFE1FFFE2E0000078000007C1000000000000000000000001FFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "DC6D3D0FAE64CE751A1A7FE79F000001BBFC1FFE383FFE3FFFF3C0000078000003C2800000000000000000000000FFFFFFFF7F047780EC4DF249B99F1FCF8E000001B3F800FC103FFC3FC9FFC0000078000003C18000000000000000000000007FFFFFFF6BA1BB4BF4C50CE4BE3F1FFF8E030001F3FC60FC007FFC3F81FF80000078000003E04000000000000000000000007FFFFFFFFC24019F8C688298FE3F1FFF8E000001F3FFFFFFF87FF07F078600000078000001E0C000000000000000000000007FFFFFFFFEE55E0730738371EFFFCFEF8F700001F3FEFFFFF87FE0FC1F8000000078000000E0C000000000000000000000003FFFFFFFF9850DD60CAD";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "1DCD8FFD8FE78FE00001F3FEFFFFFC3FE1FC3F0000000078000000E020000000000000000000000013FFFFFF7E900199A8B959D00F0F02FF9FF00001F3FFFCFFFC3F83F8BE00200000F8000007FF10000000000000000000000001FFFFFFEEE812C08A9C383AFFDF0E3FFFB800E1F3FFFC3FFC3F8FF0BE01E00001F8000007FFA8000000000000000000000000FFFFFFFF031B720EB52064B7E58FBF0FFC00F373FFFCFFFC3E1FF7FE07800001F8000003FFA8000000000000000000000000FFFFFFFCEA0679AB0180C39FDF8FBF8FFC00E373FCFCFFF8003FE7FF8F800001FC000183DFB00000000000000000000000001FFFFFDE801A999B48340E1D8F87DF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "CFFC00C273FCF9FFF8007FFFFFFF000003FC3801FCDFF00000000000000000000000000FFFFF9E61AC76AE553D4D3FFF8FFFFFFF00F371FF79FFFC01FFFFFFFF000003FF3F03FEDFC000000000000000000000000007FFFFFF2B2C5C013BD67C9E9FFFFFFFFFF0D331FCFFFFFC01FFE7F3FF800007FFFF01F07FC800000000000000000000000001CFFF7F338F3878B0E5642FBDC7FFDFE780F277FFFE3FFC01FFC7F0FF80000FFFE001E07FC80000000000000000000000000087FFEEC65D2F25B24D2DFF9F847F87C7800261FC7FFFFC01FF87E07F80000FFFE001E07FD80000000000000000000000000003FFF28E41C8F7905428DFFF8FFF87FF01F20200";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \vga_module|videoGen|r~59 (
// Equation(s):
// \vga_module|videoGen|r~59_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( \mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a245~portadataout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( \mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a245~portadataout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~59 .extended_lut = "off";
defparam \vga_module|videoGen|r~59 .lut_mask = 64'h000F3535F0FF3535;
defparam \vga_module|videoGen|r~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F395690FFA93A8180012E600000000031FE0000000440000601FC0E6E0007000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "0900000000000000000000071FFFFFFFFFFF6C120B6AFD03C9780172E20800000001BFC0000000000000601FE0FFC00070001D00000000000000000000001FFFFFFFFFFF6722039DDF1360080D03481C00000001BFE0000000000600601FC000C080F8001600000000000000000000001FFFFFFFFFFF3106006AB43FB044D2730C0C000000019FE0000000001F00703F8000C7C0F8001580000000000000000000000FFFFFFFFFFFB50481B9ACDEB0DA03F6880C000000019FF0000000001F0070FF80000780F0001940000000000000000000000FFFFFFFFFFF3C5587E9B8C6760C603D001E00000001BFF8C00010003F007BFF000E0100F000384000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000007FFFFFFFFFFA9738A2E3D28B08EF330008F00000001BBF8C00000003F007FF8000E0000E0001CB00000000000000000000003FFFFFFFFFFD4C7CC8D9B03301490900C8180000001BBF8C00000003F00FEF00006000000000C500000000000000000000003FFFFFFFFFFFA80455C8C3C1153E1F8040002000001BFF0E00000007F01F8F0200E000000000450000000000000000000000007FFFFFFFFF3DCC871BA6132092F8A0E010F000001BFF8E0000000FF03CFF8000000000000072800000000000000000000000FFFFFFFFF368044041F2684C223F9050607C00001B3FCC0203000FF0F0FF80000000000003F8C00000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N30
cyclonev_lcell_comb \vga_module|videoGen|r~60 (
// Equation(s):
// \vga_module|videoGen|r~60_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a253~portadataout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a253~portadataout )) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( (\mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~60 .extended_lut = "off";
defparam \vga_module|videoGen|r~60 .lut_mask = 64'h550055FF0F330F33;
defparam \vga_module|videoGen|r~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "3FFFFC03FE07800F00000FFFF600C07FD00000000000000000000000000003FFF8263749C6CF90D7EFFFCFFFC7FF8A13F800780ED403FC07006E00001FFFCF0000FFD400000000000000000000000000049F6ACCE0DAE3BB40179FFFC7CFC7FF9CB0061F1FFFFFFFD807803FDC003FFFC00000FECE00000000000000000000000000049F7ABA17DF7E8A5012DFFFE7FFD3FFF60000001FFE9C0E580CFF7F80003FFFC00000FC0A00000000000000000000000000009FE6C216E35E096072EF8FF7FBFFFFC800000001FF5217CAFDDE9FDC007FF7C00000F00700000000000000000000000000008305A3034E75121EFD443FF07FFFFCE60000000023D863ECC4";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "74F3FFE07FFFC0000070050000000000000000000000000000007C5B9F1DF98C0039D79FF8B7E71C0009C0000007F3DCEBFFF1FEFFF03FFFFE00003805000000000000000000000000000000FE74AFF63FEED1B7FEFFF87002C00E9FC30000017EFFAE7EFC6CBF933FFFFF00001F06000000000000000000000000000003F7A1A24302C4975BFBB9FDDE9EFFC73417B000009F5FD53F0060141DFFFFFF00001F8D000000000000000000000000000087FE921A8195872C749FDAFDF43100003660CA00002B007FE0000013053FFCFF00003EF700000000000000000000000000000EE6E9B1B12B433DC41F7A4EA447FFFFFED66D8000234003E000E060B21FFE";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "7600003EEA0000000000000000000000000000007D34DF6FD648329B73FD3947FFDFCBF1F79DB0001381000000008E001FFE2600001FE400000000000000000000000000000078154FE65F25CE17FFFE66C7EBCFEE027F164E0010A7FD80013F71E10F7E0780000FE40000000000000000000000000000003A9BFA6E2826F201FFD3253F09D36E27EF837F8010AFFF8000FFDE145A7C07C00000D40000000000000000000000000000003FC64D46DEE2D4A3FFCB0FF86F1FF87DEFFFE1C012AFFFC003FFFD00483B27800001D00000000000000000000000000000007EB7F35E0FA000BBBFECE5ED5F7DFFF8FEDB49E00207FFF007FFFFE41F0FF1000003E400";
defparam \mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000002FB03E533F6FC83FFFEEE3FF0FD7FFFFEC2FCAC02047FFF83FFFFF8103D3F9C00001EC0000000000000000000000000000003FB5A83254F3097BE18F67700387FFFD761DAA484083FFF8FFFFFF8004ECE1800001F2000000000000000000000000000000BCFC9E0DDD32494CEE09F7E01FFFFFFFB81FEA00A100FFF8FFFFFF8C21901C000001EA0000000000000000000000000000003C27DDBEE21A36EAFF400FFFFC7FFFFFDA8FD40902007FF1FFFFFFCF9C7AE3420001E40000000000000000000000000000005C940C9E1AB26B56F555A15439FFFFF9FD7FA40C05805FE0FFFFFFCCF386E0000000E400000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \vga_module|videoGen|r~58 (
// Equation(s):
// \vga_module|videoGen|r~58_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~58 .extended_lut = "off";
defparam \vga_module|videoGen|r~58 .lut_mask = 64'h40704C7C43734F7F;
defparam \vga_module|videoGen|r~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "0000000000000000738BAF1FC9556AAF7D0619EA18FFF7FD3FF628000F00FFC03FFFFFCDFEFF960000007400000000000000000000000000000072E24FE73F29A8B43E81C8F885FBEDAFEFBC10002FC03E003FFFFFDFFFFDF5C0000058000000000000000000000000000000F875BB8E01CA1A2C9F1EDA5067F3C4637C137000DFC03003FFFFFFDFFFFFEF7000006800000000000000000000000000000055F31FD71223459BF7FFF4C567FF90004455C303FFF31FFFF03FFFCFFFFFFBB4000080000000000000000000000000000000D90F9F523B39C813733FFBC853FFE14C0615C01DBF620A0403E01FE03FFFFFED0240E000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "0000C7DCDFCD9B81410DFF67FE7EC1DD00B8FDC70C7C939E481207FFE0FFFFFFFFFBC042C0000000000000000000000000000000C28B396FD1FA03AC3F61FFC319C0101E8A1831E33BF27CFBBFFFFC3FF0FFFFFEF08300000000000000000000000000000000D3A179B2BE317F184F401FFC3C01A03F61C01E01AF97F1972FFFFFE077D83FFFAC000000000000000000000000000000000041A38393BFF40470C4080BFFA07E0C003000741E968072EF2FFFFC00CFFFC03FF16040000000000000000000000000000000882F9FBAF86423A1FD84001E920007F8678396936400D83FBFFFFDFF83F7FF83FD9340000000000000000000000000000000EEA2BED8";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "1EAEA9AB1C800003FEC0023FFE07078040192FDF7FFFEB3FFF93FFFC060840000000000000000000000000000000CC6F871432515B30CF8000000007DC0FE07CCC0E00E0EE7E7FFFEA800007C7FFE10240000000000000000000000000000000CF575F7C31254C5F8BC40000000001FE01FCF9E00038EA36FFFF5507C00001CFFC73800000000000000000000000000000008DE35E4E038A88E74840000000001AFC078FFC0000F8EA11BFFFC5E003F9C0029F3C8000000000000000000000000000000078EFEFE21989F46E7B2000000001FF80003D800003F8CA02FFFFCC85FFFFF8C07F1D00000000000000000000000000000000E1C8D7A2C1DA24D95FB0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "2000003FF80000E0000007C1CA00FFFFCC67FFFFFFF3028800000000000000000000000000000000D3BD07BD8A73299CC09C0000007F80058003000001818202FFFF8C401FFFFFFFDCB4000000000000000000000000000000000D055F5FA4B0FE77B9C4000000FF4058820000001C008204FFFFCC407FFFFFFFEB8E00000000000000000000000000000000847E67FD1EF3CE27F9CD800000FE67C54800000018000201FFFFCF9F07FFFFFEC2C00000000000000000000000000000000021BABF986920408DD8CC400000F43FE94220000008090202FFFFC9C073FFFFFFF7430000000000000000000000000000000001B6DFF4C63E1940BF87ED0000FB1FEB";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \vga_module|videoGen|r~57 (
// Equation(s):
// \vga_module|videoGen|r~57_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((\mem|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((\mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~57 .extended_lut = "off";
defparam \vga_module|videoGen|r~57 .lut_mask = 64'h0123456789ABCDEF;
defparam \vga_module|videoGen|r~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \vga_module|videoGen|r~61 (
// Equation(s):
// \vga_module|videoGen|r~61_combout  = ( \vga_module|videoGen|r~58_combout  & ( \vga_module|videoGen|r~57_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\vga_module|videoGen|r~59_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\vga_module|videoGen|r~60_combout )))) ) ) ) # ( 
// !\vga_module|videoGen|r~58_combout  & ( \vga_module|videoGen|r~57_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\vga_module|videoGen|r~59_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \vga_module|videoGen|r~60_combout )))) ) ) ) # ( 
// \vga_module|videoGen|r~58_combout  & ( !\vga_module|videoGen|r~57_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\vga_module|videoGen|r~59_combout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\vga_module|videoGen|r~60_combout )))) ) ) ) # ( !\vga_module|videoGen|r~58_combout  & ( 
// !\vga_module|videoGen|r~57_combout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\vga_module|videoGen|r~59_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\vga_module|videoGen|r~60_combout ))))) ) ) )

	.dataa(!\vga_module|videoGen|r~59_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\vga_module|videoGen|r~60_combout ),
	.datae(!\vga_module|videoGen|r~58_combout ),
	.dataf(!\vga_module|videoGen|r~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~61 .extended_lut = "off";
defparam \vga_module|videoGen|r~61 .lut_mask = 64'h04073437C4C7F4F7;
defparam \vga_module|videoGen|r~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00600000000000000000000000006278AC3E1187E0B62DF0E423EFFFF98FCC5C0E0000FA00031F81FF000409C3B3C30060760080000000000000000000000000C345F179CE870F349BEF21AFFFFFDE7F19CE0E0000FA00039F81FF00061698010B0060F60180000000000000000000000000C5CECA6E98745F7B27F9983FFFFFFFFC0CF8860000F20003FF01FF000214BC00120060F60280000000000000000000000000C503AB2FCC2F76F66EFFFF61FFFFFF97F770A78003F20001FE03FF000089FC0000006076010000000000000000000000000082502223582679FA4EC7FDEDFFFFE85957288D0001A80001FE07FE000067EC0001006076060000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "0000000000000000A05B4F122636FFFB5F9FE23FFFFFF900C6EAEF8007AC0001FC07F60000700000040060760C0000000000000000000000000098FE8D3DB48236B61FFFFD8FFFFDFC0096B4CDC000140001F80FF700000000000740607618000000000000000000000000008E602D506222B3BF6CFFC027FFFD7F208981C80008380000F80FEF0000000000002062763800000000000000000000000000051A40EBD985F359AD1F7EFDFFFE2FE2F727910018280000F01FCF0000000000020000763000000000000000000000000000637479BB0D0BFF03DE08C1FEFF3FF7FEAE2A210030F00001F01FFF000000000003200276600000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "0000C1BFDB65EBB27BC48B206CFDFFD7EE7FC84663C050F40001E03FFF0000000000033002A6C000000000000000000000000000F02D447E8983B1877FB045FAFD53FD5FF36580C0A5000001C07FFF0000000000030002E70000000000000000000000000000CEB27DAA4AB305CE6BF077F1F20B3FFE04C886C04E7E0000807FFFE000000000020200A4C000000000000000000000000000CC6BABC98B8FC597BCDA2FEFEDC961E500B8B042247C0003007FFDE00000000001B800460000000000000000000000000000CD42338DDF07CC7DDEBE1FEFC9DB3ECA6CC8004E10FC000300FF7D800000000004E8022600000000000000000000000000002CB8783F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "0BC64C7487867FFF9BEDBE814B712C21207F000403FF7F8000000000060002B40000000000000000000000000000AF306FDBED836D630BBC393FD7CC40362F94F940407E001C03FF7F80000000000000005A0000000000000000000000000000FD2755CF54F3EBC06037C00C00F803E13CE3FE81207F003E03FEFFC0018000000000020E00000000000000000000000000005EDB28831A0BDB5C000D038008DBEE0860B74601701F00FC03FCFF800300000028000270000000000000000000000000000081BE9EFA1E3BDBF50001D88A0913FF3C8C780816F83F03F807FCFF0001C00000920002EA00000000000000000000000000009A3E4ABE144BD9E7B032";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "03F7413C01F46F006C387C3FCE760FF9FD800460001A200002E000000000000000000000000000007987A2E4709BF8CCDE25A03013FFFD4C70050941FC3FB8F80FF9FDE004080300220202E800000000000000000000000000000F14255E24D1F079D9F502600082131900080520FC1FE0E7CFF3FDC000197800300602E80000000000000000000000000000ADCDE9B776D1F019A13E40009848CD2000F03740FC1F085F5FE3FEC000000000020002E80000000000000000000000000000EC800BDF0845B00606623800218FF2000502BFF0F40E78F0DBE3FEC028000000100000E80000000000000000000000000000FF6EA43FE785E020C04002CCCE000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "5005F8467803B4878FE7FEE060000000140002EC0000000000000000000000000000776715FE0EBCFD1838800300000000064037E306BC1C7B47EFE7FEE080000000178C02EC00000000000000000000000000002662814A5B886886039000000000006988DE38031EC07DAFF3CFFE60C0000000769E02EC00000000000000000000000000000983747F6A1264E1E030000000000CDE1F200000FF006CB3F9DBFE60C0000000151802EC0000000000000000000000000000C500772CB00B2438300000000004DFF0FE00000FF990046FF49BFE40000000001F8002CC0000000000000000000000000000038C53DE0ACEA01E07800000006FFFC3FE00000F95F0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "89CFE697FE4080000000338002C40000000000000000000000000000014C787EC3C7B007C00000000C7BBB00FE0000803AE8E13FD797FE6040000001280002C000000000000000000000000000000F920F1E387B3010FC000003C00BDA007C000163FED114FF9E0DFE600000000100000AD00000000000000000000000000000FE23E50E2BE3B20CBF800006000BBE000CCFFF1FFF52BB0F421BFE60400000C4000002D00000000000000000000000000000CE2BCB9E6C87A68D96F2001E800E9E00077FFC7FFF9E49BFB09FFE60200769C0003033D8000000000000000000000000000002C31FBEF953A282C27EC59FF8045FFFE1FFF3FFFE06713E308FFE60";
defparam \mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "280B86001FF1FBD800000000000000000000000000005B7371FFD951832F1BDC8A1FFFD39BFFCDFF87FFF8000F7FD88FFE2029800000FF80F9980000000000000000000000000000E673D37E6D26EB9B0987CB87FFD283FFC07E03FFC1C99CFB880FFF200000000FF800FF88000000000000000000000000000038773EDE9435B2E99507B84FFFF68007C01FF8000701FCDB980FFF201F80003FE000FF800000000000000000000000000000815ED2DF434773CF528FDCCFFFF440007C0EF8007EC5FD8BD40FFE20020003FE0000FD8000000000000000000000000000003717A153704A71A4708BA48BFFFDF003FC000C7FE187718FF50FFE2000001FF00001";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "FD7F0EFFF81002FF60EC03C002BFFCD0FE0000005E0080E20000004000000000000000000000F77005FC33827F6C28D33B77EE7FFFFFF00003FFF02007C022003E7BF0000001D60080E2000000A00000000000000000000073E91F9D51D86FF148113F17FDFFFFF9100001FFC00117D01302E38C00000060400080E200000100000000000000000000007F23FE5154433F9390163E57FFFEF7FFF80001FFC0C003D0139C0C1E000000030000C0E600000300000000000000000000007FC31953F9833B863B09FA57FE2FFBC000F8001F40F801D01000303E000000000000C0660000020000000000000000000000FF99AEB51E22773B8346FBDFFFF000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "C003E0FE03F00680E078000007200000C0E60000060000000000000000000000FFEE9FFE6F5BA4676AAC3F9FD0000000000004007B3F81F01D83C0F00000EF40000040E600000C00000000000000000000007F80617C9BC33F76D992777E00000000000000C010FFE12003FF81E0040CFC00000040E60000180000000000000000000000FFEB419FAB023ECA7F163FB40000000000000010447FF80007FF03D0077E024000004066000010000000000000000000000077DF87F9A6C303CB6428FF2FFF80F80000000004027FDC0009FE03E0116DFE00000040660000200000000000000000000000FE00935D8D23035CD09F5C46202080E000000001617FF200";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "07FC07E005798C00000060660000600000000000000000000000FDE0817AE7F33715198ACF1C8F800F438000000020FFED0007F807E000FE1000000060E60000E00000000000000000000000FF1ADB7B895A537010C9EDF980FB803898000000207FDE800BF80FC1C17D8000000060E60001800000000000000000000000F789397777CF64C5C19CA360001F00EF87800000143FFF400FF80FC100280000000060E70001000000000000000000000000E80CABFADAC34FB9D6EAF71E11C79C71F87000000E1FDFC00FF01F8318400000000060E600020000000000000000000000001A0CCBBA5BC877C32744EF7FFFFFFA4EFF0C0000075F6FE00FF01F83C000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "0001600060E600060000000000000000000000006C3901FD070E3F528E8EFEFAFEFFE7A58FE10000015F93D81FE03F83D000000A400060E6000C000000000000000000000000A6027B119D31FF9B53E37E78FFE001BEF7D0400003FE81E81FE03F83700000461400607600100000000000000000000000008767D63C19C0FEF5C6E7FAFC7F83017FC8C0800000FA000C1FC07F807C00012008006076002000000000000000000000000023655134FCC3ED635BDF823DF7C553FE666B400000FA00041FC07F807C080900020060760000000000000000000000000000126682F3728E5E7A687C1A7930CBBFE3D7280C0000FA00061F80FF801C00599806006076";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "FFB00000000000000000000000000000FA3CDB5B451A9788D8A3A64FFFFBF003FF8407FF06036D83B10FFE300001FF000000F9B000000000000000000000000000001D5FD756F4A7AF20189BDF4FFFFBF001FFFFE7E03D0F3AC3710FFE30000FFC000009FFB0000000000000000000000000000058F6D7264B4B07A4C08FD7CFFFFBBE00003FC003FA070D47680FFE2001FFC0000054FF0000000000000000000000000000007E6C53DE03C335D2EDA5F3C03FFBBFDC0000C07FC42DF386400FFC0803FC000002B1DF0000000000000000000000000000009D9277FEFEC9CDD05085F3C01FFABFFFE003FFFE04285776E20FFC1803E000001C03DD6000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "000000000000000000004A39879ECB5C79A12073F0C17FFABFFFFF02FFC018509FEC4203FE1800000000E803DF600000000000000000000000000000674A9E4F2EF08581DC19D0C07FFC1FFFFFFDFC0030E0316D2003FE180000000520039F000000000000000000000000000000B2EC8C0E3B5183C7C52DD0C00FD41FFFFFFC3000F041A1735007FE1A000000280003DF0000000000000000000000000000002859802C245444DC1377D080075BB95FFFFE0003E1C0B9270407FE1A000001800007DEC000000000000000000000000000005C429DFB48A5F7FFE9F7D00000A6FA7BFFFF001FE1004B75D407FE1E000015000003DEE000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "0000000021BD25BF7351F3934F03D00000257F16C1FF003FC101507CC00FFE1E0000A8000001BA6000000000000000000000000000006B021A7D6795BFA58343C00000187B4D31FF03FF8105166DC807FE1C0002C000000F1D70000000000000000000000000000025217B0F0173ADC7514BE00000002FD2003F97FF800387FB4003FE1C0068000000079D8000000000000000000000000000007223761C92B0C6F2254BC00000000B69013FFFFF860E2FFF3003FE1C0520000000031CC00000000000000000000000000000C903C29E24603FF08809C000000002C2001EFFFF065373F4F007FE0C07000000000F1C000000000000000000000000000000CE48";
defparam \mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "17EF1D7FECE8482FC000000001808480FFFF0E7061F95007FE0E0000000000071A000000000000000000000000000000DA827FFF2F90EBE8E047E0000000004040807FFE0DE25F6E2007FE0C00000000001F1B0000000000000000000000000000005FE4041BEAE77BE8E407C0000000019030007FFE06FB53612007FC0C08000000000F1A8000000000000000000000000000000238635DA1EA14E3021FC00000003F0408007FF01FFB33244007FF0408000000003E14000000000000000000000000000000F3666DF4C148B9EB321FC00000001E03BC007FF014FFD042C007FF0A10000000007E0C0000000000000000000000000000009E512A7900161CEA";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N15
cyclonev_lcell_comb \vga_module|videoGen|r~56 (
// Equation(s):
// \vga_module|videoGen|r~56_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~56 .extended_lut = "off";
defparam \vga_module|videoGen|r~56 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \vga_module|videoGen|r~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \vga_module|videoGen|r~66 (
// Equation(s):
// \vga_module|videoGen|r~66_combout  = ( \vga_module|videoGen|always0~0_combout  & ( \vga_module|videoGen|r~56_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~1_combout )) # 
// (\vga_module|videoGen|r~65_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~61_combout )))) ) ) ) # ( \vga_module|videoGen|always0~0_combout  & ( !\vga_module|videoGen|r~56_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (\vga_module|videoGen|r~65_combout  & (!\vga_module|videoGen|r~1_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~61_combout )))) ) 
// ) )

	.dataa(!\vga_module|videoGen|r~65_combout ),
	.datab(!\vga_module|videoGen|r~1_combout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(!\vga_module|videoGen|r~61_combout ),
	.datae(!\vga_module|videoGen|always0~0_combout ),
	.dataf(!\vga_module|videoGen|r~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~66 .extended_lut = "off";
defparam \vga_module|videoGen|r~66 .lut_mask = 64'h0000404F0000707F;
defparam \vga_module|videoGen|r~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N54
cyclonev_lcell_comb \vga_module|videoGen|r[5]~feeder (
// Equation(s):
// \vga_module|videoGen|r[5]~feeder_combout  = ( \vga_module|videoGen|r~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|r~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r[5]~feeder .extended_lut = "off";
defparam \vga_module|videoGen|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module|videoGen|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N55
dffeas \vga_module|videoGen|r[5] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[5] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "0080F10007EFFD009FE00C001C40033F0000002080000019FFFFFFBFFFFFFFFFFFFFFFFFFFFF088F840233807F0020C90478138000000FFFFC0010000FE03CFFC1840000002100000019FFFFFF7FFFFFFFFFFFFFFFFFFFFF0C17130413D86F810009001802000006EFFFFE00200017F01CFD1FF00000002100000019FFFFFEFFFFFFFFFFFFFFFFFFFFFF00DE028753003F94100900580001080007FFFE0020C007F01C63FFE0000000420000001DFFFFFCFFFFFFFFFFFFFFFFFFFFFF0039808539803F943301045801D000000007FFE0A0F803F01FFFFFC0000000820000001DFFFFFDFFFFFFFFFFFFFFFFFFFFFF006494092E007F1C030905D0000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "3FFC00FE01D007FFFF800000023C0000001DFFFFF9FFFFFFFFFFFFFFFFFFFFFF00114006DF583C5E28A9039000000000000003FF933F80D01AFFFF00000021800000001DFFFFF3FFFFFFFFFFFFFFFFFFFFFF00705900BBC03F5641990770000000000000003FF0FFE0C003FFFE0003FC01000000001DFFFFE7FFFFFFFFFFFFFFFFFFFFFF00187001D3003ED407990FB8000000000000000FFC7FF80007FFFC00088002000000001DFFFFEFFFFFFFFFFFFFFFFFFFFFFF0820700037C003D8A4011F30007F000000000003FE7FFC0009FFFC000A0004000000001DFFFFDFFFFFFFFFFFFFFFFFFFFFFF007F74805EA0036C30081FF9DFFFFF0000000000FF7FFE00";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "07FFF800000008000000001DFFFF9FFFFFFFFFFFFFFFFFFFFFFF021F748233F007040809F0FC00000FFC000000007FFFF30007FFF800C20060000000001DFFFF3FFFFFFFFFFFFFFFFFFFFFFF00E56B042150034400CE1C0600FF803FE00000001FFFE1800BFFF000200600000000001DFFFE7FFFFFFFFFFFFFFFFFFFFFFF087EDA0042C004C201E39F80001FFFEFF80000000FFFC0C00FFFF00050B000000000001CFFFEFFFFFFFFFFFFFFFFFFFFFFFF07FFF0010BC02F841719F801FFF81F8FFF80000007FFE0400FFFE000A00000000000001DFFFDFFFFFFFFFFFFFFFFFFFFFFFF05F2E00202A007D738DF00FFFFFFFC71FFF0000003FFE8200FFFE0002800";
defparam \mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "0000F000001DFFF9FFFFFFFFFFFFFFFFFFFFFFFF83FF400370A00F42F2701FFDFF001FC67FFE000003FFFC381FFFC000000000060800001DFFF3FFFFFFFFFFFFFFFFFFFFFFFF41FE280323B00F838800FFFDFF0000788F9F800001FFFE181FFFC000000000200000000DFFE7FFFFFFFFFFFFFFFFFFFFFFFF60F8C60083800FEE28EFFC7CFF0000FED7C7600001FBFFFC1FFF8000000003000400000DFFCFFFFFFFFFFFFFFFFFFFFFFFFFC0FEF00000800D78C3BFFC7F7F00CFFF39EBB00001FBFFFC1FFF8000000018000000000DFFDFFFFFFFFFFFFFFFFFFFFFFFFF0D0F42030E802FE10EFFE3BE7FB67FFF9CE9F80001FBFFFE1FFF00000000C0000200000D";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "006FFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E3FD280003A1400C00071800007CFFFFF8400000708D3803E0001C0000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE31FC9002E0F8408000020800007CFFFFFFFE0003E0886C07E0001C0000000000006006FFFFFFFFFFFFFFFFFFFFFFFFFFFFF2606114002EF0400C10020000007C1FFFFFFC003FC102C406E0001C000000000003100DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF608F180002430606C10000000007C023FFFFC07FF800C3C04E0003E000000000018020DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF235E000008290204010000000007C0001FFFFFFFF82068F0CC0003E000000000040220DFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFF9858B800C99C3A05210000000007C00000FEFFFFE00060E01C0001E000000000200220DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47473000627C8E05C10000000003E0000003FFFFC0405F613C0001E000000003000260BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EE4C200223C0401C00000000003E0000003FFFF008181E36C0001E000000018000220BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2720B04020349A00020000000001F0000001FFFC0080B087F80001E000000080000221BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC331006041853203840000000001FC000000FFE000007D17E80001E000000C000002219FFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFED5CDC3072101203020000000000FE000000FFC000006FBFF80001E0000060000002411FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00044A041C444020200000000003F800000FC0001050F6FF00001E0000600000004E31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFABDE008020F38203D200000000001FE00000680002039BFF700001E0002000000004633FFFFFFFFFFFFFFFFFFFFFFFFFFFFF25CDA6803230030206000000000007F000000000020FEFFE400001E0030000000004E2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803C3C803060420282000000000001FC00000000025CFFFC800001F0080000000008E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF629F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "F8000EF80102420000000000007F0000000007EFBFF9A00001F0080000000008E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFF741D81000C100202E20000000000003F80000000067F9FFFC00001F2080000000010E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB91BF80068C70202E20000000000000FC00000000DFC9FFFC00003F2080000000010E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07C78247012809014400000000000003F00000000FFB7FFF800000FA080000000021EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4C99CE45072887013000000000000000400000000FFFBFFF000000F6000000000041F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF423FD7E1FC302101";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "FF9FFFFFFFFFFFFFFFFFFFFFFFFF1E7F60036C8000C237FF085FFFFFFE1FEFBCFC0001FBFFFF1FFE0000000403B00000000DFF3FFFFFFFFFFFFFFFFFFFFFFFFF3E46B00292806FC4EFF0405FFFFFE1FFFC3EFE0001FBFFFF9FFE00000010E0008100000DFE7FFFFFFFFFFFFFFFFFFFFFFFFF3C31792340502F81DFFE07FFFFFFFFFE1F0EFF0001F3FFFFFFFE0000001100003400000DFC7FFFFFFFFFFFFFFFFFFFFFFFFF3D58DA21B400070B8FFFFFF3FFFFFFE7EF8EFF0001F3FFFFFFFC0000002200000000000DFCFFFFFFFFFFFFFFFFFFFFFFFFFF7FDE6101A000020BBFF803F3FFFFF060CF9EFF8003A3FFFFFFF80000002800000080000DF9FFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "FFFFFFFFFFFFFFFF7FBF28003A10040BBFE01FFFFFFFF2004F1EFF8003A7FFFFFFF80000000000000040000DF3FFFFFFFFFFFFFFFFFFFFFFFFFF7FD789000040044BFFFFFFFFFFFFFF004D5CFF800407FFFFFFF00000000000000040000DE7FFFFFFFFFFFFFFFFFFFFFFFFFF7E60C200884004439FFFFFFFFFFEFF805E79FF40000FFFFFFFF00000000000000000000DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFE0258834AC204A1CE0001FFFFFF1FF45CD3FF40080FFFFFFFE00000000000000220000DCFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF100035C4808FDE71040FFFFFFB3FF79E2FF40101FFFFFFFE00000000000000220000D9FFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "FFFF3F80FA01D1218C3AF380FDFEFC8FF6FFD7C7FFC0003FFFFFFFC00000000000000220001D3FFFFFFFFFFFFFFFFFFFFFFFFFFF0DC17C0362000E7973E0FFFDFD71FEBF4D07FFC000BFFFFFFF800000000000000210001C7FFFFFFFFFFFFFFFFFFFFFFFFFFF263E5A0523A0EA37FC600FFBF8077FFDFC0FFFC1017FFFFFFF800000000000000210001C7FFFFFFFFFFFFFFFFFFFFFFFFFFF206D230910002A687F180FF7F7F0E3F3F03F7FC2027FFFFFFF800200000000000010003EFFFFFFFFFFFFFFFFFFFFFFFFFFFF217D000D010023823FCB5FFFEFEA1D77E0FFFFC40CFFFFFFFF0002000000000000F0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF98B9813F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "4661A38B7FF93FFFD1CD837F33FED3D0187FFFFFFC0000000000000000000035FFFFFFFFFFFFFFFFFFFFFFFFFFFF5BECE0460020829CF7BFC8FF15E07FF1CFFB06C0307FFFFFFC0000000000000000000025FFFFFFFFFFFFFFFFFFFFFFFFFFFFE185B539A0F0003F9FF7FFFC00FFFF9E3F9C0180C07FFFFFFC0000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFF0018603D84782023FFFD03FFF7FFE1F07F480203801FFFFFFC000000018000001000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A420040A5382002FFFFD8020150003F7300180F003FFFFFF80000000280000050000019FFFFFFFFFFFFFFFFFFFFFFFFFFFF64003200A41820004FCD";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "FFF7414001FF9000FC1F803FFE7FF0000200004000061000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001A000358000001DA5FFFFFFFFEF380030FFE003FF8FFF0000200040FFF001000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E80200E6400800000AFD9FFFFFED600018027F001FE0F830000200080000002000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF51B1E000861008000001BFFFFFF7320000700FDF001F006020000100100000002000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF1157090129F04800000007FFDE70000003027FD7000E008024000100000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0064590184C408000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "3003FFF58000410230000100200000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF03606800803C08000000000000000001400FFFFA4003800830000100000000000006001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF20DF7900A02808000000000000000019883FFFFDA03F88001C00018080000000200C001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF018080013232000000000000000003DE00FFFFFF60FF900C0E000180800000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1807F0041BB0000000000000003FFF001FFFFF037FFA11007000180800000001000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020300C1AF840000000000001BFFC001FFFFF063FF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "4230010001800000000002000033FFFFFFFFFFFFFFFFFFFFFFFFFFFF008E86000AFF84180000000003FFFB0001FFFF7FFDFE02C0000001804000000030000037FFFFFFFFFFFFFFFFFFFFFFFFFFFF0F9D8000027F0403000000003FFFDA0003FFFE9FFF3C0300058001804000000180000037FFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8C4400024F8408C0000001FFFFFE00033000FFFF8804000D8001800000000800000037FFFFFFFFFFFFFFFFFFFFFFFFFFFF77E3D8801C47840D980000017FFBFE00000003FFFFE87040070001802000790000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0CD000E153800EC38003C007FBBFFFE0000FFFFFE8A7C007000180";
defparam \mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "000C000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFF0703C00004A0840B1880764000283FFFC0007FFFFFD06F802F0001C01E00000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFF19F3C000043680010100564000283FFFC001FFFFFE211F006F0000C00000000000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFF56C0C4008275900005801600000C3FFFC00007FFF8423F007F0000C00FC000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1C0A0000AB7040300005380000C7FFFFC0007FF80807E001B0001C00C0000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC472708010620204A00073C00005CFFFFC0003800104F8003A0001C0000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N6
cyclonev_lcell_comb \vga_module|videoGen|r~67 (
// Equation(s):
// \vga_module|videoGen|r~67_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\mem|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\mem|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~67 .extended_lut = "off";
defparam \vga_module|videoGen|r~67 .lut_mask = 64'h018945CD23AB67EF;
defparam \vga_module|videoGen|r~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "FFF800000000999E01485FC0B8000000000000000001F3FFFFFFFFFF00F0E00000000000000003F1FFFFFFFFFFFFFFFFFFFFFFFC000000003D8003C5EE05B8080008400000000001F3FFFFFFFFF800F000000000000000000079FFFFFFFFFFFFFFFFFFFFFFFE0000000072C0038FEC240C000000000000000000F3FFFFFFFFF800E000000000000000000078FFFFFFFFFFFFFFFFFFFFFFFC00000000FC6102C0DA90C8098000000000000001F3FFFFFFFFF801E00000000000000000003DFFFFFFFFFFFFFFFFFFFFFFFE0000000071080202D460FD2C0000000000000001F3FFFFFFFFE001E00000000000000000003CFFFFFFFFFFFFFFFFFFFFFFFE00000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "620CF9C6EA32CE200000000000000001FBFFFFFFFFC001C00000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFF0000000001C080C6AC0DFE080000000000000001F3FFFFFFFFC003C03600000000000000003F7FFFFFFFFFFFFFFFFFFFFFFF8000000097E02F83FE140C000000000000000001F3FFFFFFFF8003C07E00000000000000001F3FFFFFFFFFFFFFFFFFFFFFFF8000000003E00501CC2902000000000000000001F3FFFFFFFF800F80F800000000000000001FBFFFFFFFFFFFFFFFFFFFFFFF8000000001E14257616383400000000000000001F3FFFFFFFF801F03E000000000000000001FBFFFFFFFFFFFFFFFFFFFFFFFC00000000781010664B1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "9DC18002000000000001F3FFFFFFFFC01E03C000000000000000001F9FFFFFFFFFFFFFFFFFFFFFFFEC00000082C00081A8B058000000000000000001F3FFFFFFFFC07C0740000000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFE0000001EA802C08E9C38380000000000000001F3FFFFFFFFC0700F4000000000000000000067FFFFFFFFFFFFFFFFFFFFFFFF000000020300720E3B20000000000000000003F3FFFFFFFFC1E0080000000000000000000067FFFFFFFFFFFFFFFFFFFFFFFF00000002E200618E4900000000000000000003F3FFFFFFFFFFC018000000000000000000206FFFFFFFFFFFFFFFFFFFFFFFFFE0000021600281F828000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000003F3FFFFFFFFFF8000000000000000000000202FFFFFFFFFFFFFFFFFFFFFFFFFF0000060680000E87D1C110000000000000003F1FFFFFFFFFE0000000000000000000000202FFFFFFFFFFFFFFFFFFFFFFFFFF80000008B0304CE48C6208000000000000003F1FFFFFFFFFE00180000000000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFE300080E00320FE0060000000000000000003F7FFFFFFFFFE00380000000000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFF780011480027E7867C000000000000000003E1FFFFFFFFFE00780000000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFC000D800100C6B074004000000000000003FFFF";
// synopsys translate_on

// Location: FF_X42_Y18_N5
dffeas \mem|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \mem|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N39
cyclonev_lcell_comb \vga_module|videoGen|r~70 (
// Equation(s):
// \vga_module|videoGen|r~70_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q 
// ) # (\mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a214~portadataout )) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a214~portadataout )) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~70 .extended_lut = "off";
defparam \vga_module|videoGen|r~70 .lut_mask = 64'h11DD030311DDCFCF;
defparam \vga_module|videoGen|r~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE161CFDE2BE8100000E60000000003FFFFFFFFFFBBFFFF8000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "04FFFFFFFFFFFFFFFFFFFFF8E00000000000EF92038EDD2BC9100000E20000000001FFFFFFFFFFFFFFFF800000000000000004FFFFFFFFFFFFFFFFFFFFFFE00000000000FF02039DEC0060000C00480000000001FFFFFFFFFFFFF9FF80000000000000000DFFFFFFFFFFFFFFFFFFFFFFE00000000000FF06046BAC87B00000000C0000000001FFFFFFFFFFFFE0FF80000000000000000C7FFFFFFFFFFFFFFFFFFFFFF000000000007304803FB41EB0100000880000000001FFFFFFFFFFFFE0FF8000000000000000073FFFFFFFFFFFFFFFFFFFFFF00000000000FF11845FF48670000001000000000001FFFFFFFFFFFFC0FF8000000000000000073FFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "FFFFFFFFFFFFF80000000000EAF382AED518B0080000000000000001FBFFFFFFFFFFC0FF8000000000000000038FFFFFFFFFFFFFFFFFFFFFFC00000000005147C06FFB1230000000000000000001FBFFFFFFFFFFC0FF010000000000000003CFFFFFFFFFFFFFFFFFFFFFFC000000000078804167CF3C10000000000000000001FFFFFFFFFFFF80FE070000000000000003CFFFFFFFFFFFFFFFFFFFFFFFF8000000000810C052BA2132090000000000000001FFFFFFFFFFFF00FC300000000000000000E7FFFFFFFFFFFFFFFFFFFFFFF000000000CF8042043D2380000000000000000001F3FFFFFFFFFF00F0F0000000000000000063FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \vga_module|videoGen|r~71 (
// Equation(s):
// \vga_module|videoGen|r~71_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (\mem|altsyncram_component|auto_generated|ram_block1a222~portadataout  & !\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( !\mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~71 .extended_lut = "off";
defparam \vga_module|videoGen|r~71 .lut_mask = 64'h550F3300550F33FF;
defparam \vga_module|videoGen|r~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "FFFFFFFC01F80000000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFC0006288081E6803000000000000000001C07FF87FFFFFC03F80000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFB6095408044E320000000000000000000C00000E000000007F80000000000000000000139FFFFFFFFFFFFFFFFFFFFFFFFFFFB6086E4000376320018000000000000040000000000600027F300000000000000000003F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF6019C1002F4E183010100000000000100000000000C3E031FE08E0000000080000000FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFDA8000255521E02000000000000C0000000001C30041200";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "90FC000000000000000FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82704082F90000200000000007E3FFF6000000000800960001FF0000000000000007FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF013401C0074E101801000003FE3FF0FFFC00000082003100007CC000000000000000FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC08A000030E048750000601E1BF0007CBF7C00000610027000000180000000000000074FFFFFFFFFFFFFFFFFFFFFFFFFFFF7801F20121E400A01000050613C0FFFFC79FCC000014800000000002000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF119E3002D0A230000008191983FFFFFFF181900001CC0000000E000C00000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "0000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02880073C386020C80024481FFEFF40FF90040000C4100000000801800000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF879100400821CE00000210DFF7E7F001FFA110000F67FD80013F700200000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5F541C08A20C0000004E77FF3E7F61FFFE8C8000F6FFF8000FFDE0480000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04001C0D8A8900000108AFF8AFFFFFE1FF426000D6FFFC003FFFD0010000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8170C040608000004023FFF262FFFFFFFF3E3A001DC7FFF007FFFFE402000000000013FF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFD0700140E46C00000041FFFFFFEFFFFFF01C3B301FC7FFF83FFFFF810060000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0700140C4E0010000417FFFFFFFFFFE790E5BB03F83FFF8FFFFFF8004080000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC32001413D82412401476FFFFFFFFFFF408C1BF87F00FFF8FFFFFF8C218D0000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3D0400091083608000733FFFFFFFFE7EC5E37FCFE007FF1FFFFFFCF9C794000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83908020B88000000802BF8BC7FFFFF0FE5C67FFFC005FE0FFFFFFCCF3860800000013FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \vga_module|videoGen|r~69 (
// Equation(s):
// \vga_module|videoGen|r~69_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a142~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~69 .extended_lut = "off";
defparam \vga_module|videoGen|r~69 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \vga_module|videoGen|r~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "FFFFFFFFFFFFFFFF8C444060D00568800041DECC03FFF8FE1FE98FFFF800FFC03FFFFFCDFEFF8A00000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F8000806E0008800140CFA003FFF19FFFE21FFFE0003E003FFFFFDFFFFDF280000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8401002020400200004043AA03FFE810FEE87FFFC0003003FFFFFFDFFFFFEEA0000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DF50011AC230580004012FC5FFFC00237C9FCFFC003FFFFFFFFFFCFFFFFFB8000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2778002038298800004007CFCFFF40FC7EC5FFFD807E080003FFFFE03FFFFFE000005FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "FFFF3E7C00009B910000000001FEFFC200BFFCC7F3FC6380741707FFFFFFFFFFFFF88001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35C00080504403800000003F19FFFFFE721FCFE0B80384F73FFFFC3FFFFFFFFE20017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF338040043C204F0000000003FC01A00081FFFE0190180E7FAFFFFFE077FFFFFF88017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE780020BCA60400004000005FFE00003FFFF41E68FF8DEFAFFFFC00CFFFFFFFF2013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F94001D8182380004000016DFFFFFF987F90F087FF27BF3FFFFE007FF7FFFFFD003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11E04144";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "5802040000400000013FFDC001FF07807FE6D3FF7FFFF0C0006FFFFFFE413FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33CC0088301D030000400000000000001FFCFC0FFF1F125F7FFFF70000003FFFFF213FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30D08080600920400840000000000001FFFFF9FFFFC7163EFFFFEE000000003FFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72F8C050606880300000000000000503FFFFFFFFFF07161FBFFFFE6003FE00019FF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F4407A19863001824000000000007FFFFFFFFFFC073602FFFFFF85FFFFFF003FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FA800BC151A00C40070";
defparam \mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "0000000007FFFFFFFFFFF83E3600FFFFFE67FFFFFFFC1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30E020020A2010000068000000007FFBFFFCFFFFFE7E7E02FFFFFE401FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010021229C0000006A00000000BFA4FDFFFFFFE3FF7E04FFFFFE407FFFFFFFC7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE00411C530000006280000001F83DB7FFFFFFE7FFFE01FFFFFC7F07FFFFFFE7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EB400182820201000639000000A2019BDDFFFFFF7F6FE02FFFFFE000FFFFFFFE3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDF0007002600900406006000007E01B";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N15
cyclonev_lcell_comb \vga_module|videoGen|r~68 (
// Equation(s):
// \vga_module|videoGen|r~68_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~68 .extended_lut = "off";
defparam \vga_module|videoGen|r~68 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \vga_module|videoGen|r~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \vga_module|videoGen|r~72 (
// Equation(s):
// \vga_module|videoGen|r~72_combout  = ( \vga_module|videoGen|r~69_combout  & ( \vga_module|videoGen|r~68_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\vga_module|videoGen|r~70_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\vga_module|videoGen|r~71_combout )))) ) ) ) # ( 
// !\vga_module|videoGen|r~69_combout  & ( \vga_module|videoGen|r~68_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\vga_module|videoGen|r~70_combout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\vga_module|videoGen|r~71_combout ))))) ) ) ) # ( \vga_module|videoGen|r~69_combout  & ( !\vga_module|videoGen|r~68_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\vga_module|videoGen|r~70_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\vga_module|videoGen|r~71_combout ))))) ) ) ) # ( 
// !\vga_module|videoGen|r~69_combout  & ( !\vga_module|videoGen|r~68_combout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\vga_module|videoGen|r~70_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\vga_module|videoGen|r~71_combout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\vga_module|videoGen|r~70_combout ),
	.datad(!\vga_module|videoGen|r~71_combout ),
	.datae(!\vga_module|videoGen|r~69_combout ),
	.dataf(!\vga_module|videoGen|r~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~72 .extended_lut = "off";
defparam \vga_module|videoGen|r~72 .lut_mask = 64'h041526378C9DAEBF;
defparam \vga_module|videoGen|r~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "02F1FFFFEC0FFFFF8000FFFBC0000FFFFFFFFFFE7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF065F00003F8070000028320483E002F3FFFFE407FFFF8000FFFAEFFFFFFFFFFFFFFF7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF067F800C8C0800001020000583E002E7FFFFE607FFFF8001FFFAFFFFFFFFFFE3FFFE7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF19FA800284400680C028100583C002E4FFFFF613FFFF8001FFFAFFFFFFFFFF000FFE7F97FFFFFFFFFFFFFFFFFFFFFFFFFFFF184F1000221030100028000583C003E4FFFFF73FFFFF8001FFF3FFFFFFFFFF0013FEFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFF088F881E1B8804010028000503C003E0FFFFFFBF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "FFFF8001FFF3FFFFFFFFFFE003FEFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00CF800002804B000200100703C003E1FFFFFF9FFFFF8000FFF7FFFFFFFFFFF803FEFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF021FCC02BF1980000060100503C003E1FFFFFFBFFFFF80007FF7FFFFFFFFFFFC03FCBE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F0402F360210A0028000702C001E1FFFFFF1FFFFF80003FF7DFFFFFFFFFFC03FDFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FEC804069010504000000F06C005E1FFFFFF1FFFFF00001FF7FFFFFFFFFFFE03FDFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF03805002478023001320700F02C005E1FFFFFFBFFFFF00001FF7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "88021FFFFFFE03FFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000206070002000020000F02C005E1FFFFFFFFFFFF00001FE71001FFFFFFFE03FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0300C200028002800024080906C005C1FFFFFFFFFFFF00003FE715F33FFFFFFE03FFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0302C204F160D20000A4000906C005C9FFFFFFFFFFFF00003FE70BF21FFFFFFE03FFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E2040001620430040040809068005CBFFFFFFFFFFFF00003FEB0C180FFFFFFE03FFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B80B011832020280014080C018007C7FFFFFFFFFFFF00003FEB07F00FFFFFFE";
defparam \mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "07FFF82FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F004001B8988DC801940802058005DFFFFFFFFFFFFF00003FEB01E007FFFFFE07F7F82FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E01401442D03180801C080A058007DFFFFFFFFFFFFF00003FCE000007FFFFFE03FFE027FFFFFFFFFFFFFFFFFFFFFFFFFFFF1C01C00647A818940010000A07800FCFFFFFFFFFFFFE00003FCE000003FFFFFE07DFC067FFFFFFFFFFFFFFFFFFFFFFFFFFFF08B8C00604A418200112001A07800DCFFFFFFFFFFFFE00007FCE000003FFFFFF07FF8067FFFFFFFFFFFFFFFFFFFFFFFFFFFF09B9840E62300180601C081A078009DEFFFFFFFFFFFE00003FCE000003FFFFFC07FF0077FFFF";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFF0101D00C2740002AA014001A078009DFFFFFFFFFFFFE00001FCE000003FFFFF80BFE0077FFFFFFFFFFFFFFFFFFFFFFFFFFFF00018002024800304412081A09800B9DFFFFFFFFFFFE00001FDE000001FFFFFB3FFF0077FFFFFFFFFFFFFFFFFFFFFFFFFFFF00605000888600A80010001E0D800B9DFFFFFFFFFFFE00001FDE000001FFFFE1FFFC0073FFFFFFFFFFFFFFFFFFFFFFFFFFFF0070C002A19210480002181E03800B9F7FFFFFFFFFFE00001F9E000001FFFF92FFE00073FFFFFFFFFFFFFFFFFFFFFFFFFFFF00F9400AA0A000400310081403800B937FFFFFFFFFFE00003F9F000001FFE09FFF000073FFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "FFFFFFFFFFFF00FC500E06E0004001F2181407000B93FFFFFFFFFFFE0000FF97800003FF807FFE800033FFFFFFFFFFFFFFFFFFFFFFFFFFFF004380059AE00068001008140D000B91FFFFFFFFFFFE0000FF97800007FFF9FFFE00003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007200717600048000A0C340D001BA1FFFFFFFFFFFE00000F97C000FFFFFFFFF000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000F4060660044408F238340B0013AFFFFFFFFFFFFC00000FBEC002E1FFFFFFC000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0008440144900010001A18140B00133FFFFFFFFFFFFC00000FAE4006FE3FFFFE0000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "0007C001001800448712081C0B00132FFFFFFFFFFFFC00004F204003FFFFFFF80000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0103A80602702000000C083C0B00133FFFFFFFFFFFF800000D7E000BFFFFFFC00000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF00E348002220103460F6083C0B00333FFFFFFFFFFFF800001D5C0002FFFFFF000000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF004340000000803C0102002C0F00113FFFFFFFFFFFF8000015580007FFFFFC000000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FA32672800080006082C0B00317FFFFFFFFFFFF0000015500003FFFFE0000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF000061E5052C";
defparam \mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00004002082C1A00317FFFFFFFFFFFE0000016700003FFFE000000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFF0062F9D15100208006E400281A00091FFFFFFFFFFFC0000016780003FFF8000000000019FFFFFFF3FFFFFFFFFFFFFFFFFFFF00C191341F084008004408281200030000002001FFF00000067C0003FF000001C0000019FFFFFFE7FFFFFFFFFFFFFFFFFFFF0183E2158748658CA0040C7808000000006C70005FF80FFFFC7F0003F800000E80000019FFFFFFDFFFFFFFFFFFFFFFFFFFFF00B3C2A03B60271800010C680000018603EFFE007FF00003F07FFC3FF000001080000019FFFFFFDFFFFFFFFFFFFFFFFFFFFF00FF410802C036B200200068";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF01FE0020132BCD0000120000B05800FC3FFE06FFFFFFF00FFFFFF7FFFFFFFFFC77F9FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FEC06C4B80300000730000A018007C1FFF030FFFFFF003FFFFF4FFFFFFFFF80FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01DB0030CEA3401200020000A01800BC01FEE387FFFF6007FFFFF4FFFFFFFFF81FF9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF032F0C204EC5800104100000A0B0059C3EFF1CFFFFFFDBFFFFFF000FFFFFFFF007FDFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0062C0206608158200080600A0F0004C3FFF0003FFFF8077FFFF00000FFFFFF003FCFFBFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "FFFFFFFF011F00063AA1100110500001A0B00095FFFC01FFFFFFE178FFFF0000001FFFE007FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF013E10031F80044000080001A03000FC00FFFFFFFFFFF37BFFFFFFE000003FE007FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FCE0C001EC0040844480001E0F000797FFF4FFFFFFFFFFAFFFF001FFF0003F00FFCFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00320C003A5070000240000160F001FC7FFFEFFFFFFFC8FBFFFF00001FFFC03F9FFE7D5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00320402070003800640000140F000793FFF45FFFFFFF8FBFFFF00000007FFCFFFFE7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0002";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "000200400C001840110141F00178FFFE01FFFFFFD9FBFFFFE7F0000027FF9FFEFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00821C04C4A015800000118141F001783FFF1FFFFFFFE5F67FFDFFFC07E0003FFCFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0002446C285AD0100620000141E001783FFFBFFFFFFFCDF47FFD40007FE0FE07FDFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFF038900196640DC00000C000241E00179FFFFFFFFFFFFC3F83FFD40000001FE3FFFEFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C646102F0000201428820341E001F9FFFFDFFFFFFFC1083FFDE03FC00000FBFFFE3FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007B124C9E803A60";
defparam \mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "01001002C1E001F9FFFF807FFFFFC0F07FF977FFFFFC000003FFF0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC12065D80235000281002C1E001F3FFFF803FFFFFC0017FF9FFFFFFFFFE00007FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF87C7880051E16C080028000281E000F3FFFFC43FFFFFC000FFF9FFFFFFFFFFFE0003FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F2EE221248800008028200281E000F1FFFFFC7FFFFF8000FFFBF3FFFFFFFFFFFC009FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F25000094000F000028300283E000F1FFFFC83FFFFF8000FFFBC00007FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C39C80618800CC00028300683E0";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "BFCFFFF8F7F0F400FFFFFE0F8007FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CE120B0200400040062006000260033B9CFFFE0E7F0F401FFFFFE600F801FFFF9FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5CA080C00080000000614003000600B3A88EFFC1EFC0D403FFFFFCDFFF1F003FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF959900046044042226400000680600172EC6FF80EFC1D403FFFFFD7FFFF7FE00FCFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF237880408401000020400000081E00772EE3FF00EFE1F407FFFFFFF3FFFFFDF007FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EEB00F32C00000400680000280C003716C3FE00FFE1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "FC07FFFFFFFEFFFFFFFFC07FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01804050D800881000600000280C00371203FC80FFE3FC03FFFFFC79FFFFFFFFAC7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF853FE0301A00008000438000280C003F3307F801FFF7FC03FFFFFEFDFFFFFFFF0F3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67C040202CA4010000600000000C003F37FFF81FFFFFF801FFFFFFFFFFFFFFFF0F3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03E6103C4040000600510000000C002F3FFFF8DFFFFFF801FFFFFFF9FFFFFFFF0F1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F01B28004000160051C000000C002F3FFFF8DFFFFFF800FFFFFDFB";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "FFFFFFFF079FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF037021E19000302200100000503C006F3FFFFC1FFFFFF800FFFFFD7FFFFFFFFF0F8FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE39C02C19080120030118000500C006E3FFFFEFFFFFFF800FFFFFDFFFFFFFFFF8FCFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFD1198B000888000100000500C003EFFFFFFFFFFFFF800FFFFF9FFFFFFFFFF9FCFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43F450E8B4680084001000001018007EFFFFCF7FFFFFF801FFFFFAFFFFFFFFFEFFC7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3F41060760C00400810A0001018007EFFFFFFFFFFFFF807FFFFFAF1FFFFFFFCFFE7";
defparam \mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF0C104866A00000005000005018007EFFFFCFFFFFFFF007FFFFFAF9FFFFFFFCFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF606120A3AA901800005020005018007EFFFF861FFFFFF007FFFFFAFFFFFFFFFDFFE3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0911020BE2000C0001020001018007EFFFF80FFFFFFF007FFFFFBFFFFFFFFFDFFF3FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDF8083115200000201000009018007E3FFE033FFFFFF00FFFFFFBFFFFFFFFFCF7F3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2F800107888000000500000B05800FC3F7E06FFFFFFF00BFFFFFFFFFFFFFFFC77F1FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \vga_module|videoGen|r~73 (
// Equation(s):
// \vga_module|videoGen|r~73_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a110~portadataout  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~73 .extended_lut = "off";
defparam \vga_module|videoGen|r~73 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \vga_module|videoGen|r~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "1000000000000000000000001F81DFFF000000FE000000000042F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF197FFBEE31A401011400000000000000000000001F86DFE200000086100000000083E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE05FC1E35B801006400000000000000000000001FFE8FE4000001DE000000000107C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2821F80007A60101C800000000000000000000003FE88FFC0000007600000000000F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BEFFC0020901000880000000003E000000000003FC77FF8000001F520000000020F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06E2D900A0C80501C00000000001";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "E0000000000037F1FFF80000003720000000047E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9343B94005AC51015800000000009000000000003635DFF0000000F72000000008FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC33E0CC03E0E070100000000000160000000000024B5DFF0000000F72000000010787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF491E0B003000010098000000000000000000000024C5DFE0000000352000000021F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E430020140C0100D8000000000000000000000039A5FFE0000000372000000022F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6105118000019180E80000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "236FFFC00000007720000000C7E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C6D140000700180880000000000000000000000626EDFC000000077200000008FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF103C70A02C20010088000000000000000000000065FECF8000000073200000003F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE20C803050010088002000000000000000000068DE1F8000000071200000063F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5DF930805C180D809000000000000000000000006ADE3F00000000F12000000D7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64B623A03E400100800000000007800000000000F0DE7E000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00F120000011F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FCF90011EB8500400000000000000000000000A3DEEC80000000F300000021F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFD00000810200500000000000000000000000419D9980000001F310000047E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFF8C03080000010000000000000000000000070067300000001F3100000CFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE093BA207A47018060000000000000000000000073B98E00000001F30000011F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FDFB0004981C380600010000000000000000000E7860B00000001FA0800027F";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F7D7100139E0080600010000000000000000000EF980B00000003FA080004FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C7F704040060408600010001000000000000000DDC00800000003FC040009FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C7C4000010F458C600010000000000000000000F7000A00000001FC040037F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE74C0000E0C02AC60000000000000000000000018000A00000001F8000067E17BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFD7C400440313C400000000000000000000000C0000800000001F802009FC3FDFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFF2FBFFC8001D8018C20000000000000000000000000001C00000001F022017F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7BFFF0021260104A0000000000000000000000000001C00000001F02206FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D7FFB000004E04240000000000000000000000000001800000001F0220FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43FF680042320A840000000000000000000000000001500000003F0220FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5BF66B0000000A660000800000000000000000000001600000001F0328FF03FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFAFFA01011F6008660000800000000000000000000001A00000003F0311DE06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFE8018E791E460000800000000000000000000001E00000003FA021BC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8602B01D0C600000800000000000000000000001A00000001EE014F85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFA80024650C620000800000000000000000000001A00000003FE05DE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0040070C1660000800000000000000000000000580000001F627BC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFF7EA001B610BA660000800000000000000000000000500000007F633381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020103860E620000800000000000000000000000500000003F61770BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0001104202620000800000000000000000000000500000003D632C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC000916C90400000800000000000000000000000500000007C60283BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC8002A7405420000800000000000000000000000700000007C42B03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FCBF8081858";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "602210000800000000000000000000000700000007C82216FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BF80033CAC0AB100008000000000000000000000007000000079C182FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BF4B00C63604320000000000000000000000000000600000007F60015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F3F000069C006320000000000000000000000000000500000007EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC792001B00214330000C0000000000C000100000000700000007E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BDE482055B871C900000C00";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000C000100000000700000007E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FD032001B08844900000C00000000008000000000000700000007E4002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20248F000B1C004D10000C00000000008C5AD00000000700000007CC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FEE8C00192A60E010000C00000000009640400000000700000007C8005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5740021C234E000000C0000000000930AC00000000700000007C8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9CB00048C0F400000C00000000008702";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "000000000F00000007C000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE7D4005ACC04C00013400000000008AC6C00000000F8000000FC2017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA04000102104810000400000000008006000000000F0000000FC602FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6031C00222060010000000000000008A20A00000001F0000000F808BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FC4200C75748C10000E00000000002000080000001B8000000F85EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01515009D860E000000E00000000000600080000001B80";
defparam \mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000F80FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE010D60225C022C00000600000000000001880000011E8000001F81DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF329D4005BE002400000600000000002C00880000051F8000001F85EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0078000420032400000600000000002F4C080000279F8000001F00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01182022B0000000000000000000002978A80000DF9F8000001F09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE680A8006861A2500000000000000004009080002EF9F8000001F07FFFF";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001800003C1004080100000000000049CD4800098E9F8000003F13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC020060244470C00000000000000000535460002487878000003F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0306A0248102440000000000000000510010001887078000003F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02090A3E2B8044000000000000000040005000C086078000003E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF986EC0368230844000000000000000056E790006087078000007E0FFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC267E21F00FC844000000000000000001E790016087078000007E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30201A13489040000000000000000015E4140060D6078000007E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE14FF00001804444000000000000000004F214065FFD878000007C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4744180188E20400000000000000000140C540307000FC000007C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC737FA08120144400000000000000000C08340000000FC00000FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFF827F68840142304000000000000000003005140000000FC00000F82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF013F84000C30304000000000000000001DDF3C00000007C00000F82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08D320240049384000000000000000002DFFBC00000007C00000F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00DFB9D0091C1040000000000000000029FA3800000007C00001F077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2403CB2000819040000000000000000029FFC800000007C00001F077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFF1C01FCB00351F040000000000000000028002800000007E00001F077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0009F090023A080000000000000000002800280000000FE00001F0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801940800338006000000000000000000A17C80000000FE00001E0FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E7F10019E103600000000000000000CEC9A00000007E00003E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C04DD8206CC202400000000000000000A558A00000007E00003E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48072480";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N27
cyclonev_lcell_comb \vga_module|videoGen|r~74 (
// Equation(s):
// \vga_module|videoGen|r~74_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~74 .extended_lut = "off";
defparam \vga_module|videoGen|r~74 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \vga_module|videoGen|r~74 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "000000FFC038FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000E7A0341C8FE57F07DFF7E00000000000000010018FFF00000000000FF073CFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000041C10200398BBFB01EFFF7F00000000000000000038FFF00000000001FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000C1E130401B8888BCD33FFFF000000000000000700387FF00000000000FFC07F1CFFFFFFFFFFFFFFFFFFFFFFFFC000000000240C810240D047DFEDBFFBFF000000000000000F00387FF0000000000000803F00FFFFFFFFFFFFFFFFFFFFFFFF8000000000001FA00001B0723FDCBBFF7F0000000000000000001C7FF80000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00FFFFFFFFFFFFFFFFFFFFFFF800000000000E30430061E4323738FFFBFF0000000000000000001EFFF800000000000000003F1FFFFFFFFFFFFFFFFFFFFFF80000000000F1380B0080EDF33F9BFBFFFF2000000000000003001FFFF80000000000000000FFFF1FFFFFFFFFFFFFFFFFFFF8000000000019F000410168037DF87FFFFF00000000000000FF001FFFF8000000000007000000001FFFFFFFFFFFFFFFFFFFE000000000008184C7E7C010D02F98FFFF7F000000000000063C001DFFF800000000000000003B1F1FFCFFFFFFFFFFFFFFFF400000000000878A3320C3F072979FFBFFFF4000000000000E000018FFF8000000000000000000001F780FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFE1E0000000000000FF8F6F100AE063DE1CFDFFFF0000000000000E03C000FFF8000000000000000000009FF88FF0FFFFFFFEF7F80000000000003F0109F91CE0085DCFF7BFFF0000000000000003C000FFF800000000000000001000DBFDDFFFFFFFFFFEE1FC000000000000E601A5F03DF08017FFDDFF7F00000000000001818008E1F80000000000000000000000008483E03FFFF80000000000000000FC0021F83D63982FF9FFFFFF00000000000011C18009E1F80000000000000000000000000000401E1FF80000000000000000704007F001F0000FA3FFF9FF0000000000001FC10018C3F80000000000000000000000000000001E7FF80000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "000000000000F00007E041A06037E0F9F8FF0001800000001FEF001803F80000000000000000000000000000603FFFF80000000000000000E00001F8234C12474D3FE17F0001800000000FFFC00003F800000000000000000000000000C0603FFFF00000000000000000C80002CC03F1E63FFAABF14F00008000000007FFC00C03FC000000000000000000000000000000003F600000000000000000E000004C43F8610FC4ABFBFF80000000000007F1C01C07FC000000000000000000000000000000000C000000000000000000C080017271E1912FB7FFF8FF0000000000000FF1C00887FC0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "038403DB339F90E7BFCD6000000000000000003EC07800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8D7061C00348F078B6FFFFCD4000000000000608003BF8F000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF887C00CC001C8FC1FF67FFFCD4000000000000018003FF0F000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0870003C000CE423FF77FFFCC4000000000000000003FE1F000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC807F00124903B7801E76FFFFED4000000000000000003FC3E00000000E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807C0009F003C06C3E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "7E7FFEFD0000000000000000003FC7E00000001F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00180003440B58673E7E7FFDEE8000000000000000003F07F00000001F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F00F20041802E676A3FAEFFFFEE8000000000000000003E0FF0000000191FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000E001FC01376CC3DB877FFCE0000000000000000003C0FF0000000091FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80076003FE01EE0DC3F3EFFCFCE0000000000000000003CFFF00000001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000E00079F1016232BF62FFFCFE0000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "000000000000001FFFF0000000181FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800F8007BC982A3201E7873FFFE8000000000000000001FFFF0000000180FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000012003BC302302E4F98F7CFFEC000000000000010001E3FF0000000183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE000000FE00DB3800E4898ECDEFFFFEC000000000000000001E3FF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C0000009A005E0041AB31BF0D19FFFEC000000000000000001E1FF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800000072003E8007F063F7191EEFFEC000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "001F1FF00000001FFFFCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006180C80583A9B05C7C7FFECE0000000000000007001EFFF0000000080FF03E7EFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E3A0BF8003311A7E1C7FFFCE400000000000000F001CFFF00000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000030F0E84003B59ABDDFFBFFCEC00000000000000E000CFFF00000000000FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000200B4060C09803FFCC7F9FDE40000000000000080000FFF00000000000FFE03FFFFF7FFFFFFFFFFFFFFFFFFFFFFE000000000006126241F8365FC47FFFFE000000000000000000007FF00000";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "0020302000000000000000000E61CA00000007E00003C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200192E00408C02000000000000000000EEF0E00000007F00003C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2001FF9A0140406000000000000000000DCF3E40000003F0000782FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12C1F1500088007000000000000000001FFFFC00000003F0000785FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C011CC032C3038000000000000000010003E60000003F8000F8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001189B2066CC0380000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "0000000000001FFFFE60000043F8000F8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000B98003C4803000000000000000000F1FFE32080042F8000F0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80002F0003CD483000000000000000000E1FFE720C1042F8003F14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08021C4608C3802C00000000200000000FFFFC7306182078003FB2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50071410005300280000000820000000000000F187180578003FACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE017FE8005B208300000000C30000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "000007F8050E15F800FF66FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00EF98C002380300000000C3000000003FF0FE8058F00BC1F81CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF823FAC000B0980680000000E3000000003FF07E8204F10B7F803D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00E78DC0036C78200000000E1000000003FF07CC30C60785FC0277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17FE016203F74C22001000021000000003FF07F8338380E0B0021AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF847DEEA001B80C08003800011800000003FF07FC13C0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "4980F0019BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFE3C4A02A00000003E00011800000003FF87FC086FC8A9C0057EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F80BC000A32010003E00001800000001FF87FC09EFD04C700C49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70500FC904032010007F80021100000003FFA7FE0FBFD03C00040039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E4000800390661000FF98060900000003FFE7FE0E3FD21600020039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF070067EC0393045001FFDF878800000003FFF7FF031FD00600400039";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47003EC001906270003FEFFF0C80000007FFB7FF055FE20838000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD30030C0F1C2325000BEFCFFF40000003FFFBFBE007FA260C0010039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20010C06001805830FFFFFF9C000003FFFF73FF0133A30104010039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA00138841659868305FFBFF840001FFFFFEF7FF409AE8E000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03800700435C0160701BEBF88200FFFFFFFDF3FF404007000001803D7FFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F804D6E0340102040DF6FF82403BFFFFFDFFC70202019E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8032B002C0C168000FEEF8FA0CF07FFF9E7C0010120FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F8189C1A2C0704800DF9BF9DE01C0383FF07C041800FFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F8010170108A550701FDBFA1D19C0100FE07D0C0403DFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F007E0582D28870003FFFF9FC80F0000F849E4C033F03F0000000FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFF0E00030083CB40A4C83FEDF9F8302E001C783BFC001C01F00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800430303CF5C44CC4FEFFDF800FFFFEFFFE5F8003000E00000003F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A00AB2403C0603C7877FFFDE000000000000080003F00E00000003F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100102A181D1213E117EFFFDC000000000000000003E1CE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78033A4000E2503783F9FFFC8000000000000000003F1FE00004001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFC1F001001B0107EFFFDFFFC3000000000000000003FDFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01E610003B001DED3FF7FFD6000000000000180003FDFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF643B68010585103B31FFEFFD60000000000001C0003FFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE47EBBD001183C3F7B7FFFFC60000000000001C0003FDFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7C643503C4341FF8FFBFDD60000000000001C0003FC07800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3728";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N51
cyclonev_lcell_comb \vga_module|videoGen|r~75 (
// Equation(s):
// \vga_module|videoGen|r~75_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~75 .extended_lut = "off";
defparam \vga_module|videoGen|r~75 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \vga_module|videoGen|r~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \vga_module|videoGen|r~76 (
// Equation(s):
// \vga_module|videoGen|r~76_combout  = ( \vga_module|videoGen|r~74_combout  & ( \vga_module|videoGen|r~75_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\vga_module|videoGen|r~73_combout ) ) ) ) # ( 
// !\vga_module|videoGen|r~74_combout  & ( \vga_module|videoGen|r~75_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\vga_module|videoGen|r~73_combout ))) ) ) ) # ( \vga_module|videoGen|r~74_combout  & ( !\vga_module|videoGen|r~75_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((\vga_module|videoGen|r~73_combout ))) ) ) ) # ( !\vga_module|videoGen|r~74_combout  & ( !\vga_module|videoGen|r~75_combout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & \vga_module|videoGen|r~73_combout ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga_module|videoGen|r~73_combout ),
	.datae(!\vga_module|videoGen|r~74_combout ),
	.dataf(!\vga_module|videoGen|r~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~76 .extended_lut = "off";
defparam \vga_module|videoGen|r~76 .lut_mask = 64'h0055227788DDAAFF;
defparam \vga_module|videoGen|r~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N54
cyclonev_lcell_comb \vga_module|videoGen|r~77 (
// Equation(s):
// \vga_module|videoGen|r~77_combout  = ( \vga_module|videoGen|always0~0_combout  & ( \vga_module|videoGen|r~76_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & ((!\vga_module|videoGen|r~1_combout ) # 
// ((\vga_module|videoGen|r~67_combout )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~72_combout )))) ) ) ) # ( \vga_module|videoGen|always0~0_combout  & ( !\vga_module|videoGen|r~76_combout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (\vga_module|videoGen|r~1_combout  & (\vga_module|videoGen|r~67_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & (((\vga_module|videoGen|r~72_combout )))) ) 
// ) )

	.dataa(!\vga_module|videoGen|r~1_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\vga_module|videoGen|r~67_combout ),
	.datad(!\vga_module|videoGen|r~72_combout ),
	.datae(!\vga_module|videoGen|always0~0_combout ),
	.dataf(!\vga_module|videoGen|r~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~77 .extended_lut = "off";
defparam \vga_module|videoGen|r~77 .lut_mask = 64'h0000043700008CBF;
defparam \vga_module|videoGen|r~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N51
cyclonev_lcell_comb \vga_module|videoGen|r[6]~feeder (
// Equation(s):
// \vga_module|videoGen|r[6]~feeder_combout  = \vga_module|videoGen|r~77_combout 

	.dataa(gnd),
	.datab(!\vga_module|videoGen|r~77_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r[6]~feeder .extended_lut = "off";
defparam \vga_module|videoGen|r[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga_module|videoGen|r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N53
dffeas \vga_module|videoGen|r[6] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[6] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7259w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FCBE17018000000001FFFFFFFFFFFFFFFEFFE7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFDFFC67440000000000FFFFFFFFFFFFFFFFFFC7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E1FFFBFE47773000000000FFFFFFFFFFFFFFF8FFC7800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBF3FFFDBF2FB82000000000FFFFFFFFFFFFFFF0FFC7800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFE4F8FC000000000FFFFFFFFFFFFFFFFFFE38007FFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1CFBCFF9E1FCFC000000000FFFFFFFFFFFFFFFFFFE10007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EC7F4FF7F1E0C8000000000DFFFFFFFFFFFFFFCFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60FFFBFFE1FFC8000000000FFFFFFFFFFFFFF00FFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E0338183E6FEFD000000000FFFFFFFFFFFFF9C3FFE20007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7805C01F3C0F8D0000000000FFFFFFFFFFFFF1FFFFE70007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFF0000000FF71F9C0000000000FFFFFFFFFFFFF1FC3FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000006E31FF78000000000FFFFFFFFFFFFFFFC3FFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000FC20F7FC000000000FFFFFFFFFFFFFE7E7FF71E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007C21C67C000000000FFFFFFFFFFFFEE3E7FF61E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8020000FFE0FFFE000000000FFFFFFFFFFFFE03EFFE73C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFF0000001FBE1F9FC000000000FFFE7FFFFFFFE010FFE7FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007DC33ED8000000000FFFE7FFFFFFFF0003FFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FC0E19C000000000FFFF7FFFFFFFF8003FF3FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000039C079EC0000000007FFFFFFFFFFFF80E3FE3F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000D8E1E4EC000000000FFFFFFFFFFFFF00E3FF77803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7286w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3800003FFE6F9DA000000003880000000000000003A01FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C00003F0E3DCDA0000000038C0000000000004101805F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C00003F9FFE7FA000000003F400000000008FFF80CC5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34000077BE9E679000000003FC00000000418FFF806517FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFBCBFFE9000000007FC00000000438FFF803FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000009FFCBFEFD000000007DA000000006183FFC01FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100001CFFD3F3ED00000000704000000006183FFE00FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FE7D3F8F900000000600000000000F83FBE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FEFFCF75A8800000007E2000038001F82F3F8000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FBFC3F77C800000007FF000000007B61B3FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF00000FFFC3FBF4800000007FFC01C000387C403FFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFCFC3FA38800000003FFFF000010001A07FFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007CFBFC3F9FC000000003FFFFFFFFFFFFFF7FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FC7E7E2EDEC000000003FFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000C43FFF1FAFC000000003FFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFF0000FFFFFE5FEFC000000003CFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20001FFFFC4FFE60000000039FFFFFFFFFFFFE7FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800407FFFE7A6FC0000000039FFFFFFFFFFFFE3FFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000042FFEFFC3C0000000039FFFFFFFFFFFFE3FFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003CEFC3BCBE0000000039FFFFFFFFFFFFE3FFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8010";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7296w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFDFCFC000000000000000001CF39C000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE61FFF9F73FC000000000000000001C079C000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE007DFEFFBF8000000000000000001E3FFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED3E00FFFF77FF8000000000000000000FFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F003FFCF3CFC000000000000000000FFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF067DF9B33FC00000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF067FFC3B7FC0000000000000000000E00000000001000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF80FFFC32FFC0000000000000000001E00000000001000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD83BFFF3C7FC00000000000000000000000000000018000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFF88BFFFFACFFC00000000000000000000000000000208000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE8817FFE4DFFC00000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000820020800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF0007FFFFC7FC0000000000000000000000010420010C0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DC003FFFCF67FC00000000000000000000000104380004807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFCF387C00000000000000000000000302300007A03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000FFFC08B3C000000004000000000000000010007F1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B80107FFE67F3E0000000060000000000000000083F";
defparam \mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "BE7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8100003DFD7FFFE000000006000000000000000007903F763FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E00043FFF5CDFE000000007000000000000000006102FB38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F800036FFFCDFE000000007080000000000000006402FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC180007FFC7F99E000000003080000000000000007C02FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFC6CFBA000000003080000000000000007E02FF9FFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7276w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "007FFC27CC60000000039FFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080003FFCB70F8000000003BFFFFFFFFFFFF9F7FFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFE3F03E000000003BFFFFFFFFFFFFFE7FFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF39BDE000000003BFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001BEFC587FE000000003BFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFC3F93C0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000003FFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003BF0A798C000000001FFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FD19895C000000001FFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFC8933C000000001FFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0800001FFC1F23C000000001FFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFE9DCD4000000001FFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003E7C5CDFE000000001FFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6C00003CFCCFD1B000000001FFFFFFFFFFFFFFEFFFE1C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFE1BF63000000001FFFFFFFFFFFFFFFFFFE1C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF640001FFBE5CCE0000000001FFFFFFFFFFFFFFFFFFE1E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C0001FFF80F9C2000000001FFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFE0E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E0007FA7C564FA000000001FFFFFFFFFFFFFFF8FFE1000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FC0007FFCCEE58000000001FFFFFFFFFFFFFFF0FFE3000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE017FFFC4E650000000001FFFFFFFFFFFFFFF1FFF3000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F9F3F67FC0000000001FFFFFFFFFFFFFFF7FFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80D9DBE07C98000000001FFFFFFFFFFFFFFFFFFFF800FFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N21
cyclonev_lcell_comb \vga_module|videoGen|r~86 (
// Equation(s):
// \vga_module|videoGen|r~86_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) ) # ( 
// \mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~86 .extended_lut = "off";
defparam \vga_module|videoGen|r~86 .lut_mask = 64'h207025752A7A2F7F;
defparam \vga_module|videoGen|r~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7316w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "9F8020000000000000000000000000001000000000340C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFF353F002000000000000000000000000000100000000064001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFF3FC9F80000000000000000000000000000010000000000C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFF9E3FF80000000000000000000000000000010000000001C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87DFFFCFFDF8000000000000000003FFFE000000010000000001C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FDFFAE678F8000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "000000007FFFE000000010000000001C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFFE4E77F8000000000000000007FFFF000000010000000001C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF4E3FF80000000000000000073E06000000010000000003C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFE6D59F800000000000000000638E7000000010000000003C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFDDB800000000000000000603C7000000010000000003C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFCFFFB73F80000000000000000078FD";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "F000000010000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFEFFFE533F80000000000000000070007000000010000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFBFFFEFDEF80000000000000000073CE7000000010000000003C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFCFBFFDDDF9C0000000000000000071C07000000000000000007E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFE3DFFFCA8B4000000000000000007FFFF000000000000000007E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFEFFE679F0000000000000000007FFFF00000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFE3FDC000000000000000007FFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFE6FFFA41FFC0000000000000000070007000000200000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFDFFCC000000000000000007E30700000180000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFE7FFFF4FFFC000000000000000007007F00000200000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0197F7FFFF79E5C000000000000000003FFEF00001100000000000FBFFFF";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7306w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFC3EFC000000000000000003006300006710000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFDBFB8F00000000000000000039E3380018780800000000F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFF9DFDB7EFF80000000000000000038F8780060788800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FDF6FC1BDC7F8000000000000000003FFFF80060798800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF067903FCFFFCF78000000000000000003FFFF800C0788800000001FFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF03D981FFFFF0378000000000000000003E187800C0788800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01CF9FFFFCB76F80000000000000000038033800C0398800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EB00FFFFE7FBF80000000000000000039E73800E0020800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B8BBFFFFF71DF80000000000000000038003807F8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF238C805FFEDFEB8000000000000000003FFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFF7D8017FFFEBDCF8000000000000000001C00380000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC07BFFFFFFCF80000000000000000038FF980000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72CDFDFFFF6C78000000000000000001800180000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20062FFE63EF8000000000000000001E05FC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFC04FFFF6E6F8000000000000000001E003C000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFE3FE007FFCEE0F8000000000000000001CFF9C000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6007FFDE7FFC000000000000000001CFF9C000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE6007FFCC7FFC000000000000000001C003C000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFE61FFC000000000000000001FFF7C000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3F8007DF973DFC000000000000000001CF81C000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7F8C07F";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7336w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "EC0000000000000000000000007E0000000000000FFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFCC1CE7BFE00E80000000000000000000000007F001C000000000FFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31FFFFFFCA47FE019800000000000000000000000001F018000000001FFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91FFFFFFF859FE0030000000000000000000000000107000000000001FFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFBFFFF7FEF00700000000000000000000000003E0000000000021FFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDF37FA00380000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "000000000000080E0000000000001FFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFFFFFFFA53BE00A00000000001E00000000000080E2000000000001FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CFFF37FC1F1F800F80000000000800000000000180E2000000000001FFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0FFF7FFCFBFFE00600000000000000000000000183E2000000000021FFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1FFFFFFEFB3FE00200000000000000000000000007E0000000000001FFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFEEFFFFFFE7E00100000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00FE0000000000001FFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFCFFE0070000000000000000000000001FF0000000000001FFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC39FDFD3CFFE0070000000000000000000000003FF0000000000001FFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01DFFFFCFAFFE0070000000000000000000000007FFC000000000021FFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8006FF7FE3E7F20060000000000000000000000007FFC000000000021FFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9803DFFFC1BFFE007000000000000000000000000FFF80000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00021FFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0307FFEE147A003000000000000000000000005FFF1000000000001FFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6006FFFFF7EFF002000000000000000000000003E7E6000000000000FFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFCFFFFF006000000000000000000000000FF98000000000000FFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F0077FFC5F8FE0000000000000000000000000000460000000000000FFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80004FFFE67E3C000000000000000000000000001FF800000000000007FFFC00";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7326w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0808FFFEC61FF000000000000000000000000001FE000000000000007FFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8380CFBFFFF9FF000000000000000000000000003E0000000000000003FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8383BFFFFEF0BE00000000000000000000000000380000000000000003FFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01833FFFF3F3FF00000000000000000000000000E00000000000000003FF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00383BFFB3FCE00000000000000000000000000000000000000000001FF0001FFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFC000037FFE27FE00400000000000000000000000000000000000000801FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400003FFFED9FE00400000000000000000000000000000000000000801F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFB1F84000000000000000000000000000000000000000801F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFBDCDF04000000000000000000000000000000000000000801F0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80019FFFFFFFF0000000000000000000000000000000000000000080170007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFC001FEFFE09FF00000000000000000000000000000000000000000800E200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFF186F80000000000000000000000000000000000000000001E401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFCFE2F00000000000000000000000000000000000000001003F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0077FFDF9AF00000000000000000000000000000000000000000003E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFBFF8F380000000000000000000000000000010000000000003C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFF81DFFEC9EF700000000000000000000000000000010000000000007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFEFC79F00000000000000000000000000000010000000001823807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFEEFBDF8000000000000000000000000000001000000000380700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFEF9378200000000000000000000000000001000000000380701FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFD78BF8200000000000000000000000000001000000000380607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFE7A7";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N0
cyclonev_lcell_comb \vga_module|videoGen|r~85 (
// Equation(s):
// \vga_module|videoGen|r~85_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~85 .extended_lut = "off";
defparam \vga_module|videoGen|r~85 .lut_mask = 64'h04C407C734F437F7;
defparam \vga_module|videoGen|r~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7421w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF0001FFFFECD432FFFFCFFFFF400000000000000000000FF00000080000000003880000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001BFF3F47FCFFFFF8FFFFF400000000000000000000FFC00000B0000000007F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004FFCF315CFFEDFFCDFFFF400000400000000000009FF800000B0000000007E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000F3DFB13A7FFFFFCFFFFF4000006000000000000004000000FFF00000000FF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001BFFF99FFEA7FFFC7FFFF400000300000000000007FF80000FFFFF000000FFC00007FFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "FFFFFFFF0000FFF9C55E6FFEEF8FFFFE400000080000000000003EFF0000FFFFFFE0001FF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001EFFCE07FFBBFFFC7FFFE400000000000000000000CFC0000001FFFFFC01FF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001F3FFE13FFBFFBF87FFFE0000008000000000000000FD0000FFE000FFFC0FF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001F3FFC1AF8FFFFD8FFFFE8000000000000000000007FC0000FFFFE0003FC06000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FBFDF8FFFC7FF98FFFFE8000008000000000000007FC0000FFFFFFF800300000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "FFFDFFBFF3FFE78FFFFE8000008000000000000006FC0000000FFFFFD8006000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FBFF3B5FEA7FFFCFFFFE8000008000000000000000F980000000001FFFC00300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001BBC3D7ED2FEFF9CFFFFE8000008000000000000030FB80008000000001F80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFE7D9BF23FFFFC3FFFD800000800000000000003CF7C0008000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000F9EFD0FFFFDFEFC7FDFC800000000000000000003EF7C0001FC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FDF3617FDDBF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "FECFFFFD000000000000000000003F0F80008800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FDF9A27FDCBFFFC7FFFD000000000000000000003FFE80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000077FFAE1E93FFFFC7FFFD000001000000000000003FFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00009DFEDB77FFFF7FC7FFFD000001000000000000007FFF00000C00000000000000600FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFEBFFF0FFFFC7FFFD000001000000000000007FFF00003FFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000077FFE7FFFF3FFFC7FFF90000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7411w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "01000000000000007FFF00003FFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFC07F8FFFFFC7FDFB000001000000000000007FFF00011000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FF3F3F7FFFFEFC7FFFA000001000000000000007FFE000100000000001C0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00047FFDFBBFF97F3FC7FFFA000001000000000000007FFE00010000000000FFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFDDEFCFEFFFC7FFFA000000000000000000007FFE00000000000000FFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000077E7E477FBFFFFC7FFFA0000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00007FFE000000000000001FFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFF7FFCFFFDE7FFF8000000000000000000007FFF0000000000000007FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000073FDD0E67FFFFF87FFFA000000000000000000007FFF8000000000000003FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007BFD989FDEF7FFC7FFF8000002000000000000007FFFC000200000000003FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFF96FEFAFBFE7FFF000000200000000000000FFFFE000000000000001FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFDF87FDCFFECC7FFF000000200000000000000FFFFE000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "07FDE0000001FC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007DF9F8FFFDFFFFC7FFF000000200000000000000FFFFE0000FFE00000001FC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003DFFFD7FFF7FFFC3FFF600000200000000000000FFFFC0000FFC00000001FC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003DFFCE9F2DFFFF43FFF600000200000000000000FFFFC00007FC00000001FC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE9DFBCFFBFE3FFF600000200000000000000FFFFC00403E000000001FC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004FFE7CDFFFD7FFE3FFF200000000000000000000FFFFC004000000000001";
defparam \mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "F800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFE6767723FFE63FFFC00000200000000000000FFFFC004000000000001F800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFBBD2FCE7F7FE3FFF400000000000000000000FFFFC000000000000001FC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FF9B877E76BFFE3FFF400000000000000000001FFFFC000000000000001F800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFB5BE7DFFEE1FFE400000200000000000001FFFF8000000000000001F800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003BF3FDCFFE7F9FE3FFE400000600000000000001FFFFC000000000000003F800000FFFFF";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7401w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFF00003FF3F8BFFFD5DFE3FFE400000600000000000001FFFFE000000000000007F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFDFDB7FFC7BBE1FFE400000400000000000001FFFFE000000000000007C000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00002FFF7E79FF57FFE3FFE000000400000000000001FFFFE00000000000001E0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFF7E6DEFB7FFF1FFE000000400000000000001FFFFE00000000000007C0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FF77F7FFFBFFCE3FFE800000400000000000001FFFFC000000000001FE00000000FFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFFFFFFFFFFF00002FF1F91FFFBFFE01FFE800000400000000000001FFFF0008000000007F800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFBE51FFF97FFE3FFE800000400000000000001FFFF000800000000060000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FF8F89FFFB7FFF1FFC800000400000000000001FFFFF00800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000BFFF99FFBBFF701FFC800000C00000000000003FFFFF0010001FE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00003BFFB96FFFEFFFE1FFE800000C00000000000003FFFFF0118001FFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00003FF8FFE7FFBB78E1FFE000000C00000000000003FFFFB01F80040000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FF9FD8FDFFFFFF1FFC000000C00000000000007FFFFF20000040000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000037FFDDDFEFCF9F01FFC000000C00000000000007FFFFE22000050000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFF7FC3FEF1FFD000000E00000000000007FFFFEA2000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FCFF8D7FFF7FFF1FFD000000E0000000000000FFFFFEA2000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00009E1BFAD3";
defparam \mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "FFFFBFF1FFD000000E0000000000001FFFFFE80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000060EEEFFDF7FF911FFD00000060000000000003FFFFFE80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000E0BE0F7BFF7FFB1FFD00000000000000000000FFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00001DFA78B79A73DFF1FF8002000000000000000007F000000000000000000100000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00003DFFCC9FD8EFFFF0FF900200000000000000000FFFFC000000000000000F00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFD3FC96DFFD1FF90";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7431w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000003FF000001F0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE31EDF8FDFFBFFFBFF9FFF800000000C00000000000003FE0000019FF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37F7FBFFF7FFFFFFF9FFFFC0000000C00000000000003FC0000032000E0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE267FFFFDFBFFBFFF99FFFFF9000000800000000000003FC000002800008000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFF7BFFFFFFDF9FFFFFF000000800000000000003F80000000C0000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF014FFCFD3FFFFFFFF97FFFFD0000008000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "03F8000000010000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFEF27FF7FFFFF9FFFFFD000000800000000000003FC000003860000000070003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C01FCFE5FFFF7FFF9FFFFFD000000000000000000003FC0000010200000000F0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFDFF3DBFEFFFF9FFFFFF000000000000000000007FE0000000000000000F0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19EFC3BFBFFFFFFF8FFFFFF000001000000000000007FE0000000600000000F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FE4D7FFBFFFFFFF8FFFFFF000001000000000000007FF00000204";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF0FE6FFFCFFFFFCFFFFFA000001000000000000007FF0000028000000000F00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C63F1FE6F7FEDFFFFCFFFFFA000001000000000000007FF0000020000000000700007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6703FFE74FFF777FFFCFFFFFA000000000000000000007FF0000060000000000600007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF380BBFF74BB7FF7BFFCFFFFFE000000000000000000007FE0000050000000001000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C0BFFFF89F3FFFFFFCFFFFFE000000000000000000007F80000050E000000030000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F3FFF7995FFFFFFF8FFFFFA00000000000000000000FF80000050600000003000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FDFDC576FE7FFFF8FFFFFA00000000000000000000FF80000050000000002000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FEFDF41DFFF3FFFCFFFFFE00000000000000000000FF80000040000000002000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFCFEADFFFFFDFCFFFFF600000000000000000000FF00000040000000003080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0107FFEF8757FFFFFF8FFFFF400000000000000000000FF40000000000000003880000FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N36
cyclonev_lcell_comb \vga_module|videoGen|r~84 (
// Equation(s):
// \vga_module|videoGen|r~84_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \mem|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~84 .extended_lut = "off";
defparam \vga_module|videoGen|r~84 .lut_mask = 64'h0434C4F40737C7F7;
defparam \vga_module|videoGen|r~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N48
cyclonev_lcell_comb \vga_module|videoGen|r~87 (
// Equation(s):
// \vga_module|videoGen|r~87_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( \vga_module|videoGen|r~84_combout  ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\vga_module|videoGen|r~86_combout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\vga_module|videoGen|r~85_combout ))) ) )

	.dataa(!\vga_module|videoGen|r~86_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\vga_module|videoGen|r~85_combout ),
	.datad(!\vga_module|videoGen|r~84_combout ),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~87 .extended_lut = "off";
defparam \vga_module|videoGen|r~87 .lut_mask = 64'h4747474700FF00FF;
defparam \vga_module|videoGen|r~87 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7381w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF01801FFCFF7FFF01C3FFF03FFFFFFFFFF003000000040000E00000000003FC4FFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF01B84FFC7F7FF00307FF803FFFFFFFFFFE0100000004000060000000000F00007E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF03FE07DCFFAFF0060FFFFFFFFFFFFFFFFE010000000C000000000000000E000008000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF02E705DE7BFFF8041FFFFFFFFFFFFFF81E010000000C000000000000001C000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00219FFE7FFFFC041FFFFFFFFFFFFF803E010000005C0000000000000010000000000003FFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "FFFFFFFFFFFFFFFF0000F7FFDDEFF8041FFFFFFFFFFFFC003E01000000580000000000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000876FFFFBFF8041FFFFFFFFFFFFE003E03000003F80000000000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFFF019F1FFFF7BFF8041FFFFFFFFFFFFFC03C06008007F00000000000000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF03FDBF7CB73FF8061FFFFFFFFFFFFFF8380C008007F00000000000000000000001C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000EFFFCB3B7F0020FE03FFFFFFFCFFFF01D00800FE00000000000000000000001C00003FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "FFFF007F05FEBFDFF00107C003FFFFFFF9FFE03800003FC00000000000000000000001C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF03FE83FC9FFFF00081C003FFFE8FFFFF80F800007FC00000000000000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF19C1A7FEDC5FF00000F007FFFC00FFFE03F00000FF800000000000000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF1F90DCF6FFFFF000003C1FFFF8001FF80FC00001FF800000000000000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFF1E80FFF2FEFFF0000007BFFFF00403801F000003FF000000000000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF87467FC0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "F99FF0000000FFFFE3FE7C00FC00000FFF80000000000000000000000000004BFFFFFFFFFFFFFFFFFFFFFFFFFFFF841F1F807FDFF000004007FFEBFF800FF000003FFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF1E7A0AC67F0FF00000080003FF00007FC000007FFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE79FFE7F87F0000002FC0000001FFF800001FFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FDFFBF7BC7F000000027FDFEEFFFC0000007FFFFC00000000000000100000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7BE7F0000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7391w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "0200000000000000001FFFFFE00000000000001F00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00007BFFCC7F80FFDF30FF8000000000000000000FFFFFFFC00000000000001E00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000ECFBEC27907EFFF0FFE000000000000000001FFFEFEFE00000000000001E00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FDF8ACFFC06BEFF0FFA000000000000000001F3FFFEFE00000000000003C00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00067FF8C67FC06BCCF0FFA000000000000000001F07FFEFE00000000000007C00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FBFEC1FF80E3FCF0FE20000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00001F01FFEFF8000000000001C000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FF920A7C3A9D750FC6000000000000000000CC07FEFE700000000001E0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000F86FF643FC0A9BE60F88000000000000000000F001FFFFC0000000003FE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00078FFE6CFFC13FF860F0400000000000000000038007FFF800000007FFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFC83FFC37DBF0E0C00000000000000000018003FFF600000007FFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFE05FFCB3CFF0E0000000000000000000008001FF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "F800000003FFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFDCC0FF8FBF7F00003FFFFF00000000000000000FFF800000001FF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000004FFDEAFFCBBFF3003FFFF007FC0000000000000007FF4000000C0F8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFBC3FFB3FFE007FFFFFE00010000000000000003FF0000000E040000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFF43FF07BE807FFFFFFFFE000000000000000003FF00000007000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00011FFDFD5FF838C03FFFFFFFFFFF80000000000000101FF00000001000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFCBF5FF0BD01FFFFFFFFFFFFF80000000000000007E000000000000001F0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0001F7FCFE4FF07C07FFFFFFFFFFFFFF0060000000000007E00000000000001FF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000039FFFC7FF0101F1FFFFFFFFFFFFFE038000000040003E0000000000000FFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFF7FF2803C7FFFFEFF803FFFF014000000040003E0000000000007FFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00F03DFCFD7FF000F1FFFC7FFFC1FFFFF816000000040001E000000000003FFFFC000003";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7371w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "0008BEFFFE00000003FFFFC001800000000003800001E0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFA7F00000000000000000000000F0FFFFC007000000000003F000FFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBBFF00000000000000000000007FFFFFFE01F000000000007FFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E1FFFF9EFF0000000000000000000000FFFBFFFE0FF80000000000FFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE38F6FEF7CFF000000000000000000000FDFFEFFFF1FF00000000001FFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFE7B3BF0000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "0FFFFFFBFFFFFE01C00000001FFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFF7FC3F0000000000000000000BFFFFFFDFFFFFC07C00000007FFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3FFEFF7FD7F000000000000000000677FFFFFE7FFFF01FE00000007FFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFEFDCDF8000000000000000021FFFFFFFF9FFFE07FF00000007FFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF3E7F80FFFFC4F800000000000000000FFFFFFFFFCFFFC0FFF80000007FFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF507800000000000007C03FFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "81FFFC0000007FFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFD007800000000000007C4FFFFFFFFFFFFFF07FFFC0000003FFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0607FFFFD80F80C000000000007E5FFFFFFFFFFFFFE0FFFF80000003FFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80703BFFFDB07807000000000007C1FFFFFFFFFFFFFC1FFFF80000003FFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF801C277FF3B87802600000000007C1FFFFFFFFFFFFF03FFFF80000001FFF86000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFEFFF1EAC7C013C0000000007C0001FFFFFFFFFF07FFFF8000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "1FF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FC3FFFFFDF7804E70001800007C0003FFFFFFFFFE0FFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C3FFFFBC97C06FE0021800007C0003FFFFFFFFFC0FFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F3FFBFF79CA6C07FA0061800003C0003FFFFFFFFF81FFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E3F7FFFFDC8F804FF0020000003800003FFFFFFFF03FFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B8F0FFFEF9DFC031F0000000002000003FFFFFFFE03FFFFC0000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7360w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C02DFFFFC5E8073F00000000000000007BFFFFF807E07FC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00E03EFFD1D07807FF0000000000000000001FFFC007C13F80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F9EEFFFD90F8073E0000000000000000003FFC000FD3BF9000000000000000000E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F0E7FFFDBCF8013E0000000000000000003F80001F3C3FB000000000000000007E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E1FFFFF7F6FC03FE0000000000000000000000001F800F300000000000000003FC003FFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFE7E77FFF36E3C402DE0000000000000000010000003FC01FE0000000000000001FFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8BFCFFF9D8370023E0000000000000000000000003FE09EC000000000000000FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC11B7FFFDDC3F8023E0000000000000000000000007E7E1C8000000000000007FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF7FFFDFCBFC03FC0000000000000000000000007F4E78000000000000007FFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFBF9FBF7ACC007E000000000000000000000000FF80E800000000000003FFFFFC007FFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFF42E3FBCF8DEFEC00FC000000000000000000000000FF9FC00000000000001FFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFF5FBE3BF801FC000000000000000000000000FAFF90000000000001FFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFF8C7C002C000000000000000000000001FC7C0080000000001FFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF9FFCDCFFC01F8000000000000000000000001F010018000000000FFFFFFFFF8017FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FCF9FFC017C000000000000000000000001A000030000000007FFFFFFFFF0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFF387FE01BC0000000000000000000000000000060000000007FFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFEFFF3EFFC011C0000000000000000000000000020000000000007FFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06FFFFFF9738FC011C0000000000000000000000000020000000000007FFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB8FED7FE00F80000000000000000000000000480000000000007FFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF3B8FED77E00CC000000000000000000000000000000000000000FFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFF80FFCFFE00";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N12
cyclonev_lcell_comb \vga_module|videoGen|r~78 (
// Equation(s):
// \vga_module|videoGen|r~78_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \mem|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) ) # ( 
// \mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & (\mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\mem|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ))))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~78 .extended_lut = "off";
defparam \vga_module|videoGen|r~78 .lut_mask = 64'h02075257A2A7F2F7;
defparam \vga_module|videoGen|r~78 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7619w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7579w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7485w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E9E7001D417EFFFFF19FFFFFFFFFC00000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF106DFC7102D436EFFFFF1DFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FDFC6203FF9FFFF3FFB7FFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F9FF9443F84FFFFFFFF3FFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CFB7FC043E14FEFFFFF77FFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00EE7B8003798FFFFFFEFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFF140C7DD102E74FF7FFFFFFFFFFFFFFFE04000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2E383F9004EDCFFFFFFFFFFFFFFFFFFE04000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF077FBE9830C3EFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07EF3F8C44DECDF6FFFFFFFFFFFFFFFE00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FBFFBC2DC7FFFFFFFFFFFFFFFFFFE0C000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7525w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N30
cyclonev_lcell_comb \vga_module|videoGen|r~82 (
// Equation(s):
// \vga_module|videoGen|r~82_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  & 
// \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a223~portadataout )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~82 .extended_lut = "off";
defparam \vga_module|videoGen|r~82 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \vga_module|videoGen|r~82 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7454w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "FFFFFFFFFFFFFFFF003FFFFF3FFA977FFF8021F001FFFFFFFFF0700007FF003FC000003201007C0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFF7F91FFF77FFF80307003FFFE7FFFC1E0001FFFC1FFC000002000020F0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FEFFFFDFBFFDFFFF803C1C07FFF00FFF0780003FFFCFFC00000020000011C000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020EFFEE5FDCFA7FFF800F038FFFE001F83E00003FFC0000000000300000047800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFC7D677FFFF8000303FFF8003813A00027F81F7FFFC00001FC000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "FFFF0183FFFF647EFFFFFF800001003FFF4003380003FC7F83EFF80000000000000700007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFAFBFFC7FFF800000E6000001FDE0001FC7FC030FC00003C000000001C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C7FBFFFC3DFB0FFFF80000003FE5FFFFE0001FE7FE0000FD000001F880000007000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFF4359FBFFFF8000000001FFFFC0000BE1FF00001FD00003FF300000000C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0006FFFF27FFDC7FFF8000000000000000006F0FF800004FC0000000000800000200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFBF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "A7FDFFFFFF800000000000000000F87F8000000F80000000000000000180FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0033FFFFCFEEFCFFFF80000000000000000303F00000018F800000000000000000C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFDFFEFFBFF78000000000000000000600000001CF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007BFBF9FB77FDFFF8000000000000000000000000001E04000001FFC0000006001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003BF9DE67FCFFFFD8000000000000000000000000001FD0000007A000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0017FFDFEEE5FF3FFF80";
defparam \mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000001FF00000198000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C1FFFFFF5DFFFFFFF9000000000000000000000000001FD000001BFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FEFFFEDF6FFFFFFF9C00000000000300000000000001FB000001BF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0031FFBEE3ACFFFFFF9F00000000000200000000000001FE00000000F80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04FFFE7F7DFFFFFFF9FE0000001C00600000000000001FD00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC20FFF8FFDDFF6FFFF9FF80000000004";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7589w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7548w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7495w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N24
cyclonev_lcell_comb \vga_module|videoGen|r~79 (
// Equation(s):
// \vga_module|videoGen|r~79_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// (((\mem|altsyncram_component|auto_generated|ram_block1a231~portadataout  & \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  & 
// ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\mem|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( !\mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|ram_block1a231~portadataout  & \mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~79 .extended_lut = "off";
defparam \vga_module|videoGen|r~79 .lut_mask = 64'h4403770344CF77CF;
defparam \vga_module|videoGen|r~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7609w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7515w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7569w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7475w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "FFFFFFFFFFFF0661FEB7803C47FFFFFFFFFFFFFFFFFE0C000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF027FFE3A11FA47F7FFFFBFFFFFFFFFFE0C0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF013FFC7003DBF3FFFFFFFFFFFFFFFFFF0C0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF039EFD7F256F37F67FFFFFFFFFFFFFFE0C0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EF7FDFD239F02D7FFFFFFFFFFFFFFFE0C0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "01F306F911CF31DFFFFFFFFFFFFFFFFE040000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003F0F7913F201F7FFFFFFFFFFFFFFFE0C0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FC47C01EBF3FFFFFFFFFFFFFFFFFE0C0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFEFE3397FDFFFFFFFFFFFFFFFFFE0C00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001EBDB89E9C7CBFFFFFFFFFFFFFFFFE0C00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007EFEF9934E";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "623E7FFFFFFFFFFFFFFE0C00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF013FFF7E574FA7FFFFFFFFFFFFFFFFFE0C00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0117FD3F7163C7C7FFFFFFFFFFFFFFFE0C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FCFF8DF1C6DFFFFFFFFFFFFFFFFFFC0C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF011DFF9E71F6FFFFFFFFFFFFFFFFFFFC0C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF009FFD7E07F7FFFFFFFFFFFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "FFFFFFFC0C00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF019FFFFF17A2E3FEFFFFFFFFFFFFFFFC0E00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0074FCFB33B739DF7FFFFFFFFFFFFFFC0E00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFCDF01FF9FFFFFFFFFFFFFFFFFFC0800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFED8187983FFFFFFFFFFFFFFFFFC1E00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFEFF194F8BFFBFFFFFFFFFFFFFFC0000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N15
cyclonev_lcell_comb \vga_module|videoGen|r~81 (
// Equation(s):
// \vga_module|videoGen|r~81_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( \mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// \mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q )))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & 
// ((\mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & (\mem|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~81 .extended_lut = "off";
defparam \vga_module|videoGen|r~81 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \vga_module|videoGen|r~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7599w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7559w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7505w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_module|vgapll|toggle~q ),
	.clk1(\vga_module|vgapll|toggle~q ),
	.ena0(\mem|altsyncram_component|auto_generated|rden_decode_a|w_anode7465w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_module|videoGen|address [12],\vga_module|videoGen|address [11],\vga_module|videoGen|address [10],\vga_module|videoGen|address [9],\vga_module|videoGen|address [8],\vga_module|videoGen|address [7],\vga_module|videoGen|address [6],\vga_module|videoGen|address [5],
\vga_module|videoGen|address [4],\vga_module|videoGen|address [3],\vga_module|videoGen|address [2],\vga_module|videoGen|address [1],\vga_module|videoGen|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .init_file = "gray_image.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "bidir_dual_port";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_in_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 500000;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_write_enable_clock = "clock1";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01DF7FFE197FCFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03BF7FBF1CDFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF011FFFFC89EDFFEFFFFFFFFFFFFFF80000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFDCB1E7CFEFFFFFFFFFFFFFE000000000003C0000000700000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF025FFFFDBAADE1FFFFFFFFFFFFFF0000000000000FF801FF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "0F00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF018FFF7F06FFFFDFFFFFFFFFF80000000000000007FF01FFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00CBFE3FF8B1EFEFFFFFFFFC01FFFF000000000001FFC0FFFF83000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF005FFFFCF1FB78AFFFFFFE007FFFF8000800000000FFF8FFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000DFFDE1BFFDFEFFFFFF80FFFFFFFF800300000007FFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001CFFDEF4FCFFFFFFFFE07FFFFFFFFFE0060000003FFFFFFF1FFF000000";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFF9C3C79FDF7FFFF83FFFFFFFFFFFE038000003EFFFFFFFF7FE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF006EFFBFE7DE31FFFFFC0F3FFFFFFFFFFFC0E0000018027FFEC08FFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000EFFBF77DF3FFFFFF818FFFFFFF9FFFFF030000010007FFF0021FB0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFBF275F6FFFFFE071FFF1FFFFFFFFF818000010003FFC0002FFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000F3FBF9F7FFFFFFFC003FF81FFFFFFFFFC04000038000FF800001BFC00000000000FFF";
defparam \mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFBF1B93FFFFFF8007FFFFFFFFFFFFFE040000380007C000007EFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFF3B1FFEFFFF8087FFFFFFFFFF80FE0400007C00070000007FFBF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFEC27DBEFBFF8087FFFFFFFFFF807E040000FF000700000073DE7E0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FBFFF4FF7C9F7FF80C7FFFFFFFFFFF03C080001FF800E000000306387800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF006FFFFF477FFFFFFF8043FFFFFFFFFFFFB8180003FFA01F000000330C79F00000000FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N18
cyclonev_lcell_comb \vga_module|videoGen|r~80 (
// Equation(s):
// \vga_module|videoGen|r~80_combout  = ( \mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a239~portadataout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( \mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\mem|altsyncram_component|auto_generated|ram_block1a239~portadataout )) ) ) ) # ( \mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ) ) ) ) # ( !\mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// !\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q  & ( (\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(!\mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datae(!\mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.dataf(!\mem|altsyncram_component|auto_generated|out_address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~80 .extended_lut = "off";
defparam \vga_module|videoGen|r~80 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \vga_module|videoGen|r~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N54
cyclonev_lcell_comb \vga_module|videoGen|r~83 (
// Equation(s):
// \vga_module|videoGen|r~83_combout  = ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \vga_module|videoGen|r~80_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\vga_module|videoGen|r~81_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\vga_module|videoGen|r~82_combout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \vga_module|videoGen|r~80_combout  & ( (\vga_module|videoGen|r~79_combout ) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\vga_module|videoGen|r~80_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\vga_module|videoGen|r~81_combout ))) # (\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\vga_module|videoGen|r~82_combout )) ) ) ) # ( !\mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\vga_module|videoGen|r~80_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \vga_module|videoGen|r~79_combout ) ) ) )

	.dataa(!\mem|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\vga_module|videoGen|r~82_combout ),
	.datac(!\vga_module|videoGen|r~79_combout ),
	.datad(!\vga_module|videoGen|r~81_combout ),
	.datae(!\mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\vga_module|videoGen|r~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~83 .extended_lut = "off";
defparam \vga_module|videoGen|r~83 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \vga_module|videoGen|r~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N36
cyclonev_lcell_comb \vga_module|videoGen|r~88 (
// Equation(s):
// \vga_module|videoGen|r~88_combout  = ( \vga_module|videoGen|r~83_combout  & ( \vga_module|videoGen|r~1_combout  & ( (\vga_module|videoGen|always0~0_combout  & ((\vga_module|videoGen|r~78_combout ) # 
// (\mem|altsyncram_component|auto_generated|out_address_reg_a [4]))) ) ) ) # ( !\vga_module|videoGen|r~83_combout  & ( \vga_module|videoGen|r~1_combout  & ( (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// (\vga_module|videoGen|r~78_combout  & \vga_module|videoGen|always0~0_combout )) ) ) ) # ( \vga_module|videoGen|r~83_combout  & ( !\vga_module|videoGen|r~1_combout  & ( (\vga_module|videoGen|always0~0_combout  & 
// ((\mem|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\vga_module|videoGen|r~87_combout ))) ) ) ) # ( !\vga_module|videoGen|r~83_combout  & ( !\vga_module|videoGen|r~1_combout  & ( (\vga_module|videoGen|r~87_combout  & 
// (!\mem|altsyncram_component|auto_generated|out_address_reg_a [4] & \vga_module|videoGen|always0~0_combout )) ) ) )

	.dataa(!\vga_module|videoGen|r~87_combout ),
	.datab(!\mem|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\vga_module|videoGen|r~78_combout ),
	.datad(!\vga_module|videoGen|always0~0_combout ),
	.datae(!\vga_module|videoGen|r~83_combout ),
	.dataf(!\vga_module|videoGen|r~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|r~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|r~88 .extended_lut = "off";
defparam \vga_module|videoGen|r~88 .lut_mask = 64'h00440077000C003F;
defparam \vga_module|videoGen|r~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N52
dffeas \vga_module|videoGen|r[7] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|r[7] .is_wysiwyg = "true";
defparam \vga_module|videoGen|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N55
dffeas \vga_module|videoGen|g[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[0] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N46
dffeas \vga_module|videoGen|g[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[1] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N58
dffeas \vga_module|videoGen|g[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[2] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \vga_module|videoGen|g[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[3] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y16_N58
dffeas \vga_module|videoGen|g[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[4] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N57
cyclonev_lcell_comb \vga_module|videoGen|g[5]~feeder (
// Equation(s):
// \vga_module|videoGen|g[5]~feeder_combout  = ( \vga_module|videoGen|r~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|r~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|g[5]~feeder .extended_lut = "off";
defparam \vga_module|videoGen|g[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module|videoGen|g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N58
dffeas \vga_module|videoGen|g[5] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[5] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N52
dffeas \vga_module|videoGen|g[6] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[6] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N31
dffeas \vga_module|videoGen|g[7] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|g[7] .is_wysiwyg = "true";
defparam \vga_module|videoGen|g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N52
dffeas \vga_module|videoGen|b[0] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vga_module|videoGen|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[0] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \vga_module|videoGen|b[1]~feeder (
// Equation(s):
// \vga_module|videoGen|b[1]~feeder_combout  = ( \vga_module|videoGen|r~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module|videoGen|r~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|b[1]~feeder .extended_lut = "off";
defparam \vga_module|videoGen|b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module|videoGen|b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N1
dffeas \vga_module|videoGen|b[1] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[1] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N1
dffeas \vga_module|videoGen|b[2] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[2] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N4
dffeas \vga_module|videoGen|b[3] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[3] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y16_N14
dffeas \vga_module|videoGen|b[4] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[4] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N43
dffeas \vga_module|videoGen|b[5] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[5] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N48
cyclonev_lcell_comb \vga_module|videoGen|b[6]~feeder (
// Equation(s):
// \vga_module|videoGen|b[6]~feeder_combout  = \vga_module|videoGen|r~77_combout 

	.dataa(gnd),
	.datab(!\vga_module|videoGen|r~77_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module|videoGen|b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module|videoGen|b[6]~feeder .extended_lut = "off";
defparam \vga_module|videoGen|b[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga_module|videoGen|b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N49
dffeas \vga_module|videoGen|b[6] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|b[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[6] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N37
dffeas \vga_module|videoGen|b[7] (
	.clk(\vga_module|vgapll|toggle~q ),
	.d(\vga_module|videoGen|r~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module|videoGen|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module|videoGen|b[7] .is_wysiwyg = "true";
defparam \vga_module|videoGen|b[7] .power_up = "low";
// synopsys translate_on

endmodule
