Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 13:27:03 2025
| Host         : DESKTOP-GKJKQ5B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_ASCENSOR_control_sets_placed.rpt
| Design       : TOP_ASCENSOR
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------+--------------------------+------------------+----------------+--------------+
|     Clock Signal     |  Enable Signal  |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------+--------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                 | U_FSM/rst_sys            |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | U_FSM/E[0]      | U_FSM/SR[0]              |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | U_Div/tick_disp | U_FSM/SR[0]              |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                 | U_Div/c_disp[0]_i_1_n_0  |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG |                 | U_Div/c_blink[0]_i_1_n_0 |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                 |                          |               12 |             31 |         2.58 |
+----------------------+-----------------+--------------------------+------------------+----------------+--------------+


