{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708972309610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708972309610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 13:31:49 2024 " "Processing started: Mon Feb 26 13:31:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708972309610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708972309610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spj_riscv_core -c spj_riscv_core --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off spj_riscv_core -c spj_riscv_core --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708972309610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708972310004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708972310004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START spj_fp_adder.v(13) " "Verilog HDL Declaration information at spj_fp_adder.v(13): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708972316402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_fp_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_fp_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float_Add " "Found entity 1: Float_Add" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_risc_core_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file spj_risc_core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_ir2assembly_v " "Found entity 1: spj_ir2assembly_v" {  } { { "spj_ir2assembly_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316433 ""} { "Info" "ISGN_ENTITY_NAME" "2 spj_risc_core_tb " "Found entity 2: spj_risc_core_tb" {  } { { "spj_risc_core_tb.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spjrisc521_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file spjrisc521_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spjRISC521_ram1 " "Found entity 1: spjRISC521_ram1" {  } { { "spjRISC521_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spjRISC521_ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spj_riscv_core.v(172) " "Verilog HDL information at spj_riscv_core.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708972316449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_riscv_core.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_riscv_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_riscv_core " "Found entity 1: spj_riscv_core" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cam_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cam_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_CAM_v2 " "Found entity 1: spj_CAM_v2" {  } { { "spj_CAM_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_cache_v " "Found entity 1: spj_cache_v" {  } { { "spj_cache_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316480 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"\]\" spj_cache_4w_v2.v(252) " "Verilog HDL syntax error at spj_cache_4w_v2.v(252) near text: \",\";  expecting \"\]\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 252 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1708972316480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITEBACK writeback spj_cache_4w_v2.v(47) " "Verilog HDL Declaration information at spj_cache_4w_v2.v(47): object \"WRITEBACK\" differs only in case from object \"writeback\" in the same scope" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708972316480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FETCH fetch spj_cache_4w_v2.v(46) " "Verilog HDL Declaration information at spj_cache_4w_v2.v(46): object \"FETCH\" differs only in case from object \"fetch\" in the same scope" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708972316480 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spj_cache_4w_v2 spj_cache_4w_v2.v(21) " "Ignored design unit \"spj_cache_4w_v2\" at spj_cache_4w_v2.v(21) due to previous errors" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1708972316480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cache_4w_v2.v 0 0 " "Found 0 design units, including 0 entities, in source file spj_cache_4w_v2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_riscv_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_riscv_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_riscv_ram1 " "Found entity 1: spj_riscv_ram1" {  } { { "spj_riscv_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708972316480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708972316480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg " "Generated suppressed messages file C:/Users/spjac/OneDrive/Documents/School_Work/EE721-ATDCS/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708972316511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708972316511 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 26 13:31:56 2024 " "Processing ended: Mon Feb 26 13:31:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708972316511 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708972316511 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708972316511 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708972316511 ""}
