  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/tb.tcl'
INFO: [HLS 200-1510] Running: open_project llama_layer_prj 
WARNING: [HLS 200-2182] The 'llama_layer_prj' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj'.
INFO: [HLS 200-1510] Running: set_top llama_layer 
INFO: [HLS 200-1510] Running: add_files llama_layer.cpp 
INFO: [HLS 200-10] Adding design file 'llama_layer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor.hpp 
INFO: [HLS 200-10] Adding design file 'tensor.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb.cpp in debug mode
   Generating csim.exe
--- Bắt đầu Testbench cho Llama Layer (dựa trên run.cpp) ---
DEBUG: config: dim=768 hidden_dim=2048 n_layers=12 n_heads=12 n_kv_heads=12 vocab_size=32000 seq_len=1024
DEBUG: Wcls chia sẻ. Sao chép 24576000 floats tß╗½ vß╗á tr├¡ 0 ─æß║ºn vß╗á tr├¡ 109529856
DEBUG: Kích thước Wcls: 24576000
DEBUG: Offset bắt đầu của Wcls trong all_weights (vị trí HLS đọc): 109529856
DEBUG: 10 giá trị đầu tiên của Wcls tại vị trí HLS đọc:
  Wcls[0] = -0.0224137
  Wcls[1] = -0.0145511
  Wcls[2] = 0.00128661
  Wcls[3] = -0.0178788
  Wcls[4] = -0.0402432
  Wcls[5] = 0.0219014
  Wcls[6] = 0.0472692
  Wcls[7] = 0.0111523
  Wcls[8] = 0.0294048
  Wcls[9] = 0.0156689
Đã nạp config và 134105856 trọng số vào all_weights.
Thực thi llama_layer cho layer 0, position 0...
Thực thi hoàn tất.
10 logits đầu tiên:
  logits[0] = 0.00330278
  logits[1] = -0.00630607
  logits[2] = 0.0194598
  logits[3] = 0.0201487
  logits[4] = 0.0226777
  logits[5] = 0.00839904
  logits[6] = -0.0165651
  logits[7] = 0.00142725
  logits[8] = -0.0286713
  logits[9] = 0.0043771
10 logits cuối cùng:
  logits[31990] = 0
  logits[31991] = 0
  logits[31992] = 0
  logits[31993] = 0
  logits[31994] = 0
  logits[31995] = 0
  logits[31996] = 0
  logits[31997] = 0
  logits[31998] = 0
  logits[31999] = 0
--- Testbench hoàn tất! ---
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1572864
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:32; Allocated memory: 0.352 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 35.902 seconds; peak allocated memory: 583.535 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 37s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
