//! THE TRANSFER STATEMENTS — load, store and send, and how each is walked over the AGEN time axis.
//! Carries the 2B/16B store shuffles, the constant bit streams, the burst and interleave settings.
//!
//! 29 units. Every citation resolves against the authority tree
//! `/Users/nickm/git/deeptools-src` at revision `a0d29abbed`.
//!
//! | unit | level | LoC | authority |
//! |---|---|---|---|
//! | `e034_constructLogicalMemoryViewOp` | 0 | 32 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:94` |
//! | `e035_constructTimeOrder` | 0 | 12 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:206` |
//! | `e036_constructTimeAddressMap` | 0 | 29 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:224` |
//! | `e037_getImmediateParentWithMatchingDim` | 0 | 33 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:670` |
//! | `e038_areEpiloguesInTransferSizes` | 0 | 12 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1491` |
//! | `e039_construct2B16BLoadShuffle` | 0 | 86 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1778` |
//! | `e040_construct2B16BStoreShuffle` | 0 | 87 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1865` |
//! | `e063_getLabeledDsType` | 1 | 21 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:28` |
//! | `e064_getBufferingOrStreamingMode` | 1 | 39 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:50` |
//! | `e065_constructBaseAddress` | 1 | 73 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:132` |
//! | `e066_constructTimeSet` | 1 | 47 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:260` |
//! | `e067_constructLoadOrStoreSet` | 1 | 90 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:314` |
//! | `e068_constructImplicitLoopsForContiguousTransfer` | 1 | 137 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:707` |
//! | `e069_areEpiloguesInLoops` | 1 | 24 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1464` |
//! | `e070_GenerateConstantBitStreamAndShuffle` | 1 | 41 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2475` |
//! | `e077_constructElementsOfAgenDataTransfer` | 2 | 68 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:412` |
//! | `e078_constructElementsOfAgenCompositeDataTransfer` | 2 | 94 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:488` |
//! | `e079_constructElementsOfAffineDataTransferViaAgenTransfer` | 2 | 77 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:590` |
//! | `e080_constructStreamingOrDoubleBufferingLoad` | 2 | 347 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:851` |
//! | `e081_GenerateReceiveAndSendFromDataTransferNode` | 2 | 66 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1395` |
//! | `e082_ConstructSAMVOperation` | 2 | 96 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1957` |
//! | `e089_constructStreamingOrDoubleBufferingStore` | 3 | 185 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1205` |
//! | `e090_GenerateLoadAndSendFromDataTransferNode` | 3 | 274 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2058` |
//! | `e091_GenerateLoadAndStoreFromDataTransferNode` | 3 | 132 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2337` |
//! | `e092_GenerateDataTransfersForViaIfSo` | 3 | 52 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2617` |
//! | `e097_GenerateReceiveAndStoreFromDataTransferNode` | 4 | 269 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1508` |
//! | `e098_GenerateDataTranferForSrc` | 4 | 34 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2522` |
//! | `e102_GenerateDataTranferForDst` | 5 | 47 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2563` |
//! | `e104_constructDataTransfer` | 6 | 164 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2676` |

// ⛔ ONE `crustify:todo:` PER SCHEDULED UNIT. Replace each with the ported function
// carrying `/// Replaces: eNNN_name`. A surviving TODO is open work.

use super::compute::{VectorWidth, precision_conversion, type_from_format};
use super::control_flow::{PrimaryDim, SamvLoop, conditionals_for_samv};
use super::dsc_lowering::{
    BitstreamValues, Component, DataLocation, Factor, Handlers, Handles, Retrieved,
    address_granularity_multiply_factor, constant_index, emit_error,
    mlir_type_from_dsc_data_format, retrieve_get_unit_op_in_same_core,
    uniformized_folded_constant_bitstream,
};
use crate::arch::Elements;
use crate::generated::DataType;
use crate::islands::dataflow_ir::Values;
use crate::islands::dataflow_ir::dialects::arith::{CmpIPredicate, IntBinary};
use crate::islands::dataflow_ir::dialects::dataflow::Received;
use crate::islands::dataflow_ir::dialects::vectorchain::Computed;
use crate::islands::dataflow_ir::dialects::{
    Index, Op as DfirOp, Val, affine, agen, arith, dataflow, defining_op, results, scf, vectorchain,
};
use crate::islands::dataflow_ir::link::{DynLink, RecvEnd, SendEnd};
use crate::islands::dataflow_ir::ty::{
    AffineExpr, AffineMap, Constraint, ElemType, GenericComp, IntegerSet, MemRef, ScalarTy,
    TensorCategory, Vector,
};
use crate::units::{Core, Corelet, DfirUnit};

/// Replaces: e063_getLabeledDsType
///
/// THE `vector<NxT>` ONE TRANSFER MOVES IN A UNIT OF TIME — the product of
/// `unitTimeTransferChunkSize_`'s per-dim sizes, times the chunk count
/// (`SNTransferLowering.cpp:28-48`).
///
/// ⛔ THE CHUNK COUNT MULTIPLIES ONLY WHERE IT IS POSITIVE (`:36-37`): zero means *not chunked*, not
/// *no elements*, and multiplying by it would type every unchunked transfer `vector<0xT>`.
///
/// ⚠️ [`None`] IS THE REFERENCE'S `LogicalResult::failure()` — `isa<NoneType>(element_type)`, which
/// among the generated formats is `BOOL` alone (`:43-45`).
#[must_use]
pub fn labeled_ds_type(
    chunk_sizes: &[Elements],
    num_chunks: i64,
    format: DataType,
    category: TensorCategory,
) -> Option<Vector> {
    // `int elements = 1; for (dim_size : unitTimeTransferChunkSize_) elements *= dim_size.sizeDim_.size_;`
    let mut elements: u64 = 1;
    for chunk in chunk_sizes {
        elements = elements.saturating_mul(chunk.0);
    }
    if num_chunks > 0 {
        elements = elements.saturating_mul(num_chunks.unsigned_abs());
    }

    Some(Vector {
        len: elements,
        elem: mlir_type_from_dsc_data_format(format, category)?,
    })
}

/// WHETHER A TRANSFER'S END DOUBLE-BUFFERS, STREAMS, OR DOES NEITHER — the reference's `int &mode`
/// with its three magic values `-1`, `1` and `2` (`SNTransferLowering.cpp:51,61,64`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum BufferingMode {
    /// `-1` — "Neither buffering or streaming".
    Neither,
    /// `1` — buffering, over a fixed number of buffers.
    Buffering,
    /// `2` — streaming.
    Streaming,
}

/// HOW MANY BUFFERS AN ALLOCATION HOLDS — `allocateNode_->numBuffers_`.
///
/// ⛔ [`Buffers::Streaming`] IS THE REFERENCE'S `-1` SENTINEL (`:59`), which is the whole decision
/// this function makes; a raw count would let `-2` reach it and be read as buffering.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum Buffers {
    /// `numBuffers_ == -1`.
    Streaming,
    /// Any other count.
    Count(u32),
}

/// ONE END OF A TRANSFER, AS THE MODE TEST READS IT.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct TransferEnd {
    /// `src_.unit_`, or a via's `loc_.unit_`.
    pub unit: Component,
    /// The buffers of this end's labeled DS at this end's storage — [`None`] where
    /// `bufferSwitchPosition_` is null, which is an end that switches no buffer.
    pub buffers: Option<Buffers>,
}

/// Replaces: e064_getBufferingOrStreamingMode
///
/// WHETHER **THIS** COMPONENT'S END OF A TRANSFER BUFFERS OR STREAMS — the source first, then the
/// destination vias in order (`SNTransferLowering.cpp:50-88`).
///
/// ⛔⛔ AN END ON `comp` WITH NO BUFFER SWITCH FALLS THROUGH RATHER THAN ANSWERING. Neither the source
/// arm nor the via arm returns when `bufferSwitchPosition_` is null (`:53`, `:71`), so a source that
/// switches nothing lets a via decide and a via that switches nothing lets the NEXT via decide.
///
/// ⛔ THE FIRST MATCHING VIA WINS — the loop returns inside the body (`:62-66`), so a later via on the
/// same component is never consulted.
#[must_use]
pub fn buffering_or_streaming_mode(
    comp: Component,
    src: TransferEnd,
    dst_vias: &[TransferEnd],
) -> BufferingMode {
    if src.unit == comp
        && let Some(buffers) = src.buffers
    {
        return mode_of(buffers);
    }

    for via in dst_vias {
        if via.unit == comp
            && let Some(buffers) = via.buffers
        {
            return mode_of(buffers);
        }
    }

    BufferingMode::Neither
}

/// `num_buffers == -1 ? 2 : 1` — streaming or buffering (`SNTransferLowering.cpp:59-65`).
const fn mode_of(buffers: Buffers) -> BufferingMode {
    match buffers {
        Buffers::Streaming => BufferingMode::Streaming,
        Buffers::Count(_) => BufferingMode::Buffering,
    }
}

/// ONE ENTRY OF `TransferNode::UnitView::LoopInfo` — which dim of the address it strides, by how much,
/// and the induction variable it strides against.
///
/// ⛔ `iv` IS [`None`] ONLY FOR `loop_ == nullptr`, THE CONSTANT-OFFSET CASE (`:2767-2770`). The
/// reference has a third state this type has not: a non-null `loop_` whose `getMLIRLoopFromLoopNode`
/// answers neither loop kind bumps `unique_variables` and pushes NO argument (`:2762-2766`), leaving a
/// map whose arity exceeds its operand list.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct LoopStride {
    /// `sizeIdx_` — which dim of the base address this stride belongs to.
    pub size_idx: usize,
    /// `elemOffset_`, in elements.
    pub elem_offset: i64,
    /// The induction variable of `getMLIRLoopFromLoopNode(loop_, dim_)`.
    pub iv: Option<Val>,
}

/// WHICH OF THE THREE BASE-ADDRESS FORMS IS BUILT.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum AddressForm {
    /// `!bypass_strides && !is_scalereg` — one expression per dim, over the loops that stride it.
    Strided,
    /// A scale register: `ndims` zero results and `ndims` zero operands.
    ScaleReg,
    /// Strides bypassed: `getConstantMap(0)`, which is ZERO dims and one zero result.
    Bypass,
}

impl AddressForm {
    /// ⛔ SCALEREG WINS: the reference's else-branch tests `is_scalereg` FIRST (`:2798`), so a
    /// transfer that both bypasses its strides and is a scale register takes the scale-register form.
    #[must_use]
    pub const fn of(bypass_strides: bool, is_scalereg: bool) -> AddressForm {
        if is_scalereg {
            AddressForm::ScaleReg
        } else if bypass_strides {
            AddressForm::Bypass
        } else {
            AddressForm::Strided
        }
    }
}

/// A BASE ADDRESS — the map and the operands it is applied to, in the order the map's dims name them.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct BaseAddress {
    /// `base_address_map`, whose dim count is `unique_variables`.
    pub map: AffineMap,
    /// `base_address_args`, one per dim of the map.
    pub args: Vec<Val>,
    /// ⭐⭐ THE SAME ADDRESS IN THE SPELLING AN `agen` ACCESS IS WRITTEN IN — one [`Index`] per view
    /// dimension, which is what `printAffineMapOfSSAIds(map, args)` puts between the brackets.
    ///
    /// ⛔⛔ IT IS DERIVED HERE AND NOT REPARSED LATER, because reparsing is not total: [`AffineMap`]
    /// admits `mod` and `floordiv` results that [`Index`] cannot spell, so a function from map back to
    /// index list would have to refuse. The walk that knows each term is this one — an operand and its
    /// element offset — so it emits both spellings from the one source.
    ///
    /// ⭐ THE CONSTANT ADDEND PRINTS LAST, which is the island's canonical order for a subscript
    /// sum — [`Index::Strided`] appends it and `access_map` re-adds it last when it rebuilds the
    /// attribute. ⚠️ [`add_stride`] transcribes the reference's fold literally, so a dim whose FIRST
    /// stride is a constant one builds the map result `7 + d0 * 4` while this list writes
    /// `%iv * 4 + 7`. The address is the same; only the two spellings' term order differs, and the
    /// bracketed list is the one a program is printed from.
    pub indices: Vec<Index>,
}

/// `base_address_expr + mul_expr` WITH THE TWO FOLDS MLIR'S OWN BUILDER APPLIES HERE — the additive
/// identity and a constant sum. The island's [`AffineExpr::plus`] deliberately does not fold, so
/// building the reference's literal `getAffineConstantExpr(0) + ..` would print `0 + d0 * 4`.
fn add_stride(acc: Option<AffineExpr>, term: AffineExpr) -> Option<AffineExpr> {
    match (acc, term) {
        (None, term) => Some(term),
        (Some(AffineExpr::Const(lhs)), AffineExpr::Const(rhs)) => {
            Some(lhs.checked_add(rhs).map_or_else(
                || AffineExpr::Const(lhs).plus(AffineExpr::Const(rhs)),
                AffineExpr::Const,
            ))
        }
        (Some(acc), term) => Some(acc.plus(term)),
    }
}

/// Replaces: e065_constructBaseAddress
///
/// THE BASE ADDRESS OF A TRANSFER — one affine result per dim, summing each loop's induction variable
/// times its element offset (`SNTransferLowering.cpp:132-204`).
///
/// ⛔⛔ A DIM NO STRIDE MENTIONS STILL CONSUMES A DIM AND AN OPERAND: the `!modified` arm bumps
/// `unique_variables` and pushes a zero constant while its result stays the constant 0 (`:2788-2794`),
/// so the map has a dim its results never read. Dropping it renumbers every later `d<n>`.
///
/// ⛔ [`AddressForm::Bypass`] IS ZERO DIMS AND NO OPERANDS — `getConstantMap(0)` (`:2810`) — where
/// [`AddressForm::ScaleReg`] is `ndims` of each.
#[must_use]
pub fn construct_base_address(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    ndims: usize,
    loop_strides: &[LoopStride],
    form: AddressForm,
) -> BaseAddress {
    match form {
        AddressForm::Strided => {
            let mut unique_variables: u32 = 0;
            let mut results = Vec::with_capacity(ndims);
            let mut args = Vec::new();
            let mut indices = Vec::with_capacity(ndims);
            for dim in 0..ndims {
                let mut expr: Option<AffineExpr> = None;
                // The same sum, term by term: the strided operands in the order the filter meets
                // them, and every constant contribution folded into one addend.
                let mut terms: Vec<(Val, i64)> = Vec::new();
                let mut addend: i64 = 0;
                for stride in loop_strides.iter().filter(|stride| stride.size_idx == dim) {
                    let term = match stride.iv {
                        // `auto iv_expr = getAffineDimExpr(unique_variables++, context);
                        //  mul_expr = iv_expr * loop_strides[i].elemOffset_;`
                        Some(iv) => {
                            let iv_expr = AffineExpr::dim(unique_variables);
                            unique_variables = unique_variables.saturating_add(1);
                            args.push(iv);
                            match stride.elem_offset {
                                // ⛔ A ZERO OFFSET DROPS THE VARIABLE, NOT THE OPERAND: the term is
                                // the constant 0, so the operand stays in `args` and its `d<n>` is
                                // never read — by the map or by the bracketed list.
                                0 => AffineExpr::Const(0),
                                1 => {
                                    terms.push((iv, 1));
                                    iv_expr
                                }
                                offset => {
                                    terms.push((iv, offset));
                                    iv_expr.times(offset)
                                }
                            }
                        }
                        // `mul_expr = getAffineConstantExpr(loop_strides[i].elemOffset_, context);`
                        None => {
                            addend = addend.saturating_add(stride.elem_offset);
                            AffineExpr::Const(stride.elem_offset)
                        }
                    };
                    expr = add_stride(expr, term);
                }

                // `if (!modified) { unique_variables++; base_address_args.push_back(<zero>); }`
                if expr.is_none() {
                    unique_variables = unique_variables.saturating_add(1);
                    args.push(constant_index(vals, ops, 0));
                }
                results.push(expr.unwrap_or(AffineExpr::Const(0)));
                indices.push(match terms.len() {
                    // No operand moves this dim: an unstrided one prints `0`, and a constant-only
                    // sum prints its total.
                    0 => Index::Const(addend),
                    // `%arg3` — one unit-strided operand with nothing added is written bare.
                    1 if addend == 0 && terms[0].1 == 1 => Index::Val(terms[0].0),
                    _ => Index::Strided(terms, addend),
                });
            }

            BaseAddress {
                map: AffineMap {
                    dims: unique_variables,
                    syms: 0,
                    results,
                },
                args,
                indices,
            }
        }
        AddressForm::ScaleReg => BaseAddress {
            map: AffineMap::constants(u32::try_from(ndims).unwrap_or(u32::MAX), &vec![0; ndims]),
            args: (0..ndims).map(|_| constant_index(vals, ops, 0)).collect(),
            // `ndims` zero results, so `ndims` literal zeros — the operands are all unread.
            indices: vec![Index::Const(0); ndims],
        },
        AddressForm::Bypass => BaseAddress {
            map: AffineMap::constants(0, &[0]),
            args: Vec::new(),
            // `getConstantMap(0)` is ONE zero result, whatever `ndims` is.
            indices: vec![Index::Const(0)],
        },
    }
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 034/110 — THE VIEW A TRANSFER ADDRESSES THROUGH
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// THE VIEW ENTRY 034 EMITTED, PLUS THE TWO FACTS ITS CALLERS READ BACK OFF THE OP
/// (`view.getLayoutMap().getNumDims()` at `SNTransferLowering.cpp:436`).
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct LogicalMemoryView {
    /// The `get_logical_memory_view` result.
    pub result: Val,
    /// `view.getLayoutMap()`.
    pub layout: AffineMap,
    /// `view.getType()`.
    pub ty: MemRef,
}

/// Replaces: e034_constructLogicalMemoryViewOp
///
/// THE `dataflow.get_logical_memory_view` A TRANSFER ADDRESSES THROUGH — the view sizes as extents,
/// linearised with the FIRST dim fastest (`SNTransferLowering.cpp:94-125`).
///
/// ⛔⛔ THE STRIDE OF `d0` IS 1 AND EVERY LATER DIM IS SLOWER, because `size` multiplies AFTER dim
/// `i`'s term (`:1204` of the extract): a `(4, 8)` view is `(d0, d1) -> (d1 * 4 + d0)`, NOT the
/// `(d0 * 8 + d1)` that [`AffineMap::linear`]'s ascending stride list builds from the same extents.
///
/// ⛔ THE NEW TERM GOES ON THE **LEFT** OF THE ACCUMULATOR, so the printed sum descends and nests to
/// the right: `d2 * 32 + (d1 * 4 + d0)`.
///
/// ⛔ `bypass_viewsizes` KEEPS THE EXTENTS AND REPLACES ONLY THE LAYOUT (`:1210`) — a rank-`n` memref
/// carrying the rank-1 identity map, which is what `:436` then counts.
///
/// ⚠️ [`None`] IS AN EXTENT THAT IS NOT A COUNT: the reference's `int size` accumulator overflows
/// where this one stops, and a negative `size_` is a dynamic-extent sentinel to `MemRefType`.
#[must_use]
pub fn logical_memory_view(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    view_sizes: &[ViewSize],
    storage_unit: Val,
    start_address: Val,
    elem: ElemType,
    bypass_view_sizes: bool,
) -> Option<LogicalMemoryView> {
    let mut stride: i64 = 1;
    let mut extents = Vec::with_capacity(view_sizes.len());
    let mut layout_expr = AffineExpr::Const(0);
    for (i, view) in view_sizes.iter().enumerate() {
        let dim = AffineExpr::dim(u32::try_from(i).ok()?);
        // `getAffineBinaryOpExpr(Mul, getAffineConstantExpr(size), dim)` — `simplifyMul` moves the
        // constant to the right and folds `* 1` and `* 0`.
        let term = match stride {
            0 => AffineExpr::Const(0),
            1 => dim,
            _ => dim.times(stride),
        };
        // `getAffineBinaryOpExpr(Add, mul_expr, layout_expr)`, whose only fold here is `x + 0`.
        layout_expr = match (term, layout_expr) {
            (AffineExpr::Const(0), acc) => acc,
            (new, AffineExpr::Const(0)) => new,
            (new, acc) => new.plus(acc),
        };
        stride = stride.checked_mul(view.size)?;
        extents.push(u64::try_from(view.size).ok()?);
    }

    let layout = if bypass_view_sizes {
        // `AffineMap::getMultiDimIdentityMap(1, ..)`.
        AffineMap::identity(1)
    } else {
        AffineMap {
            dims: u32::try_from(view_sizes.len()).ok()?,
            syms: 0,
            results: vec![layout_expr],
        }
    };
    let ty = MemRef {
        shape: extents,
        elem,
    };
    let result = vals.mint();
    ops.push(DfirOp::Dataflow(dataflow::Op::GetLogicalMemoryView {
        result,
        from: storage_unit,
        start: start_address,
        layout: layout.clone(),
        ty: ty.clone(),
    }));
    Some(LogicalMemoryView { result, layout, ty })
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 066 + 069/110 — THE ONE FACT BOTH FUNCTIONS READ OFF AN ALREADY-EMITTED LOOP
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// WHAT AN EMITTED LOOP'S UPPER BOUND IS WORTH TO A TIME SET — a literal, or nothing usable.
///
/// ⛔⛔ THE TWO LOOP KINDS ANSWER THE SAME QUESTION THROUGH TWO DIFFERENT MECHANISMS, and both
/// `constructTimeSet` (entry 066) and `areEpiloguesInLoops` (entry 069) run the identical
/// four-branch dispatch to ask it (`SNTransferLowering.cpp:284-299` and `:1468-1483`). An
/// `affine.for`'s bounds are ATTRIBUTES, so the question is `hasConstantUpperBound()`; an
/// `scf.for`'s are OPERANDS, so it is `dyn_cast<arith::ConstantIndexOp>(getOperand(1))`. One enum
/// for the answer means the dispatch is written once — see [`loop_upper_bound`].
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum LoopBound {
    /// The bound is a literal: `hasConstantUpperBound()`, or the `scf` operand's defining constant.
    Constant(i64),
    /// The bound is an SSA value no `arith.constant` defines — a symbol, a `select`, an `apply`.
    ///
    /// ⭐ THIS IS WHAT AN EPILOGUE **IS** AT THIS RUNG. Entry 069's whole job is to answer "does any
    /// of these loops have a bound that is not a literal", and a non-literal bound is a loop whose
    /// last iteration may be short — the epilogue.
    Dynamic,
}

/// `%v.getDefiningOp<mlir::arith::ConstantIndexOp>()` — the literal behind an `index` value.
///
/// ⭐ A LOCAL COPY OF ONE LINE, DELIBERATELY. Bridge 2 has the same walk in
/// `dataflow_ir_to_sentient::tf_utils`, but it is `pub(super)` there and reaching across two bridges
/// for three lines would couple them; `dsc_lowering`'s same-named helper mints a constant rather than
/// reading one back.
fn defining_constant_index(val: Val, scope: &[DfirOp]) -> Option<i64> {
    match defining_op(val, scope)? {
        DfirOp::Arith(arith::Op::Constant { value, .. }) => Some(*value),
        _ => None,
    }
}

/// THE UPPER BOUND OF ONE LOOP THIS BRIDGE ALREADY EMITTED, AND WHETHER IT IS A LITERAL.
///
/// `None` is the reference's *"Unknown for-loops"* — an op that is neither an `affine.for` nor an
/// `scf.for`, which entry 069 reaches by `llvm_unreachable` (`:1481`).
///
/// # ⛔⛔ THE SAME UNHANDLED KIND IS A **SILENT** CORRUPTION IN ENTRY 066
///
/// Entry 066's dispatch has NO `else` at all (`:284-299`): a loop of a third kind pushes no
/// expression, while `eq_flags` was already sized to `2 * ndims` at `:270`. The vector of
/// expressions and the vector of flags then disagree in length, and `IntegerSet::get` is handed a
/// pair MLIR asserts on — `assert(eqFlags.size() == constraints.size())`. Where entry 069 aborts
/// loudly on the same input, entry 066 builds a malformed set. Answering `None` here makes the two
/// callers reach the SAME outcome, and makes the length agreement in [`time_set`] structural rather
/// than a coincidence of two counters.
///
/// ⛔ `getOperand(1)` IS THE UPPER BOUND, not the lower. An `scf.for`'s operand list is
/// `lb, ub, step, inits...` (`ForOp`'s ODS order), so index 1 is `$upperBound`, which is
/// [`scf::Op::For::hi`].
///
/// ⛔ AND A LOOP THE MAP DID NOT HOLD IS ALSO `None`. The reference reaches this through
/// `getMLIRLoopFromLoopNode`, which answers `nullptr` for a loop node it never recorded, and
/// `llvm::dyn_cast` on a null `Operation *` is undefined — see
/// [`super::dsc_lowering::mlir_loop_from_loop_node`], whose `Option` the caller resolves before it
/// can call this at all.
#[must_use]
pub fn loop_upper_bound(loop_op: &DfirOp, scope: &[DfirOp]) -> Option<LoopBound> {
    match loop_op {
        // `affine_for.hasConstantUpperBound()` — an attribute, so no scope walk.
        DfirOp::Affine(affine::Op::For { hi, .. }) => Some(match hi {
            affine::Bound::Const(ub) => LoopBound::Constant(*ub),
            affine::Bound::Val(_) => LoopBound::Dynamic,
        }),
        // `dyn_cast<mlir::arith::ConstantIndexOp>(scf_for->getOperand(1).getDefiningOp())`.
        DfirOp::Scf(scf::Op::For { hi, .. }) => Some(match defining_constant_index(*hi, scope) {
            Some(ub) => LoopBound::Constant(ub),
            None => LoopBound::Dynamic,
        }),
        _ => None,
    }
}

/// Replaces: e066_constructTimeSet
///
/// **066/110** `SNTransferLowering::constructTimeSet` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:260` (47L).
///
/// THE SET OF TIME STEPS A TRANSFER OCCUPIES: one dimension per unit-view loop, each spanning
/// `0 ..= ub-1` of the MLIR loop that walks it.
///
/// # ⛔⛔ INEQUALITY-ONLY, AND THAT IS NOT THE SAME SET SPELLING AS [`IntegerSet::from_sizes`]
///
/// `num_eq = 0` at `:265`, so `total_constraints == num_ineq` and the second `std::fill` at `:273`
/// fills an EMPTY range: every flag is `false`. A loop with an upper bound of one therefore comes
/// out as the PAIR `d0 >= 0, -d0 + 0 >= 0` — not as `d0 == 0`, which is what
/// `buildIntegerSetFromSizes` writes for a size of one. The two describe the same points and print
/// differently, and this is the function the reference uses for a time axis, so reusing
/// `from_sizes` here would change the emitted `affine_set<>` text on every unit-extent time step.
///
/// ⛔ THE PAIR IS PUSHED PER DIMENSION, WHICH IS WHY THE FLAG COUNT CANNOT DRIFT. The reference
/// sizes `eq_flags` from `2 * ndims` up front and then pushes expressions in a loop that may push
/// one, two, or none (see [`loop_upper_bound`]); here both constraints of a dimension are appended
/// together from one `Constant`, so `constraints.len() == 2 * dims` holds by construction.
///
/// ⭐ `num_symbols++` AT `:288` IS A DEAD STORE. It is incremented and the very next statement is
/// `return LogicalResult::failure()`, and the surviving path passes a hard-coded `0` to
/// `IntegerSet::get` (`:303`) — with the `args.push_back` that would have consumed a symbol
/// commented out on the line between. So the set this builds never takes a symbol, and
/// [`IntegerSet::symbols`] is `0` on every answer.
///
/// ⛔ A DYNAMIC BOUND IS THE REFUSAL, on both loop kinds (`:289` and `:298`). `None` here is the
/// reference's `LogicalResult::failure()`, and the caller's fallback is a different lowering, not a
/// looser set.
#[must_use]
pub fn time_set(loops: &[LoopBound]) -> Option<IntegerSet> {
    let mut constraints = Vec::with_capacity(2 * loops.len());
    for (i, bound) in loops.iter().enumerate() {
        // `if (affine_for.hasConstantUpperBound())` .. `else return failure()`.
        let LoopBound::Constant(ub) = *bound else {
            return None;
        };
        let id = AffineExpr::dim(u32::try_from(i).ok()?);
        // `exprs.push_back(id);  // id >= 0`
        constraints.push(Constraint {
            expr: id.clone(),
            is_equality: false,
        });
        // `exprs.push_back(affine_for.getConstantUpperBound() - id - 1);`, which normalises to
        // `-id + (ub - 1) >= 0` — the same spelling `from_sizes` uses for its upper half.
        constraints.push(Constraint {
            expr: id.times(-1).plus(AffineExpr::Const(ub - 1)),
            is_equality: false,
        });
    }
    Some(IntegerSet {
        // `IntegerSet::get(ndims, 0, exprs, eq_flags)` — `ndims = loops.size()`.
        dims: u32::try_from(loops.len()).ok()?,
        symbols: 0,
        constraints,
    })
}

/// Replaces: e069_areEpiloguesInLoops
///
/// **069/110** `SNTransferLowering::areEpiloguesInLoops` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1464` (24L).
///
/// DOES ANY OF THESE LOOPS HAVE A BOUND THAT IS NOT A LITERAL — i.e. does the transfer have an
/// epilogue the lowering must build a second, shorter shape for.
///
/// ⛔⛔ THE WHOLE FUNCTION IS [`loop_upper_bound`] TWENTY-FOUR LINES LONG. The reference's
/// `continue` / `return true` arms are exactly "constant" and "not constant" over the same
/// four-branch dispatch entry 066 runs, and its third arm — `llvm_unreachable("Unknown
/// for-loops")` (`:1481`) — is that function's `None`, which the caller has already had to resolve
/// to build this slice. Once the answer is a value, this is a predicate over it.
///
/// ⭐ AN EMPTY LOOP LIST IS `false`, which is the reference's fall-through at `:1486`: no loops, no
/// epilogue.
#[must_use]
pub fn epilogues_in_loops(loops: &[LoopBound]) -> bool {
    loops.contains(&LoopBound::Dynamic)
}

/// Replaces: e035_constructTimeOrder
///
/// THE TIME ORDER OF A COMPOSITE TRANSFER — the REVERSAL permutation over its loops,
/// `(d0, .., dn) -> (dn, .., d0)` (`SNTransferLowering.cpp:206-217`).
///
/// ⛔⛔ IT RETURNS `LogicalResult::failure()` UNCONDITIONALLY (`:216`) AND HAS NO CALLER IN THE TREE.
/// The map it writes to its out-parameter is therefore the whole of its behaviour; answering [`None`]
/// to mirror the failure would leave it with none at all.
///
/// ⚠️ AN EMPTY LOOP LIST IS [`None`] — `AffineMap::getPermutationMap({})` asserts on an empty
/// permutation vector (`mlir/lib/IR/AffineMap.cpp:262`), so a zero-loop transfer has no time order
/// rather than the zero-dim map. The loop list is read for its LENGTH only.
#[must_use]
pub fn time_order(composite_loops: usize) -> Option<AffineMap> {
    if composite_loops == 0 {
        return None;
    }
    let dims = u32::try_from(composite_loops).ok()?;
    Some(AffineMap {
        // `getMultiDimMapWithTargets(*max_element(permutation) + 1, ..)`.
        dims,
        syms: 0,
        results: (0..dims).rev().map(AffineExpr::dim).collect(),
    })
}

/// ONE ENTRY OF `TransferNode::UnitView::LoopInfo` AS THE TIME ADDRESS MAP READS IT
/// (`dsc/dsc2.h:500-505`).
///
/// ⛔ NOT [`LoopStride`], WHOSE `size_idx` CANNOT BE `-1` AND WHOSE `iv` IS A VALUE: here the loop's
/// dimension is POSITIONAL — `dims[i]`, the map's own `d<i>` — and `-1` is a loop that addresses
/// nothing.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct CompositeLoop {
    /// `sizeIdx_` — [`None`] is the reference's `-1`.
    pub size_idx: Option<usize>,
    /// `elemOffset_`, in elements.
    pub elem_offset: i64,
}

/// Replaces: e036_constructTimeAddressMap
///
/// THE ADDRESS ONE TIME STEP LANDS AT — one result per OUTPUT dim, summing each composite loop's own
/// `d<i>` times its element offset (`SNTransferLowering.cpp:224-252`).
///
/// ⛔⛔ THE DIMENSION IS THE LOOP'S POSITION, NOT ITS `sizeIdx_` (`:1261` of the extract):
/// `base_address_exprs[idx] + elemOffset * dims[i]` reads `i` for the variable and `idx` only for
/// which result it lands in, so two loops addressing one dim accumulate into one result.
///
/// ⛔ A RESULT NO LOOP ADDRESSES STAYS THE CONSTANT `0` (`:1250-1252`) — the map's arity is
/// `output_dims`, never the loop count.
///
/// ⚠️ [`None`] IS THE REFERENCE'S OUT-OF-BOUNDS READ: `dims[i]` for `i >= input_dims` and
/// `base_address_exprs[idx]` for `idx >= output_dims` are both unchecked there.
#[must_use]
pub fn time_address_map(
    input_dims: u32,
    output_dims: usize,
    composite_loops: &[CompositeLoop],
) -> Option<AffineMap> {
    let mut results = vec![AffineExpr::Const(0); output_dims];
    for (i, walk) in composite_loops.iter().enumerate() {
        let Some(idx) = walk.size_idx else {
            continue;
        };
        let dim = AffineExpr::dim(u32::try_from(i).ok().filter(|at| *at < input_dims)?);
        let term = match walk.elem_offset {
            0 => AffineExpr::Const(0),
            1 => dim,
            offset => dim.times(offset),
        };
        let slot = results.get_mut(idx)?;
        // `expr + term`, with `simplifyAdd`'s constant-lhs canonicalisation: `0 + t` is `t`.
        *slot = match (slot.clone(), term) {
            (AffineExpr::Const(0), new) => new,
            (acc, AffineExpr::Const(0)) => acc,
            (acc, new) => acc.plus(new),
        };
    }
    Some(AffineMap {
        // `AffineMap::get(input_dims, 0, base_address_exprs, context)`.
        dims: input_dims,
        syms: 0,
        results,
    })
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 067/110 — WHICH ELEMENTS OF THE VIEW ONE UNIT-TIME TRANSFER TOUCHES
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// ONE CHUNKED DIMENSION OF A UNIT-TIME TRANSFER — `TransferNode::SizeAndIndex` (`dsc/dsc2.h:820`).
///
/// ⛔ THE `-1`s ARE ABSENCE, NOT INDICES. `srcSizeIdx_` and `dstSizeIdx_` both default to `-1`
/// (`:822`) and the reference compares them against a `dim_id` that counts from zero, so the
/// sentinel works only because it can never be a valid position. An [`Option`] says that outright,
/// and makes "this chunk is not matched on the side being asked about" a case the match has to
/// handle.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct ChunkDim {
    /// `sizeDim_.size_` — how many elements of this dimension one chunk covers.
    pub size: i64,
    /// `srcSizeIdx_` — which position of the SOURCE view this chunk is a chunk of.
    pub src_index: Option<u32>,
    /// `dstSizeIdx_` — the same for the DESTINATION view.
    pub dst_index: Option<u32>,
}

/// WHICH SIDE'S VIEW POSITIONS A CHUNK IS MATCHED ON — the reference's `bool is_load`.
///
/// ⭐ THE FLAG IS READ FOUR TIMES IN ONE FUNCTION (`:340`, `:344`, `:355`, `:359`) and selects the
/// same field of the same record every time, so it is one operation on the record rather than a
/// boolean the body keeps re-testing.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum TransferSide {
    /// `is_load == true` — positions come from `srcSizeIdx_`.
    Load,
    /// `is_load == false` — positions come from `dstSizeIdx_`.
    Store,
}

impl TransferSide {
    /// The view position this chunk occupies on this side, if any.
    #[must_use]
    pub const fn index_of(self, chunk: &ChunkDim) -> Option<u32> {
        match self {
            TransferSide::Load => chunk.src_index,
            TransferSide::Store => chunk.dst_index,
        }
    }
}

/// Replaces: e067_constructLoadOrStoreSet
///
/// **067/110** `SNTransferLowering::constructLoadOrStoreSet` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:314` (90L).
///
/// THE SET OF VIEW ELEMENTS ONE UNIT-TIME TRANSFER TOUCHES: every view position is pinned to zero
/// unless a chunk size or a chunk stride claims it, and a claimed position spans its chunk count.
///
/// # ⛔⛔ THE CONSTRAINTS ARE **GROUPED**, INEQUALITIES FIRST — NOT INTERLEAVED PER DIMENSION
///
/// The body accumulates `ineq_exprs` and `eq_exprs` separately and splices them in that order at
/// `:392-393`, then fills the flags to match (`:395-397`). So for view sizes claimed as
/// `[span, pinned, span]` the reference emits
/// `(d0 >= 0, -d0 + n >= 0, d2 >= 0, -d2 + m >= 0, d1 == 0)`, while
/// [`IntegerSet::from_sizes`] would emit the same five constraints in DIMENSION order. Same point
/// set, different printed `affine_set<>`, and this is the one the reference writes for a load or a
/// store — so `from_sizes` is not reusable here either. See [`time_set`], which is inequality-only
/// for the same reason.
///
/// # ⛔ `view_sizes` IS READ FOR ITS **LENGTH** AND NOTHING ELSE
///
/// The body walks `dim_id` over `0 .. view_sizes.size()` and never reads `view_sizes[dim_id]` — not
/// its `dim_`, not its `size_`. The extents come from the chunk records; the view supplies only the
/// RANK of the set (`:333`, `:399`). Taking a `&[Size]` here would suggest the extents matter and
/// invite a caller to fix a mismatch that cannot exist.
///
/// # ⛔ A STRIDED DIMENSION IS MEASURED IN CHUNKS, NOT IN ELEMENTS
///
/// `size = (idx_in_chunk_stride != -1) ? num_chunk_strides : ..sizeDim_.size_` (`:375-379`): a
/// dimension the transfer STRIDES over spans the number of chunks, and the stride record's own
/// `size_` is never read. Reading the stride's extent instead would give the set the element count
/// of one chunk where the reference gives it the count of chunks.
///
/// # ⛔ AND THE TWO REFUSALS BECOME TWO DIFFERENT SHAPES, BECAUSE THEY ARE DIFFERENT KINDS OF FACT
///
/// *"Currently supports chunk strides with striding over a single dimension"* (`:325-331`) is a
/// property of the ARGUMENT — so the argument is an [`Option<&ChunkDim>`] and a list of two cannot
/// be handed in. `!empty() && size() > 1` is then the same predicate as `size() > 1`, and the
/// reference's first conjunct is redundant.
///
/// *"A dimension cannot be present in both chunk size and stride"* (`:368-372`) is a property of
/// the two lists TOGETHER at one position, discoverable only by walking them, so it stays a typed
/// absence in the result.
#[must_use]
pub fn load_or_store_set(
    chunk_sizes: &[ChunkDim],
    chunk_stride: Option<&ChunkDim>,
    view_rank: u32,
    side: TransferSide,
    num_chunk_strides: i64,
) -> Option<IntegerSet> {
    let mut ineq_exprs = Vec::new();
    let mut eq_exprs = Vec::new();

    for dim_id in 0..view_rank {
        let id = AffineExpr::dim(dim_id);

        // `find index of dim_id in unit time transfer chunk size` — FIRST match wins (`:339-350`).
        let in_chunk_size = chunk_sizes
            .iter()
            .find(|chunk| side.index_of(chunk) == Some(dim_id));
        // The same walk over a stride list that cannot hold more than one record.
        let in_chunk_stride = chunk_stride.filter(|chunk| side.index_of(chunk) == Some(dim_id));

        // `if (idx_in_chunk_size != -1 && idx_in_chunk_stride != -1)` — the second refusal.
        if in_chunk_size.is_some() && in_chunk_stride.is_some() {
            return None;
        }

        let size = match (in_chunk_stride, in_chunk_size) {
            // ⛔ THE STRIDE ARM MEASURES CHUNKS. See above.
            (Some(_), _) => num_chunk_strides,
            (None, Some(chunk)) => chunk.size,
            // `} else { eq_exprs.push_back(id); }` — a position no chunk claims is pinned.
            (None, None) => {
                eq_exprs.push(Constraint {
                    expr: id,
                    is_equality: true,
                });
                continue;
            }
        };

        if size > 1 {
            // `id >= 0` and `size - id - 1 >= 0`.
            ineq_exprs.push(Constraint {
                expr: id.clone(),
                is_equality: false,
            });
            ineq_exprs.push(Constraint {
                expr: id.times(-1).plus(AffineExpr::Const(size - 1)),
                is_equality: false,
            });
        } else {
            // `id == 0` — a claimed dimension of extent one is still a point.
            eq_exprs.push(Constraint {
                expr: id,
                is_equality: true,
            });
        }
    }

    // `exprs.insert(.., ineq_exprs)` then `exprs.insert(.., eq_exprs)`.
    ineq_exprs.extend(eq_exprs);
    Some(IntegerSet {
        // `IntegerSet::get(view_sizes.size(), 0, exprs, eq_flags)`.
        dims: view_rank,
        symbols: 0,
        constraints: ineq_exprs,
    })
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 037/110 — THE NEAREST LOOP WALKING A DIM AT THE STAGE THIS TRANSFER NEEDS
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// THE FOUR `dataStageDimToVal_compView_st(dim, comp_)` READINGS ONE LOOP NODE ANSWERS FOR ONE DIM —
/// its `denId_` stage's start and end slice, and its `numId_` stage's.
///
/// ⛔ [`None`] IS THE REFERENCE'S `-1`, and on the QUERYING node it means *matches anything*:
/// `is_any_of(ss_val, -1, p_den_ss_val)` (`SNTransferLowering.cpp:694`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct DimStageVals {
    /// `ss_` of `denId_`.
    pub den_ss: Option<i32>,
    /// `el_` of `denId_`.
    pub den_el: Option<i32>,
    /// `ss_` of `numId_`.
    pub num_ss: Option<i32>,
    /// `el_` of `numId_`.
    pub num_el: Option<i32>,
}

/// ONE NODE OF THE `getOwnerLoop()` CHAIN, as far as entry 037 reads it.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct DimChainNode<'a, N> {
    /// The node itself — what the reference returns.
    pub node: &'a N,
    /// `dims_`, where MEMBERSHIP is the whole test — unlike
    /// [`super::control_flow::parent_loop`]'s slice equality.
    pub dims: &'a [PrimaryDim],
    /// The four readings, for the dim being asked about.
    pub stages: DimStageVals,
}

/// Replaces: e037_getImmediateParentWithMatchingDim
///
/// THE NEAREST NODE THAT WALKS `dim` AT THE QUERY'S OWN `denId_` SLICE AND WHOSE `numId_` STAGE DOES
/// NOT SPLIT (`SNTransferLowering.cpp:670-702`).
///
/// ⛔⛔ THE QUERY IS THE CHAIN HEAD'S OWN `denId_` READING (`:676-680`) — which is why it is not a
/// separate argument. `auto *parent = node` starts the walk AT the node, so a node that walks the dim
/// itself is its own answer and the name *parent* is not a claim about the result.
///
/// ⛔ THE `numId_` TEST IS ON THE **CANDIDATE**, NOT THE QUERY (`:695`): `p_num_ss == p_num_el` rejects
/// an ancestor whose numerator stage differs between start and end, however well its `denId_` matches.
///
/// The chain is mechanism — `getOwnerLoop()`'s null root — so `chain` IS it, NEAREST FIRST, and empty
/// for the reference's null node (`:672`).
#[must_use]
pub fn immediate_parent_with_matching_dim<'c, N>(
    chain: &'c [DimChainNode<'c, N>],
    dim: PrimaryDim,
) -> Option<&'c N> {
    let query = chain.first()?.stages;
    chain
        .iter()
        .find(|candidate| {
            candidate.dims.contains(&dim)
                && (query.den_ss.is_none() || query.den_ss == candidate.stages.den_ss)
                && (query.den_el.is_none() || query.den_el == candidate.stages.den_el)
                && candidate.stages.num_ss == candidate.stages.num_el
        })
        .map(|candidate| candidate.node)
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 068/110 — THE LOOPS A CONTIGUOUS TRANSFER NEEDS THAT NO SCHEDULE LOOP SUPPLIES
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// ONE DIMENSION OF A UNIT VIEW — `ScheduleNode::Size` (`dsc/dsc2.h:486`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct ViewSize {
    /// `dim_`.
    pub dim: PrimaryDim,
    /// `size_`.
    pub size: i64,
}

/// HOW MANY CONTIGUOUS TRANSFERS A DIMENSION COSTS IN THE STEADY STATE AND IN THE EPILOGUE.
///
/// ⛔⛔ THE TWO ARE A PAIR EVERYWHERE THIS LOWERING TOUCHES THEM, and whether they are EQUAL is what
/// decides which kind of loop gets built: `sticks_src_ss`/`sticks_src_el` and
/// `src_sticks_ss_per_dim`/`src_sticks_el_per_dim` are four members read, divided, compared and
/// decremented in lockstep (`SNTransferLowering.hpp:63-66`). Two parallel maps let one be updated
/// and the other forgotten; one record of two fields cannot be half-updated.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct StickCounts {
    /// `..._ss` — the steady state.
    pub steady: i64,
    /// `..._el` — the epilogue.
    pub epilogue: i64,
}

/// `transfer_->replicationFactor_` (`dsc/dsc2.h:834`) — AND IT IS A DIVISOR.
///
/// ⛔ THE `DT_CHECK` THE REFERENCE DOES NOT HAVE IS THIS CONSTRUCTOR. `record_ss->second / factor`
/// at `:728-729` divides by the member directly; the field defaults to `1` but nothing in the type
/// stops a schedule from leaving it at zero, and the division is then a fault inside a lowering.
/// Refusing the zero once, here, is the only place it can be refused before it is used.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct Replication(i64);

impl Replication {
    /// `replicationFactor_`, which must be positive to be a divisor.
    #[must_use]
    pub const fn checked(factor: i64) -> Option<Replication> {
        if factor <= 0 {
            return None;
        }
        Some(Replication(factor))
    }

    /// The factor itself.
    #[must_use]
    pub const fn get(self) -> i64 {
        self.0
    }
}

/// THE CONTIGUOUS-TRANSFER COUNTS A TRANSFER CARRIES — `src_sticks_ss_per_dim` and
/// `src_sticks_el_per_dim` zipped, plus the whole-transfer `sticks_src_ss`/`sticks_src_el`.
///
/// ⛔ THE PER-DIM RECORDS ARE **MUTATED IN PLACE** BY ENTRY 068, twice each: `OUT` is divided by the
/// replication factor (`:728-729`) and every dim that gets a loop has the view's own extent
/// subtracted from it (`:748-749`). Those writes are the function's second output and a later
/// lowering reads them back, so the argument is `&mut` rather than a copy.
///
/// ⭐ A `Vec` OF PAIRS RATHER THAN A MAP, because the reference's `std::unordered_map` has no order
/// and every access here is a keyed lookup — see [`super::compute::dictionary_order`], which exists
/// because the reference's map order is not reproducible.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct ContiguousSticks {
    per_dim: Vec<(PrimaryDim, StickCounts)>,
    whole: StickCounts,
}

impl ContiguousSticks {
    /// The four members, as one record.
    #[must_use]
    pub fn new(whole: StickCounts, per_dim: Vec<(PrimaryDim, StickCounts)>) -> ContiguousSticks {
        ContiguousSticks { per_dim, whole }
    }

    /// `src_sticks_ss_per_dim.find(dim)` and its `_el` twin, as one lookup.
    #[must_use]
    pub fn per_dim(&self, dim: PrimaryDim) -> Option<StickCounts> {
        self.per_dim
            .iter()
            .find(|(walked, _)| *walked == dim)
            .map(|(_, counts)| *counts)
    }

    /// `sticks_src_ss` and `sticks_src_el`.
    #[must_use]
    pub const fn whole(&self) -> StickCounts {
        self.whole
    }

    fn per_dim_mut(&mut self, dim: PrimaryDim) -> Option<&mut StickCounts> {
        self.per_dim
            .iter_mut()
            .find(|(walked, _)| *walked == dim)
            .map(|(_, counts)| counts)
    }
}

/// Replaces: e038_areEpiloguesInTransferSizes
///
/// DOES ANY DIM'S STEADY-STATE STICK COUNT DISAGREE WITH ITS EPILOGUE'S — the per-dim twin of
/// [`epilogues_in_loops`] (`SNTransferLowering.cpp:1491-1502`).
///
/// ⛔⛔ A DIM WHERE NEITHER COUNT EXCEEDS ONE CANNOT REPORT AN EPILOGUE: the outer test is
/// `ss_val > 1 || el_val > 1` (`:1497`), so `(1, 0)` — one steady stick and none in the epilogue — is
/// skipped before the inequality is asked. Testing `ss != el` alone would answer `true` there.
///
/// ⚠️ THE WHOLE-TRANSFER PAIR IS NOT READ, only `src_sticks_ss_per_dim` and its `_el` twin.
#[must_use]
pub fn epilogues_in_transfer_sizes(sticks: &ContiguousSticks) -> bool {
    sticks.per_dim.iter().any(|(_, counts)| {
        (counts.steady > 1 || counts.epilogue > 1) && counts.steady != counts.epilogue
    })
}

/// ONE LOOP ENTRY 068 DECIDED TO BUILD — `ScheduleNode::UnitView::LoopInfo` (`dsc/dsc2.h:500`)
/// paired with the `outer_loop_sizes` entry that was pushed beside it.
///
/// ⛔ THE TWO VECTORS ARE INDEXED BY THE SAME `i` IN THE EMISSION LOOP (`:774-776` reads
/// `outer_loop_sizes[i]` and `implicit_loops[i]` in one breath), so they are one list here. Two
/// lists that must stay the same length is the shape that lets a `push` be forgotten.
///
/// ⭐ `elemOffset_` IS NOT A FIELD BECAUSE IT IS THE CONSTANT `1`. All three sites that build a
/// `LoopInfo` in this function set `loop_info.elemOffset_ = 1` (`:737`, `:768`) and nothing here
/// varies it.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct ImplicitLoop {
    /// `sizeIdx_` — the view position this loop walks. `None` is the reference's `-1`, which only the
    /// dummy loop of the empty-view branch carries (`:766`).
    pub size_index: Option<usize>,
    /// `dim_`. `None` is `PrimaryDimTypesCount`, the unset default — again only the dummy loop, whose
    /// `LoopNode` is default-constructed with no dims at all (`:765`).
    pub dim: Option<PrimaryDim>,
    /// The `outer_loop_sizes` pair: the steady-state and epilogue trip counts, BEFORE the view's
    /// extent is subtracted from the record they came from (`:741` precedes `:748`).
    pub extents: StickCounts,
}

/// Replaces: e068_constructImplicitLoopsForContiguousTransfer
///
/// **068/110** `SNTransferLowering::constructImplicitLoopsForContiguousTransfer` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:707` (137L), first half (`:713-772`).
///
/// WHICH LOOPS A CONTIGUOUS TRANSFER NEEDS BEYOND THE ONES THE SCHEDULE ALREADY WALKS — the view
/// positions past the unit-time chunk that still carry more than one contiguous transfer.
///
/// # ⛔ `ctgs_transfer_sizes` IS A DEAD PARAMETER
///
/// The reference's fifth argument (`:711`, declared at `SNTransferLowering.hpp:207`) is never read
/// and never written in the whole 137-line body. Every count comes from and goes back to the MEMBERS
/// `src_sticks_ss_per_dim` / `src_sticks_el_per_dim` / `sticks_src_ss` / `sticks_src_el` — verified
/// by grepping the body for the name, which occurs exactly once, in the signature. Carrying it
/// forward would be a parameter every caller has to invent a value for.
///
/// # ⛔ `unit_time_transfer` IS READ FOR ITS **LENGTH** ONLY
///
/// `int unit_time_dims = unit_time_transfer.size();` (`:722`) is its single use: it is where the
/// walk over the view STARTS, because the positions below it are the ones the unit-time transfer
/// itself already covers. The records are never inspected.
///
/// # ⛔ `OUT` IS DIVIDED BY THE REPLICATION FACTOR, AND ONLY `OUT`
///
/// `if (view_sizes[i].dim_ == PrimaryDimTypes::OUT)` (`:727-730`) — a replicated transfer sends the
/// same output features to several destinations, so its own count of contiguous transfers is the
/// per-destination one. The division is integer and happens BEFORE the `> 1` test, so a dim whose
/// count divides down to one gets no loop at all: the reference's own comment is *"avoid unit size
/// loops or zero loops after substituition"* (`:732`).
///
/// # ⛔ THE `DT_ERROR` AND THE `DT_CHECK_MSG` ARE TYPED ABSENCES, NOT ABORTS
///
/// *"view dims and contigous transfer dim didn't match"* (`:753`) and *"Number of contiguous
/// transfers should be same in steady state/epilouge state"* (`:759-761`) are both `DT_ERROR` /
/// `DT_CHECK_MSG`, which is `DT_CHECK_MSG(false, ..)` and raises a `DtException`
/// (`util/dt_exception.hpp:121`) from inside a lowering. Here they are `None`, which the caller
/// resolves on the same path as the function's own `LogicalResult::failure()`.
///
/// ⛔ THE EMPTY-VIEW BRANCH BUILDS AT MOST ONE LOOP, and only when `sticks_src_ss > 1` — a whole
/// transfer that fits in one contiguous burst needs no loop, and one that does not is guarded to
/// have no epilogue, so the loop it gets can only ever be the constant-bound kind.
pub fn implicit_loops_for_contiguous_transfer(
    view_sizes: &[ViewSize],
    unit_time_dims: usize,
    sticks: &mut ContiguousSticks,
    replication: Replication,
) -> Option<Vec<ImplicitLoop>> {
    let mut implicit_loops = Vec::new();

    if view_sizes.is_empty() {
        // `DT_CHECK_MSG(sticks_src_ss == sticks_src_el, ..)`.
        let whole = sticks.whole;
        if whole.steady != whole.epilogue {
            return None;
        }
        if whole.steady > 1 {
            // `create outer dummy loop` — no view position and no dim.
            implicit_loops.push(ImplicitLoop {
                size_index: None,
                dim: None,
                extents: whole,
            });
        }
        return Some(implicit_loops);
    }

    // `for (int i = unit_time_dims; i < view_sizes.size(); i++)`.
    for (i, view) in view_sizes.iter().enumerate().skip(unit_time_dims) {
        // `src_sticks_ss_per_dim.find(view_sizes[i].dim_) == end()` is the `DT_ERROR`.
        let counts = sticks.per_dim_mut(view.dim)?;

        if view.dim == PrimaryDim::Out {
            counts.steady /= replication.get();
            counts.epilogue /= replication.get();
        }

        // `if (record_ss->second > 1 || record_el->second > 1)`.
        if counts.steady > 1 || counts.epilogue > 1 {
            implicit_loops.push(ImplicitLoop {
                size_index: Some(i),
                dim: Some(view.dim),
                extents: *counts,
            });
            // `record_ss->second -= view_sizes[i].size_;` and its `_el` twin.
            counts.steady -= view.size;
            counts.epilogue -= view.size;
        }
    }

    Some(implicit_loops)
}

/// THE PARENT LOOP OF A REPEATED DIM — `SNTransferLowering.cpp:785-793`.
///
/// # ⛔⛔ THE SAME WALK AS ENTRY 018, WITH THE OPPOSITE TIE-BREAK
///
/// `dims_[j] == dim` then `record.at(ndims - j - 1)` is character for character
/// [`super::control_flow::mlir_loop_from_sn_loop_node`] — the same mirrored index, for the same
/// reason (element 0 of the record is the OUTERMOST loop while `dims_[0]` is the INNERMOST dim). But
/// this copy has **no `break`**: it keeps assigning, so the LAST matching `j` wins. Entry 018 and
/// entry 028 `return` on the first.
///
/// For a loop node that names a dimension once the two agree. For a SPLIT BAND that names it twice,
/// entry 018 answers the innermost of the two loops and this answers the OUTERMOST — and the value
/// it feeds is the induction variable a `cmpi` compares against the band's last iteration, so the
/// difference is which of two nested loops decides that a transfer is in its epilogue. Recorded as
/// a divergence between two copies of one walk, not normalised away.
///
/// ⛔ `.at()` ON BOTH LOOKUPS IS A THROW IN THE REFERENCE. `dsc_loops_to_mlir_loops_map_.at(parent)`
/// throws for a parent never recorded, and `.at(ndims - j - 1)` throws when the record holds fewer
/// loops than the node has dims. Both are `None` here, which is also where the reference's
/// `DT_CHECK("parent loop in implicit loops cannot be empty" && parent_loop)` (`:795`) lands.
#[must_use]
pub fn outermost_mlir_loop_for_dim<'l, L>(
    dims: &[PrimaryDim],
    loops: &'l [L],
    dim: PrimaryDim,
) -> Option<&'l L> {
    let mut found = None;
    for (j, walked) in dims.iter().enumerate() {
        if *walked == dim {
            // `at(ndims - j - 1)`, with the reference's unchecked subtraction made checked.
            found = loops.get(dims.len().checked_sub(j + 1)?);
        }
    }
    found
}

/// THE NEST ENTRY 068 EMITS, AND THE LOOP HANDLES ITS CALLER HAS TO RECORD.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct ImplicitNest {
    /// The ops at the level the reference's builder started at: the outermost loop, with everything
    /// else inside it.
    pub ops: Vec<DfirOp>,
    /// `(*dsc_loops_to_mlir_loops_map_)[implicit_loops[i].loop_].push_back(loop)` (`:781`, `:838`) —
    /// the induction variable of the loop built for `implicit_loops[i]`, in that list's own order.
    ///
    /// ⭐ AN INDUCTION VARIABLE **IS** THE ISLAND'S HANDLE ON A LOOP IN THAT MAP:
    /// [`super::dsc_lowering::mlir_loop_from_loop_node`] instantiates entry 018's generic `L` at
    /// [`Val`] for exactly this map.
    pub ivs: Vec<Val>,
}

/// Replaces: e068_constructImplicitLoopsForContiguousTransfer
///
/// **068/110** `SNTransferLowering::constructImplicitLoopsForContiguousTransfer` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:707` (137L), second half (`:774-840`).
///
/// THE LOOPS THEMSELVES, NESTED. `body` is what the reference's builder would have gone on to emit
/// once it had descended through all of them.
///
/// # ⛔⛔ THE LIST IS WALKED **BACKWARDS**, SO ENTRY `0` IS THE INNERMOST LOOP
///
/// `for (int i = outer_loop_sizes.size() - 1; i >= 0; i--)` with
/// `builder.setInsertionPointToStart(loop.getBody())` at the end of each iteration (`:774`, `:780`,
/// `:837`): the FIRST loop the derivation pushed is built LAST and therefore sits deepest. Walking
/// the list forwards would invert the whole nest — and since the outer positions are the view's
/// higher dims, that is an addressing order, not a preference.
///
/// # ⛔⛔ THE TWO ARMS ARE DIFFERENT LOOP KINDS, AND ONLY ONE OF THEM IS NAMED
///
/// `ss == el` gives a plain `affine.for 0 to ss` carrying
/// `dbgName = "ImplicitLoopForContiguousTransfer(<transfer name>)"` (`:777-779`). `ss != el` gives
/// an `scf.for` whose upper bound is an `arith.select` between the two counts, keyed on whether the
/// PARENT loop is on its last iteration — and `scf::ForOp::create` at `:836` sets no `dbgName` at
/// all. That asymmetry is the reference's; the `scf` loops it produces are exactly the input
/// `TransformLoopToLegalizeForSentientLowering` exists to remove, and that pass copies the name it
/// finds — so an unnamed one arrives at the pass unnamed.
///
/// ⛔ SO THIS BRIDGE **DOES** EMIT [`scf::Op::For`]. That variant's own note says it is an input op
/// the bridge does not build, which was true of every unit ported before this one.
///
/// # ⭐ THE VALUES ARE MINTED IN THE REFERENCE'S ORDER AND THE NEST IS ASSEMBLED AFTERWARDS
///
/// A nest held as a value has to be built innermost-first, while the reference's builder walks
/// outermost-first and mints as it goes. Doing both in one pass would renumber every SSA name in the
/// emitted text. So the pieces are minted in the reference's order (`i` descending) and the nest is
/// folded together from the innermost end in a second pass.
///
/// ⛔ THE `scf` ARM'S CONSTANTS LAND IN THE **ENCLOSING** LOOP'S BODY, before the loop they bound,
/// because that is where the builder's insertion point is when they are created (`:803`, `:824-831`).
///
/// ⛔ A LOOP WITH NO PARENT IS THE REFUSAL, on all four of the reference's stops: the
/// `DT_CHECK_MSG(parent_loops[i] != nullptr, ..)` at `:789-791`, the `DT_CHECK` at `:795`, an
/// `affine.for` parent without CONSTANT BOUNDS at `:804` — note `hasConstantBounds()`, both bounds,
/// not just the upper one entries 066 and 069 ask about — and a parent that is neither loop kind at
/// `:820`, which the reference's own comment calls unreachable by construction.
pub fn emit_implicit_loops_for_contiguous_transfer<'s>(
    vals: &mut Values,
    implicit_loops: &[ImplicitLoop],
    transfer_name: &str,
    parent_loop: impl Fn(PrimaryDim) -> Option<&'s DfirOp>,
    body: impl FnOnce(&mut Values, &[Val]) -> Vec<DfirOp>,
) -> Option<ImplicitNest> {
    /// One level of the nest, with everything it needs already minted.
    enum Level {
        /// The `ss == el` arm.
        Affine { extent: i64 },
        /// The `ss != el` arm: the ops that precede the loop, and its three operands.
        Scf {
            prefix: Vec<DfirOp>,
            lo: Val,
            hi: Val,
            step: Val,
        },
    }

    let mut levels: Vec<(usize, Val, Level)> = Vec::with_capacity(implicit_loops.len());

    // ── PASS ONE: mint in the reference's order, `i` from the last entry down to the first ──
    for (i, implicit) in implicit_loops.iter().enumerate().rev() {
        let StickCounts { steady, epilogue } = implicit.extents;

        if steady == epilogue {
            let iv = vals.mint();
            levels.push((i, iv, Level::Affine { extent: steady }));
            continue;
        }

        // A loop whose two counts differ needs a parent to compare against, so it needs a dim to
        // find that parent by — which the dummy loop of the empty-view branch has not got.
        let parent = parent_loop(implicit.dim?)?;
        let mut prefix = Vec::new();

        let (parent_iv, parent_last) = match parent {
            DfirOp::Affine(affine::Op::For { iv, lo, hi, .. }) => {
                // `if (affine_for.hasConstantBounds())` — BOTH bounds.
                let (affine::Bound::Const(_), affine::Bound::Const(ub)) = (lo, hi) else {
                    return None;
                };
                // `parent_loop_last_val = arith::ConstantIndexOp::create(builder, loc, ub - 1)`.
                let last = vals.mint();
                prefix.push(DfirOp::Arith(arith::Op::Constant {
                    result: last,
                    value: ub - 1,
                }));
                (*iv, last)
            }
            DfirOp::Scf(scf::Op::For { iv, hi, .. }) => {
                // `val_one`, then `SubIOp(scf_for.getUpperBound(), val_one)` — the bound is an
                // operand here, so "one less than it" has to be computed rather than written down.
                let one = vals.mint();
                prefix.push(DfirOp::Arith(arith::Op::Constant {
                    result: one,
                    value: 1,
                }));
                let last = vals.mint();
                prefix.push(DfirOp::Arith(arith::Op::SubI(IntBinary {
                    result: last,
                    lhs: *hi,
                    rhs: one,
                    ty: ScalarTy::Index,
                })));
                (*iv, last)
            }
            _ => return None,
        };

        // `cond = CmpIOp(slt, parent_loop_iv, parent_loop_last_val)` — TRUE on every iteration but
        // the parent's last, which is the one the epilogue count belongs to.
        let cond = vals.mint();
        prefix.push(DfirOp::Arith(arith::Op::Compare {
            result: cond,
            predicate: CmpIPredicate::Slt,
            lhs: parent_iv,
            rhs: parent_last,
            ty: ScalarTy::Index,
        }));

        let ss_val = vals.mint();
        prefix.push(DfirOp::Arith(arith::Op::Constant {
            result: ss_val,
            value: steady,
        }));
        let el_val = vals.mint();
        prefix.push(DfirOp::Arith(arith::Op::Constant {
            result: el_val,
            value: epilogue,
        }));
        // `ub = SelectOp(cond, ss_val, el_val)`.
        let hi = vals.mint();
        prefix.push(DfirOp::Arith(arith::Op::Select {
            result: hi,
            condition: cond,
            true_value: ss_val,
            false_value: el_val,
            ty: ScalarTy::Index,
        }));
        let lo = vals.mint();
        prefix.push(DfirOp::Arith(arith::Op::Constant {
            result: lo,
            value: 0,
        }));
        let step = vals.mint();
        prefix.push(DfirOp::Arith(arith::Op::Constant {
            result: step,
            value: 1,
        }));
        let iv = vals.mint();
        levels.push((
            i,
            iv,
            Level::Scf {
                prefix,
                lo,
                hi,
                step,
            },
        ));
    }

    // ── THE BODY, BETWEEN THE PASSES, WITH THE NEST'S OWN INDUCTION VARIABLES ──
    // ⛔ THAT IS BOTH THE REFERENCE'S MINT ORDER AND ITS DATA FLOW: its builder descends through the
    // loops it has just created, so whatever is emitted inside them is minted after every `iv` — and
    // those `iv`s are read there, because a caller that prefixes these loops onto its `outer_loops`
    // strides its base address against them (`:5768-5770`).
    //
    // `levels` was pushed with `i` descending, so reversing it walks innermost outward — which is
    // also `i` ASCENDING, so `ivs` comes out in `implicit_loops` order by construction.
    let ivs: Vec<Val> = levels.iter().rev().map(|(_, iv, _)| *iv).collect();

    // ── PASS TWO: fold the nest together from the innermost end ──
    let mut current = body(vals, &ivs);
    for (_, iv, level) in levels.into_iter().rev() {
        let (mut ops, loop_op) = match level {
            Level::Affine { extent } => (
                Vec::new(),
                DfirOp::Affine(affine::Op::For {
                    iv,
                    lo: affine::Bound::Const(0),
                    hi: affine::Bound::Const(extent),
                    carried: Vec::new(),
                    body: current,
                    dbg_name: Some(format!(
                        "ImplicitLoopForContiguousTransfer({transfer_name})"
                    )),
                }),
            ),
            Level::Scf {
                prefix,
                lo,
                hi,
                step,
            } => (
                prefix,
                DfirOp::Scf(scf::Op::For {
                    iv,
                    lo,
                    hi,
                    step,
                    carried: Vec::new(),
                    body: current,
                    dbg_name: None,
                }),
            ),
        };
        ops.push(loop_op);
        current = ops;
    }

    Some(ImplicitNest { ops: current, ivs })
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 039 + 040/110 — THE 2B/16B SHUFFLES, WHOSE ARM TABLE IS THE SAME IN BOTH DIRECTIONS
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// WHICH `(element type, width, replication)` TRIPLES THE 2B/16B TABLE ADMITS — the nine arms both
/// directions list, identically (`SNTransferLowering.cpp:1786-1861` and `:1873-1948`), read against
/// the RESULT's element count for a load and against the quotient for a store.
///
/// ⛔⛔ `isF16()` IS NOT `bf16` (`:1786`): a bf16 transfer matches no arm at all and gets no shuffle,
/// which is the reference's default-constructed — null — `ShuffleOp` and [`None`] here.
fn is_2b16b_arm(elem: ElemType, width: u64, replication: i64) -> bool {
    match elem {
        ElemType::F16 | ElemType::Int(16) => {
            matches!((width, replication), (1, 64) | (16, 8) | (8, 8))
        }
        ElemType::Int(8) => matches!((width, replication), (2, 64) | (32, 8)),
        ElemType::Int(4) => matches!((width, replication), (4, 64) | (64, 8)),
        ElemType::F32 => matches!((width, replication), (4, 8) | (32, 1)),
        _ => false,
    }
}

/// Replaces: e039_construct2B16BLoadShuffle
///
/// THE SPLAT THAT WIDENS A LOAD TO ITS REPLICATED WIDTH — `indices = [0 .. elements_total)` and
/// `repetition = replicationFactor` on every one of the nine arms (`SNTransferLowering.cpp:1778-1863`).
///
/// ⛔⛔ THE INDEX LIST IS THE INPUT'S WHOLE WIDTH AND THE RESULT IS `rf` TIMES IT (`:1783-1785`),
/// which is exactly the relation `ShuffleOp::verify` enforces — `num_elements == indices.size() *
/// repetition` (`dataflow-scheduler/lib/Dialect/VectorChain/IR/VectorChain.cpp:198-211`).
///
/// ⭐ `dbgName` IS `transfer_->name_` ON ALL NINE ARMS (`:1792` and its eight twins).
#[must_use]
pub fn construct_2b16b_load_shuffle(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    name: &str,
    load_result: Val,
    result_ty: Vector,
    replication: Replication,
) -> Option<Val> {
    let elements_total = result_ty.len;
    if !is_2b16b_arm(result_ty.elem, elements_total, replication.get()) {
        return None;
    }
    let result = vals.mint();
    ops.push(DfirOp::VectorChain(vectorchain::Op::Shuffle {
        pad: Vec::new(),
        result,
        input: load_result,
        variable: Vec::new(),
        dbg_name: Some(name.to_owned()),
        indices: (0..i32::try_from(elements_total).ok()?).collect(),
        repetition: u32::try_from(replication.get()).ok()?,
        input_ty: result_ty,
        // `constructVectorType(element_type, replicationFactor * elements_total)`.
        ty: Vector {
            len: elements_total.checked_mul(u64::try_from(replication.get()).ok()?)?,
            elem: result_ty.elem,
        },
    }));
    Some(result)
}

/// Replaces: e040_construct2B16BStoreShuffle
///
/// THE SHUFFLE THAT NARROWS REPLICATED DATA BACK TO ONE STORE'S WIDTH — `element_size =
/// getNumElements(result_type) / replicationFactor` indices, and `repetition = 1`
/// (`SNTransferLowering.cpp:1865-1949`).
///
/// ⛔⛔ DELIBERATE DIVERGENCE, ONE ARM OF NINE: the f32 `element_size == 4 && rf == 8` arm writes
/// `repetition = 8` (`:1937`) where the other eight write 1, and `4 != 4 * 8` is precisely what
/// `ShuffleOp::verify` rejects (`VectorChain.cpp:198-211`) — an op the reference cannot round-trip
/// through its own verifier. This emits 1, as every other arm does.
///
/// ⚠️ THE DIVISION IS THE REFERENCE'S TRUNCATING ONE, and it is the QUOTIENT — not the input width —
/// that the arm table is read against.
#[must_use]
pub fn construct_2b16b_store_shuffle(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    name: &str,
    data: Val,
    result_ty: Vector,
    replication: Replication,
) -> Option<Val> {
    let element_size = result_ty.len / u64::try_from(replication.get()).ok()?;
    if !is_2b16b_arm(result_ty.elem, element_size, replication.get()) {
        return None;
    }
    let result = vals.mint();
    ops.push(DfirOp::VectorChain(vectorchain::Op::Shuffle {
        pad: Vec::new(),
        result,
        input: data,
        variable: Vec::new(),
        dbg_name: Some(name.to_owned()),
        indices: (0..i32::try_from(element_size).ok()?).collect(),
        repetition: 1,
        input_ty: result_ty,
        // `constructVectorType(element_type, element_size)`.
        ty: Vector {
            len: element_size,
            elem: result_ty.elem,
        },
    }));
    Some(result)
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 070/110 — A CONSTANT AS A TRANSFER'S INPUT
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// THE FOLD SPACE OF A `ddl.define_constant`, AND THE ONE WIDTH EVERY FOLD OF IT HAS —
/// `dsc2::ConstantInfo::data_.getAllData()`.
///
/// # ⛔⛔ THE REFERENCE TYPES THE WHOLE FOLD SPACE FROM `all_data.front().size()`
///
/// `constructTypeFromFormat(.., all_data.front().size(), ..)` (`SNTransferLowering.cpp:2485-2489`)
/// takes the width from the FIRST fold and then hands that one vector type to
/// [`super::dsc_lowering::uniformized_folded_constant_bitstream`], which stamps it on the
/// `vectorchain.constant_bitstream` it builds for EVERY fold. A fold of a different length would
/// therefore get an op whose value list and type disagree — an op MLIR's verifier rejects, built
/// from data the reference never compares. Requiring one width in the constructor is what makes
/// that unbuildable.
///
/// ⛔ AND `front()` ON AN EMPTY VECTOR IS UNDEFINED. An empty fold space is `None`, as is a
/// zero-width one — see [`constant_bitstream_and_shuffle`], where the width is a divisor.
///
/// ⭐ THE FORMAT TRAVELS WITH THE DATA for the same reason: [`ConstantData::stream_ty`] is the only
/// place the element type and the element count are put together, so the pair cannot be assembled
/// from a format belonging to one constant and a width belonging to another.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct ConstantData {
    folds: Vec<Vec<i64>>,
    width: Elements,
    format: DataType,
    on: GenericComp,
}

impl ConstantData {
    /// `cst_info.data_.getAllData()` with `cst_info.format_` and the lowering's `comp_`, and the one
    /// width all three are read for proved once.
    #[must_use]
    pub fn new(folds: Vec<Vec<i64>>, format: DataType, on: GenericComp) -> Option<ConstantData> {
        let width = folds.first()?.len();
        if width == 0 || folds.iter().any(|fold| fold.len() != width) {
            return None;
        }
        Some(ConstantData {
            folds,
            width: Elements(u64::try_from(width).ok()?),
            format,
            on,
        })
    }

    /// `constructTypeFromFormat(cst_info.format_, REGULAR_TENSOR, comp_, all_data.front().size(),
    /// ..)` (`SNTransferLowering.cpp:2485-2489`) — the type every fold's
    /// `vectorchain.constant_bitstream` is stamped with.
    ///
    /// ⭐ `REGULAR_TENSOR` IS FIXED AT THE CALL (`:2487`), so a scaled pair cannot reach this path.
    #[must_use]
    pub fn stream_ty(&self) -> Vector {
        type_from_format(
            self.format,
            self.on,
            TensorCategory::Regular,
            VectorWidth::Given(self.width),
        )
    }

    /// `all_data.front().size()` — the element count of every fold.
    #[must_use]
    pub const fn width(self: &ConstantData) -> Elements {
        self.width
    }

    /// The fold space itself, which entry 032 reads for its `size() == 1` gate.
    #[must_use]
    pub fn folds(&self) -> &[Vec<i64>] {
        &self.folds
    }
}

/// Replaces: e070_GenerateConstantBitStreamAndShuffle
///
/// **070/110** `SNTransferLowering::GenerateConstantBitStreamAndShuffle` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2475` (41L).
///
/// A CONSTANT WIDENED TO THE WIDTH ITS CONSUMER READS: one `vectorchain.constant_bitstream` per fold
/// of the constant, then one `vectorchain.shuffle` that repeats the pattern to fill the transfer's
/// destination type.
///
/// # ⛔⛔ `repetition` IS A QUOTIENT THE VERIFIER CHECKS, SO A NON-MULTIPLE IS A REFUSAL
///
/// `repetition = getNumElements(result_type) / getNumElements(bitstream_vector_type)` (`:2505-2506`)
/// is C++ integer division, and `ShuffleOp` states the invariant it has to satisfy in its own
/// description: *"the product of the number of `indices` and `repetitions` must match the number of
/// elements in the output"* — with `hasVerifier = 1` behind it (`VectorChain.td:441-443`, `:467`).
/// The reference truncates, so a destination width that is not a multiple of the constant's width
/// builds an op the verifier rejects, several passes downstream of the division that caused it.
/// Refusing the inexact quotient here is that failure moved to the line that can explain it.
///
/// ⭐ AND THE REFUSAL MOVES **AHEAD OF THE EMISSION**. The reference computes `repetition` after it
/// has already built the bitstream ops (`:2493-2497` precede `:2505`), so a refused call leaves them
/// behind; both checks here happen before anything is pushed, and `ops` is untouched on `None`.
///
/// ⭐ `indices` IS THE IDENTITY, `0 .. width` (`:2500-2504`), so the shuffle reorders nothing — it
/// only repeats.
///
/// ⭐ `(SNTransferLowering *)this` AT `:2492` IS MECHANISM, NOT MEANING. The function is `const` and
/// the one it calls is not, so the reference casts the constness away; nothing about the value being
/// built depends on it.
///
/// ⭐ `ShuffleOp::create` ALSO PASSES `getStringAttr(transfer_->name_)` into the op's
/// `OptionalAttr<StrAttr>:$dbgName` (`VectorChain.td:462`), which entry 086 gave
/// [`vectorchain::Op::Shuffle`] a field for.
pub fn constant_bitstream_and_shuffle(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    name: &str,
    handles: &Handles,
    data: &ConstantData,
    values: BitstreamValues,
    bitstream: impl Fn(Core, Corelet, u32) -> Vec<i64>,
    result_ty: Vector,
) -> Option<Val> {
    let bitstream_ty = data.stream_ty();

    // ⛔ THE EXACT QUOTIENT, CHECKED BEFORE ANYTHING IS EMITTED. `bitstream_ty.len` is
    // `data.width()`, which `ConstantData::new` already proved positive.
    if !result_ty.len.is_multiple_of(bitstream_ty.len) {
        return None;
    }
    let repetition = u32::try_from(result_ty.len / bitstream_ty.len).ok()?;
    // `for (i < all_data.front().size()) index_attrs.push_back(getI32IntegerAttr(i))`.
    let indices = (0..data.width().0)
        .map(i32::try_from)
        .collect::<Result<Vec<i32>, _>>()
        .ok()?;

    let input = uniformized_folded_constant_bitstream(
        vals,
        ops,
        handles,
        data.folds(),
        bitstream,
        bitstream_ty,
        values,
    );

    let result = vals.mint();
    ops.push(DfirOp::VectorChain(vectorchain::Op::Shuffle {
        pad: Vec::new(),
        result,
        input,
        variable: Vec::new(),
        dbg_name: Some(name.to_owned()),
        indices,
        repetition,
        input_ty: bitstream_ty,
        ty: result_ty,
    }));
    Some(result)
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 077 + 078 + 079/110 — THE ELEMENTS EVERY AGEN TRANSFER IS BUILT FROM
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// `is_constant_read_write` — the ONE flag that decides all three of a transfer's shapes.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum AddressedAs {
    /// `false` — the view's own extents and layout, a strided base address, and a set built from the
    /// chunk records.
    Schedule,
    /// `true` — the rank-1 identity layout, a bypassed base address, and a flat element range.
    ConstantPlane,
}

/// WHAT ALL THREE ENTRIES ASK FOR BEFORE THEY DIFFER — the storage handle, the view over it and the
/// base address into it.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct AgenStorage<'a> {
    /// `storage` — what [`retrieve_get_unit_op_in_same_core`] is asked for.
    pub storage: Component,
    /// `core_id_`.
    pub core: Core,
    /// `corelet_id_` — [`None`] is the reference's `-1`.
    pub corelet: Option<Corelet>,
    /// `is_load`.
    pub side: TransferSide,
    /// `start_address`.
    pub start_address: Val,
    /// `view_sizes` — the corelet view's `{src,dst}LoopsAndSize_`.
    pub view_sizes: &'a [ViewSize],
    /// The element type the view's memref carries.
    pub elem: ElemType,
    /// `outer_loops`, as [`construct_base_address`] reads them.
    pub outer_loops: &'a [LoopStride],
    /// `is_constant_read_write`.
    pub addressed_as: AddressedAs,
}

/// `unitTimeTransferChunkSize_` AND `unitTimeTransferChunkStride_`, which entries 077 and 078 are
/// handed and entry 079 synthesises.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct UnitTimeChunks<'a> {
    /// `unit_time_transfer_chunk_size`.
    pub sizes: &'a [ChunkDim],
    /// `unit_time_transfer_chunk_stride`, which may hold at most one record — see
    /// [`load_or_store_set`].
    pub stride: Option<&'a ChunkDim>,
    /// The chunk count a strided dimension spans.
    pub num_strides: i64,
}

impl UnitTimeChunks<'_> {
    /// `num_elements *= entry.sizeDim_.size_` over the chunk SIZES — the constant arm's flat extent,
    /// and [`None`] where the reference's `int` product overflows.
    fn element_product(&self) -> Option<i64> {
        self.sizes
            .iter()
            .try_fold(1_i64, |acc, chunk| acc.checked_mul(chunk.size))
    }
}

/// THE OUT-PARAMETERS ENTRIES 077-079 FILL — the view a transfer addresses through, the base address
/// into it, the elements one unit of time touches and the order they are walked in.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct TransferElements {
    /// `view`.
    pub view: LogicalMemoryView,
    /// `base_address_map` and `base_address_args`.
    pub base_address: BaseAddress,
    /// `transfer_set`.
    pub transfer_set: IntegerSet,
    /// `transfer_order`.
    pub transfer_order: AffineMap,
}

/// ONE COMPOSITE LOOP IN THE TWO READINGS ENTRY 078 TAKES OF THE SAME LIST — its bound for the time
/// set and its stride for the time address map.
///
/// ⛔ ONE LIST, NOT TWO: the address map's dim count is the time set's, so two lists of different
/// lengths would give the map more dims than the set has positions.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct CompositeTimeLoop {
    /// The loop's upper bound, as [`time_set`] reads it.
    pub bound: LoopBound,
    /// Its `sizeIdx_` and `elemOffset_`, as [`time_address_map`] reads them.
    pub walk: CompositeLoop,
}

/// ENTRY 078's OUT-PARAMETERS — entry 077's four, plus the three that place the transfer in time.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct CompositeTransferElements {
    /// Everything entry 077 fills.
    pub elements: TransferElements,
    /// `time_order_map` — [`None`] where there are no composite loops.
    pub time_order: Option<AffineMap>,
    /// `time_set`.
    pub time_set: IntegerSet,
    /// `time_address_map`.
    pub time_address_map: AffineMap,
}

/// `IntegerSet::get(1, 0, {id, num_elements - id - 1}, {false, false})` — the flat element range a
/// constant read-write's transfer set is in all three entries, spelled as [`time_set`] spells its own.
fn flat_element_set(num_elements: i64) -> IntegerSet {
    let id = AffineExpr::dim(0);
    IntegerSet {
        dims: 1,
        symbols: 0,
        constraints: vec![
            Constraint {
                expr: id.clone(),
                is_equality: false,
            },
            Constraint {
                expr: id
                    .times(-1)
                    .plus(AffineExpr::Const(num_elements.saturating_sub(1))),
                is_equality: false,
            },
        ],
    }
}

/// THE TWO STEPS ALL THREE ENTRIES OPEN WITH, IN THEIR ORDER: the storage handle and the view over
/// it, then the base address over the VIEW's own dim count.
fn agen_view_and_base_address(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    transfer: &AgenStorage<'_>,
    is_scalereg: bool,
) -> Option<(LogicalMemoryView, BaseAddress)> {
    let bypass = matches!(transfer.addressed_as, AddressedAs::ConstantPlane);
    let storage_unit = retrieve_get_unit_op_in_same_core(
        vals,
        handlers,
        transfer.storage,
        transfer.core,
        transfer.corelet,
    )
    .bind(ops);
    let view = logical_memory_view(
        vals,
        ops,
        transfer.view_sizes,
        storage_unit,
        transfer.start_address,
        transfer.elem,
        bypass,
    )?;
    let base_address = construct_base_address(
        vals,
        ops,
        usize::try_from(view.layout.dims).ok()?,
        transfer.outer_loops,
        AddressForm::of(bypass, is_scalereg),
    );
    Some((view, base_address))
}

/// Replaces: e077_constructElementsOfAgenDataTransfer
///
/// THE VIEW, BASE ADDRESS, TRANSFER SET AND TRANSFER ORDER OF ONE AGEN TRANSFER
/// (`SNTransferLowering.cpp:412-479`).
///
/// ⛔ THE ORDER'S RANK IS THE VIEW'S LAYOUT, NOT THE SET'S: a constant read-write collapses the
/// layout to the rank-1 identity (`:436`), so its order is `(d0) -> (d0)` while its set spans the
/// chunk product — and the identity is over `getNumDims()` of the map the view actually carries.
#[must_use]
pub fn elements_of_agen_data_transfer(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    transfer: &AgenStorage<'_>,
    chunks: &UnitTimeChunks<'_>,
) -> Option<TransferElements> {
    let (view, base_address) = agen_view_and_base_address(vals, ops, handlers, transfer, false)?;
    let transfer_set = match transfer.addressed_as {
        AddressedAs::Schedule => load_or_store_set(
            chunks.sizes,
            chunks.stride,
            u32::try_from(transfer.view_sizes.len()).ok()?,
            transfer.side,
            chunks.num_strides,
        )?,
        AddressedAs::ConstantPlane => flat_element_set(chunks.element_product()?),
    };
    Some(TransferElements {
        transfer_order: AffineMap::identity(view.layout.dims),
        view,
        base_address,
        transfer_set,
    })
}

/// Replaces: e078_constructElementsOfAgenCompositeDataTransfer
///
/// ENTRY 077 PLUS THE TIME AXIS — the reversal time order, the time set over the composite loops and
/// the address one time step lands at (`SNTransferLowering.cpp:488-568`).
///
/// ⛔ THE TIME ORDER IS ENTRY 035's MAP: `getPermutationMap([n-1, .., 0])` puts `d<perm[i]>` in
/// result `i`, so both spell `(d0, .., dn) -> (dn, .., d0)`, and both are [`None`] for no loops —
/// where the reference's `getPermutationMap({})` asserts instead.
#[must_use]
pub fn elements_of_agen_composite_data_transfer(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    transfer: &AgenStorage<'_>,
    chunks: &UnitTimeChunks<'_>,
    composite_loops: &[CompositeTimeLoop],
) -> Option<CompositeTransferElements> {
    let elements = elements_of_agen_data_transfer(vals, ops, handlers, transfer, chunks)?;
    let order = time_order(composite_loops.len());
    let bounds: Vec<LoopBound> = composite_loops.iter().map(|loop_| loop_.bound).collect();
    let set = time_set(&bounds)?;
    let walks: Vec<CompositeLoop> = composite_loops.iter().map(|loop_| loop_.walk).collect();
    let address_map = time_address_map(
        set.dims,
        usize::try_from(elements.view.layout.dims).ok()?,
        &walks,
    )?;
    Some(CompositeTransferElements {
        elements,
        time_order: order,
        time_set: set,
        time_address_map: address_map,
    })
}

/// Replaces: e079_constructElementsOfAffineDataTransferViaAgenTransfer
///
/// ENTRY 077 FOR A TRANSFER THAT CARRIES NO CHUNK RECORDS — its unit-time transfer is the view's OWN
/// leading `min_dim` dims, `min_dim` being the smallest `sizeIdx_` any outer loop strides
/// (`SNTransferLowering.cpp:590-666`).
///
/// ⛔ NO OUTER LOOPS MEANS ONE DIM, NOT NONE: `min_dim` starts at `outer_loops.size() + 1`, so an
/// empty list leaves it at `1`; the scale register then forces exactly `2` (`:628`) and also takes
/// the scale-register base address (`:615`).
/// ⛔ THE CONSTANT ARM'S EXTENT IS THE LITERAL `64` (`:645`) — no product of anything.
#[must_use]
pub fn elements_of_affine_data_transfer_via_agen_transfer(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    transfer: &AgenStorage<'_>,
) -> Option<TransferElements> {
    let is_scalereg = matches!(transfer.storage, Component::LxluScaleReg);
    let (view, base_address) =
        agen_view_and_base_address(vals, ops, handlers, transfer, is_scalereg)?;
    let transfer_set = match transfer.addressed_as {
        AddressedAs::Schedule => {
            let mut min_dim = transfer.outer_loops.len().saturating_add(1);
            for stride in transfer.outer_loops {
                min_dim = min_dim.min(stride.size_idx);
            }
            if is_scalereg {
                min_dim = 2;
            }
            // `dim.srcSizeIdx_ = dim.dstSizeIdx_ = i` — one chunk per leading dim, matched on both
            // sides, so the set is the same whichever side is asked about.
            let mut unit_time_transfer = Vec::with_capacity(min_dim);
            for i in 0..min_dim {
                let at = u32::try_from(i).ok()?;
                unit_time_transfer.push(ChunkDim {
                    size: transfer.view_sizes.get(i)?.size,
                    src_index: Some(at),
                    dst_index: Some(at),
                });
            }
            load_or_store_set(
                &unit_time_transfer,
                None,
                u32::try_from(transfer.view_sizes.len()).ok()?,
                transfer.side,
                0,
            )?
        }
        AddressedAs::ConstantPlane => flat_element_set(64),
    };
    Some(TransferElements {
        transfer_order: AffineMap::identity(view.layout.dims),
        view,
        base_address,
        transfer_set,
    })
}

// 080/110 — THE STREAMING OR DOUBLE-BUFFERED LOAD
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// A LATCH A LOAD'S RESULT IS ENTERED IN — `dstLdsAndLoopOffsets_.at(i).latchDataId_`.
///
/// ⛔ `-1` IS NOT AN ID, AND THE REFERENCE SAYS SO WITH AN ABORT:
/// `DT_CHECK_MSG(latch_id != -1, "latch id cannot be negative")` (`SNTransferLowering.cpp:1014`).
/// [`Latch::new`]'s [`None`] is that check moved to where the id is read, so a negative one never
/// reaches the latch map at all.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct Latch(u32);

impl Latch {
    /// `latchDataId_`, which must not be the unset `-1`.
    #[must_use]
    pub fn new(id: i64) -> Option<Latch> {
        // ⭐ THE NEGATIVE TEST IS THE CONVERSION'S OWN: `-1` HAS NO `u32`.
        u32::try_from(id).ok().map(Latch)
    }

    /// The id itself.
    #[must_use]
    pub const fn get(self) -> u32 {
        self.0
    }
}

/// A ROTATION APPLIED BETWEEN A LOAD AND ITS SEND — `transfer_->rotateNumElements_`.
///
/// ⛔⛔ THE UNIT IS IN THE CONSTRUCTOR'S NAME BECAUSE THE REFERENCE'S TEST IS AN ABORT:
/// `DT_CHECK_MSG(comp_ == LXLU, "Rotation is allowed only in LXLU")` (`:1029`, `:1155`). [`None`] is
/// *"no rotation asked for"* — the reference's `rotateNumElements_ > 0` being false — while a
/// rotation on any other unit has no spelling here at all, rather than one that is refused when it
/// runs.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct Rotation(i64);

impl Rotation {
    /// `rotateNumElements_` on the LX load unit, or [`None`] where the reference's `> 0` is false.
    #[must_use]
    pub const fn on_lxlu(elements: i64) -> Option<Rotation> {
        if elements > 0 {
            Some(Rotation(elements))
        } else {
            None
        }
    }

    /// How many elements it rotates by.
    #[must_use]
    pub const fn get(self) -> i64 {
        self.0
    }
}

/// WHICH OF THE TWO LOAD OPS A TRANSFER IS — the reference's `perform_composite_load`, carrying the
/// `composite_loops` that only the arm reading them can see.
///
/// ⛔⛔ THE BOOLEAN AND THE VECTOR ARE ONE FACT. `composite_loops` is untouched on the vector path and
/// indispensable on the composite one (`:4218-4247`), so a `bool` beside a separately-passed vector
/// would admit both halves of a contradiction: a composite load with no time loops, and a vector load
/// carrying some.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum LoadForm<'l> {
    /// `agen.vector_load` — one load per unit of time, sent as it lands.
    Vector,
    /// `agen.composite_load` — one op walking its own time axis, with the chain in its region.
    Composite(&'l [CompositeTimeLoop]),
}

/// THE BUFFER-SWITCH LOOP A TRANSFER'S ADDRESS RIDES IN — the `iter_arg` it reads inside the loop,
/// and the terminator operand its increment replaces.
///
/// ⛔⛔ HOLDING BOTH IS THE TYPE GUARD ON `iter_arg_index == -1`. The reference searches
/// `dsc_all_parent_loops_to_buffers_switch_map_` for this transfer and returns `failure()` when it is
/// absent (`:3937-3948`), then indexes the region arguments AND the terminator's operands by the
/// position it found. A caller that has not found the transfer cannot build this, and one that has
/// cannot read the two lists at different positions.
///
/// ⛔ AND THE THIRD REFUSAL GOES WITH IT: a buffer-switch loop that is neither an `affine.for` nor an
/// `scf.for` (`:3953-3955`) has no `iter_arg` to name here.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct BufferSwitchLoop {
    /// `getRegionIterArgs()[iter_arg_index]` — the address the view starts at, read INSIDE the loop.
    pub start_address: Val,
    /// `terminator->getOperand(iter_arg_index)` — what the loop yields for this transfer today, and
    /// one operand of the arithmetic that replaces it.
    pub carried: Val,
}

/// WHICH WAY A BUFFER SWITCH MOVES ITS ADDRESS, AND THE OFFSET THAT ARM ADVANCES BY.
///
/// ⛔⛔ THE MODE AND THE INCREMENT ARE ONE VALUE, WHICH IS WHAT REMOVES
/// `llvm_unreachable("Unknown buffering mode")` (`:4252`) *and* the mismatch behind it. The two arms
/// read DIFFERENT fold-space quantities — streaming advances by `bufferAddrOffset_` alone
/// (`:4021-4041`), double buffering by `bufferAddrOffset_ + 2 * startAddr_` (`:4042-4069`) — so a
/// `mode` integer beside a separately-chosen increment can state a streaming loop advancing by a
/// toggle, which is an address neither scheme ever produces.
///
/// ⛔ AND THE OPERAND ORDER IS REVERSED BETWEEN THEM. Streaming is `addi(carried, increment)` — the
/// address WALKS. Double buffering is `subi(increment, carried)` — the address TOGGLES, because
/// subtracting the current value from a constant returns the other buffer every second iteration.
/// Writing either one the other way round produces a monotonic address for a two-buffer transfer, or
/// a toggle for a streaming one.
///
/// ⭐ THE CLOSURE EMITS INTO A LIST THIS FUNCTION OWNS, not into the load's own. See
/// [`BufferSwitchUpdate::ops`].
pub enum BufferStep<F> {
    /// `mode == 2` — streaming. The closure is `constructUniformizedAddress` over
    /// `srcLdsAndLoopOffsets_.bufferAddrOffset_`, or the single scaled constant its non-uniformized
    /// `else` emits.
    Streaming(F),
    /// `mode == 1` — double buffering. The closure is
    /// `constructUniformizedFoldedDoubleBufferToggling` over `bufferAddrOffset_` and `startAddr_`, or
    /// the single scaled constant its `else` emits.
    Buffering(F),
}

/// THE NEXT ITERATION'S ADDRESS — the ops that compute it, and the value the terminator must yield.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct BufferSwitchUpdate {
    /// The increment and the `arith.addi`/`arith.subi`, in emission order.
    ///
    /// ⛔⛔ THESE OPS DO **NOT** BELONG WITH THE LOAD. They are built by
    /// `OpBuilder local_builder(buffer_switch_loop_terminator)` (`:4198`), which inserts them just
    /// before the buffer-switch loop's terminator — a different block from the one the load was
    /// emitted into, and usually several loops further out. Appending them to the load's own list
    /// would move the increment inside the loop it is supposed to advance, so the address would step
    /// once per element instead of once per buffer.
    pub ops: Vec<DfirOp>,
    /// `terminator->setOperand(iter_arg_index, ..)` — the value that replaces
    /// [`BufferSwitchLoop::carried`].
    pub operand: Val,
}

/// WHAT ONE STREAMING OR DOUBLE-BUFFERED LOAD LEAVES ITS CALLER TO RECORD.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct SwitchedLoad {
    /// `addToLatchMap(latch_id, load_op_wo_repl->getResult(0))` (`:4015`) — every destination via on
    /// `LXLUVALUE`, against the ONE **UNREPLICATED** load result they all share.
    ///
    /// ⛔ THE VALUE IS THE `agen.vector_load`'S OWN, taken before the replication, the rotation and
    /// the conversion. Recording the end of the chain instead would latch a vector of another width.
    ///
    /// ⭐ EMPTY FOR A COMPOSITE LOAD, because the reference's latch walk is in the vector arm only
    /// (`:4005-4018`) — a composite load binds no result to latch (see
    /// [`agen::Op::CompositeLoad`]).
    pub latches: Vec<(Latch, Val)>,
    /// The buffer-switch loop's new yield operand, and the ops behind it.
    pub update: BufferSwitchUpdate,
}

/// EVERYTHING A LOAD READS OFF ITS TRANSFER NODE, whichever of the two entries emits it.
///
/// ⭐ A STRUCT BECAUSE THE REFERENCE READS TWENTY MEMBERS OF `transfer_`, `dsc_` and `this`, and a
/// positional argument list that wide is one whose order is load-bearing and unstated.
///
/// ⛔ THE FOUR THINGS THAT ARE **NOT** HERE ARE THE FOUR ENTRY 090 COMPUTES AND PASSES: the outer
/// loops, the form, the buffer-switch loop and the mode. They are entry 080's own arguments
/// (`:5819-5822`) precisely because they are not reads — see [`StreamingLoad`] and [`LoadSource`].
#[derive(Debug, Clone, Copy)]
pub struct TransferRead<'i> {
    /// `src_storage` — the component the view is addressed through.
    pub storage: Component,
    /// `src` — the component the data comes FROM, which is what the 2B/16B arm tests.
    ///
    /// ⚠️ NOT THE SAME MEMBER AS [`TransferRead::comp`], and entry 090 reads BOTH: the replication
    /// shuffle is gated on `src == LXLU` (`:5938`) and the rotation's check on `comp_ == LXLU`
    /// (`:5882`). Entry 080 tests `comp_` for the same shuffle (`:4023`), so on the streaming path a
    /// transfer FROM the LX loaded BY another unit replicates through `vectorchain.select` while the
    /// same transfer on the non-switched path replicates through the shuffle. Transcribed both ways.
    pub src: GenericComp,
    /// `core_id_`.
    pub core: Core,
    /// `corelet_id_`, and [`None`] for the reference's `-1` — see
    /// [`retrieve_get_unit_op_in_same_core`].
    pub corelet: Option<Corelet>,
    /// `comp_` — the unit this program is lowered FOR, which picks the replication arm and the
    /// conversion's target width.
    pub comp: GenericComp,
    /// `{comp_, src_storage}` as the address-granularity table keys it, for entry 080.
    pub location: DataLocation,
    /// `{src, src_storage}` — the same table, for entry 090's own memory arm.
    ///
    /// ⚠️⚠️ TWO ROWS FOR ONE TRANSFER, AND THE PATH DECIDES WHICH. `:5951-5952` reads the factor for
    /// the component the data comes FROM and `:4192-4194` reads it for the unit being lowered, so a
    /// transfer whose `src` and `comp_` differ scales its start address by one row on the switched
    /// path and by another on the unswitched one. Two fields because it is two reads; a single
    /// [`DataLocation`] here would silently pick one of them for both.
    pub src_location: DataLocation,
    /// `transfer_->name_` — the `dbgName` of every op that has one.
    pub name: &'i str,
    /// `dsc_->name_` — the node an error names.
    pub node: &'i str,
    /// `*view_sizes_core_specific` — the view's extents, already resolved for this core.
    pub view_sizes: &'i [ViewSize],
    /// The view's element type.
    pub elem: ElemType,
    /// `transfer_->unitTimeTransferChunkSize_`.
    pub chunk_sizes: &'i [ChunkDim],
    /// `transfer_->unitTimeTransferChunkStride_`.
    pub chunk_stride: Option<ChunkDim>,
    /// `transfer_->unitTimeTransferNumChunks_`.
    pub num_chunks: i64,
    /// `result_type` — the vector ONE unit of time moves.
    pub result_ty: Vector,
    /// `dst_result_type` — what the DESTINATION reads, which is what can make a conversion necessary.
    pub dst_result_ty: Vector,
    /// `dst_prec_` — the format that conversion targets.
    pub dst_prec: DataType,
    /// The DSC format [`TransferRead::result_ty`] was built from.
    ///
    /// ⛔ IT MUST BE THAT SAME FORMAT. The reference reads the granularity factor's width off
    /// `getElementType(result_type)` (`:4192-4195`), so this and `result_ty.elem` are two spellings of
    /// ONE precision; a caller that answers a third scales the buffer offset by the wrong step.
    pub precision: DataType,
    /// `transfer_->replicationFactor_`.
    pub replication: Replication,
    /// `transfer_->rotateNumElements_`, on the one unit allowed it.
    pub rotate: Option<Rotation>,
    /// Every destination via on `LXLUVALUE` — the reference's `use_latch` is this being non-empty.
    ///
    /// ⛔ `DT_CHECK(dst_via.loc_.storage_ == LATCH)` (`:1010`) IS THE FILTER, NOT A CHECK HERE: a via
    /// on `LXLUVALUE` whose storage is not the latch has no [`Latch`] to name, so it never enters
    /// this list.
    pub latches: &'i [Latch],
    /// `to` — the destination the send spends.
    pub to: SendEnd,
}

/// EVERYTHING ONE STREAMING OR DOUBLE-BUFFERED LOAD IS — the transfer's own reads, plus the three
/// things entry 090 hands entry 080.
#[derive(Debug, Clone, Copy)]
pub struct StreamingLoad<'i> {
    /// What the transfer node says.
    pub read: TransferRead<'i>,
    /// `outer_loops` — the strides the base address sums, as entry 090 assembled them.
    pub outer_loops: &'i [LoopStride],
    /// Vector or composite, with the composite's time loops.
    pub form: LoadForm<'i>,
    /// The buffer-switch loop this transfer's address rides in.
    pub switch: BufferSwitchLoop,
}

/// A STICK, IN BITS — the reference's `auto stick_size = 1024;  // bits` (`:4062`, `:4168`).
const STICK_BITS: u64 = 1024;

/// THE HANDLE FOR A COMPONENT, EMITTING THE `dataflow.get_unit` WHERE THERE WAS NOT ONE ALREADY.
///
/// ⚠️ [`None`] IS "THE CREATED OP BINDS NOTHING", which `dataflow.get_unit` never does —
/// [`Retrieved::Created`]'s only producer builds exactly that op, with a freshly minted result.
fn storage_handle(ops: &mut Vec<DfirOp>, retrieved: Retrieved) -> Option<Val> {
    match retrieved {
        Retrieved::Reused(handle) => Some(handle),
        Retrieved::Created(created) => {
            let op = DfirOp::Dataflow(created);
            let handle = results(&op).first().copied();
            ops.push(op);
            handle
        }
    }
}

/// THE 2B/16B SHUFFLE, OR `vectorchain.select` OVER `(d0) -> (d0 mod rf)` — the replication arm both
/// halves of entry 080 share (`:4019-4038` and `:4124-4151`), and the type it widens to.
///
/// ⛔ THE `LXLU && rf > 1` TEST IS JUST `LXLU` HERE, and that is arithmetic rather than a liberty:
/// the arm is only entered when `replicationFactor_ != 1` and [`Replication::checked`] has already
/// refused everything below `1`, so `rf > 1` holds on entry.
///
/// ⚠️ THE `select` ARM IS THE REFERENCE'S OWN `// TODO: will have to be deprecated.` (`:4033`).
fn replicate(
    vals: &mut Values,
    into: &mut Vec<DfirOp>,
    input: Val,
    read: &TransferRead<'_>,
) -> (Val, Vector) {
    // ⭐ `unsigned_abs` IS EXACT HERE: [`Replication::checked`] refused everything below 1, so the
    // magnitude IS the factor. `getNumElements(result_type) * replicationFactor_`.
    let widened = Vector {
        len: read.result_ty.len * read.replication.get().unsigned_abs(),
        elem: read.result_ty.elem,
    };
    if read.comp == GenericComp::Lxlu {
        // `if (auto shuffle_op = construct2B16BLoadShuffle(..)) .. else emitError("Unsupported load
        //  type.")` — and [`construct_2b16b_load_shuffle`] states the widened type itself.
        let shuffled = construct_2b16b_load_shuffle(
            vals,
            into,
            read.name,
            input,
            read.result_ty,
            read.replication,
        )
        .unwrap_or_else(|| emit_error(read.node, "Unsupported load type."));
        return (shuffled, widened);
    }
    // `AffineMap::get(1, 0, dim % transfer_->replicationFactor_)`.
    let result = vals.mint();
    into.push(DfirOp::VectorChain(vectorchain::Op::Select {
        result,
        input,
        selection_map: AffineMap::unary(AffineExpr::dim(0).modulo(read.replication.get())),
        input_ty: read.result_ty,
        ty: widened,
    }));
    (result, widened)
}

/// `vectorchain.rotate` OVER AN `arith.constant` POSITION — the same three lines in both arms
/// (`:4041-4051`, `:4152-4162`).
///
/// ⚠️ THE RESULT IS STATED AT `result_type` EVEN AFTER A REPLICATION WIDENED THE INPUT. Both arms
/// pass `result_type` to `RotateOp::create` while handing it the replicated value (`:4046-4048`,
/// `:4157-4159`), so a transfer with BOTH a replication and a rotation builds an op whose operand is
/// wider than its result — which `vectorchain.rotate` verifies against. Transcribed rather than
/// repaired: nothing here shows the two are ever set together, and silently restating the result at
/// the input's width would change the emitted type of every rotate that is correct today.
fn rotate(
    vals: &mut Values,
    into: &mut Vec<DfirOp>,
    input: Val,
    input_ty: Vector,
    read: &TransferRead<'_>,
    rotation: Rotation,
) -> (Val, Vector) {
    let position = constant_index(vals, into, rotation.get());
    let result = vals.mint();
    into.push(DfirOp::VectorChain(vectorchain::Op::Rotate {
        result,
        input,
        position,
        // ⛔ THE REFERENCE PASSES NO `right_shift`, and the `.td` defaults it to true.
        right_shift: true,
        input_ty,
        ty: read.result_ty,
    }));
    (result, read.result_ty)
}

/// THE CONVERSION A MISMATCHED DESTINATION PRECISION ASKS FOR — `dst_result_type != result_type &&
/// input_size != stick_size` (`:4060-4076`, `:4166-4182`).
///
/// ⭐ A STICK'S WORTH IS LEFT ALONE, which is the reference's own worked example: an LX load of
/// `<64xfp16>` feeding a PE that reads `<64xfp32>` needs no cast, because 64 × 16 bits IS a stick and
/// the widening happens on the way in; a PE `<64xfp32>` feeding an SFP `<64xfp16>` does, because
/// 64 × 32 bits is not.
fn convert(
    vals: &mut Values,
    into: &mut Vec<DfirOp>,
    value: Val,
    value_ty: Vector,
    read: &TransferRead<'_>,
) -> (Val, Vector) {
    // `getDimSize(result_type, 0) * getElementTypeBitWidth(result_type)`.
    let input_bits = read.result_ty.len * u64::from(read.result_ty.elem.bits());
    if read.dst_result_ty == read.result_ty || input_bits == STICK_BITS {
        return (value, value_ty);
    }
    // ⛔ `tmp_data` IS THE SOURCE AND `load_op_result` IS THE OUT-PARAMETER, both spelling the same
    // value (`:4064-4069`) — so the conversion reads what the chain has produced so far, at its own
    // type, and replaces it.
    let converted = precision_conversion(
        vals,
        into,
        Computed::of(value, value_ty),
        read.dst_prec,
        read.comp,
    )
    .unwrap_or_else(|| {
        emit_error(
            read.node,
            "Unable to construct precision conversion in a transfer operation",
        )
    });
    (converted.val(), converted.ty())
}

/// Replaces: e080_constructStreamingOrDoubleBufferingLoad
///
/// **080/110** `SNTransferLowering::constructStreamingOrDoubleBufferingLoad` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:851` (347L).
///
/// THE LOAD HALF OF A TRANSFER WHOSE ADDRESS IS CARRIED BY A LOOP: a logical view over the
/// buffer-switch loop's `iter_arg`, one `agen.vector_load` or `agen.composite_load` through it, the
/// replicate/rotate/convert chain, the `dataflow.send` that spends the wire, and the arithmetic that
/// hands the next buffer's address back to the loop.
///
/// # ⛔⛔ THE COMPOSITE ARM'S CONVERSION IS EMITTED IN THE REGION — A DELIBERATE DIVERGENCE
///
/// `:4176` calls `constructPrecisionConversionOperation(builder, ..)` with the **outer** builder
/// while every other op of that arm is built with `local_builder`, which is positioned inside
/// `composite_load`'s region (`:4121-4122`). The converted value's operand is the region's own
/// `load_iv`, and the `dataflow.send` at `:4184` — inside the region — reads the conversion's result.
/// So the reference emits a `vectorchain.cast` AFTER the `agen.composite_load`, taking an operand
/// that only exists inside it and feeding a user that is also inside it: a definition that dominates
/// neither its operand nor its use, which MLIR refuses outright. The vector arm three lines earlier
/// does the same thing correctly, with the one builder it has. This port emits the conversion where
/// its operand and its consumer both live, and
/// `the_composite_arms_conversion_is_emitted_inside_the_region` is the regression test.
///
/// # ⭐ WHAT THE REFERENCE'S OWN CALL SHAPE ALREADY SETTLES
///
/// `constructBaseAddress` is the 5-argument overload, so the form is always
/// [`AddressForm::Strided`]; `constructLogicalMemoryViewOp` is the 4-argument one, so
/// `bypass_view_sizes` is false; the inline `getPermutationMap([n-1 .. 0])` at `:4089-4095` is
/// [`time_order`] (a reversal is its own inverse, so MLIR's documented/implemented disagreement about
/// which direction that map goes cannot separate them); and `time_set.getNumSymbols()` is 0 for every
/// set [`time_set`] builds, so `map_operands` is EVERY base-address argument and `time_symbols` is
/// empty (`:4113-4116`).
///
/// ⚠️ THE `load_op` OUT-PARAMETER IS DEAD. Both arms assign it and nothing reads it afterwards; the
/// chain's value travels in a local (`load_op_result`, `load`) in both.
///
/// ⚠️ `OpBuilder factor_builder(*this->unit_op_)` (`:4187`) IS CREATED AND NEVER USED.
///
/// ⚠️ `dataflow.send` CARRIES NO `dbgName` FIELD, so this transfer's name is dropped from the send.
/// It belongs to whoever ports `DebugNameOpInterface` for that op — `vectorchain.shuffle`, which
/// used to be recorded here beside it, has the field as of entry 086.
///
/// ⛔ [`None`] IS ONLY THE THREE SILENT `failure()`s — the logical view's, the time set's and the time
/// address map's (`:3968`, `:4100`, `:4109`). Every other refusal in the reference goes through
/// `emitError`, which always raises: see [`emit_error`].
pub fn construct_streaming_or_double_buffering_load<F>(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    load: &StreamingLoad<'_>,
    step: BufferStep<F>,
) -> Option<SwitchedLoad>
where
    F: FnOnce(&mut Values, &mut Vec<DfirOp>, Factor) -> Val,
{
    // `retrieveGetUnitOpInSameCore(builder, src_storage, core_id_, corelet_id_)`.
    let storage_unit = storage_handle(
        ops,
        retrieve_get_unit_op_in_same_core(vals, handlers, load.read.storage, load.read.core, load.read.corelet),
    )?;

    // `constructLogicalMemoryViewOp(builder, *view_sizes_core_specific, storage_unit_op,
    //  start_address, view)` — over the buffer-switch loop's `iter_arg`, so the view moves with it.
    let view = logical_memory_view(
        vals,
        ops,
        load.read.view_sizes,
        storage_unit,
        load.switch.start_address,
        load.read.elem,
        false,
    )?;
    let rank = view.layout.dims;

    // `constructBaseAddress(builder, view.getLayoutMap().getNumDims(), .., outer_loops)`.
    let base = construct_base_address(
        vals,
        ops,
        usize::try_from(rank).ok()?,
        load.outer_loops,
        AddressForm::Strided,
    );

    // `constructLoadOrStoreSet(builder, unitTimeTransferChunkSize_, unitTimeTransferChunkStride_,
    //  *view_sizes_core_specific, /*is_load*/ true, load_set, unitTimeTransferNumChunks_)`.
    let load_set = load_or_store_set(
        load.read.chunk_sizes,
        load.read.chunk_stride.as_ref(),
        rank,
        TransferSide::Load,
        load.read.num_chunks,
    )
    .unwrap_or_else(|| emit_error(load.read.node, "Unable to construct load set"));

    // ⚠️ `load_order_map = getMultiDimIdentityMap(view.getLayoutMap().getNumDims())` (`:3994`) IS THE
    // SET THE ISLAND DERIVES rather than stores — [`agen::Access`] says why, and the view's rank is
    // the same number on both sides.
    let mut latches = Vec::new();

    match load.form {
        LoadForm::Vector => {
            // `agen::VectorLoadOp::create(builder, loc, result_type, view.getResult(),
            //  getStringAttr(transfer_->name_), base_address_map, base_address_args, load_set,
            //  load_order_map)`
            let loaded = vals.mint();
            ops.push(DfirOp::Agen(agen::Op::VectorLoad {
                result: loaded,
                view: view.result,
                indices: base.indices.clone(),
                dbg_name: Some(load.read.name.to_owned()),
                access: agen::Access::Stated(load_set),
                view_ty: view.ty.clone(),
                ty: load.read.result_ty,
            }));

            // `for (dst_idx) if (dst_via.loc_.unit_ == LXLUVALUE) addToLatchMap(latch_id, ..)`.
            latches = load.read.latches.iter().map(|latch| (*latch, loaded)).collect();

            // `if (transfer_->replicationFactor_ != 1) .. else load_op = load_op_wo_repl;`
            let (mut value, mut value_ty) = if load.read.replication.get() == 1 {
                (loaded, load.read.result_ty)
            } else {
                replicate(vals, ops, loaded, &load.read)
            };
            if let Some(rotation) = load.read.rotate {
                (value, value_ty) = rotate(vals, ops, value, value_ty, &load.read, rotation);
            }
            (value, value_ty) = convert(vals, ops, value, value_ty, &load.read);

            // `if (!use_latch) SendOp::create(builder, loc, to, load_op_result, nullptr, name)`.
            if load.read.latches.is_empty() {
                ops.push(DfirOp::Dataflow(dataflow::Op::Send {
                    to: load.read.to,
                    data: value,
                    ty: value_ty,
                }));
            }
        }
        LoadForm::Composite(time_loops) => {
            // `getPermutationMap([composite_loops.size()-1 .. 0])` — see [`time_order`].
            let time_order = time_order(time_loops.len())?;
            // `constructTimeSet(builder, base_address_args, composite_loops, time_set)`.
            let bounds: Vec<LoopBound> = time_loops.iter().map(|loop_| loop_.bound).collect();
            let set = time_set(&bounds)?;
            // `constructTimeAddressMap(builder, time_set.getNumDims(),
            //  view.getLayoutMap().getNumDims(), time_address_map, composite_loops)`.
            let walks: Vec<CompositeLoop> = time_loops.iter().map(|loop_| loop_.walk).collect();
            let time_addr_map = time_address_map(set.dims, usize::try_from(rank).ok()?, &walks)?;

            // ⛔ THE BLOCK ARGUMENT IS MINTED BEFORE THE REGION IS BUILT, because
            // `CompositeLoadOp::create` precedes `local_builder` (`:4118-4122`) and every op of the
            // region names `getLoadInductionVar()`.
            let load_iv = vals.mint();
            let mut body = Vec::new();

            // `if (replicationFactor_ != 1) .. else load = composite_load.getLoadInductionVar();`
            let (mut value, mut value_ty) = if load.read.replication.get() == 1 {
                (load_iv, load.read.result_ty)
            } else {
                replicate(vals, &mut body, load_iv, &load.read)
            };
            if let Some(rotation) = load.read.rotate {
                (value, value_ty) = rotate(vals, &mut body, value, value_ty, &load.read, rotation);
            }
            // ⛔⛔ IN THE REGION, NOT AFTER IT — the divergence this function's own note explains.
            (value, value_ty) = convert(vals, &mut body, value, value_ty, &load.read);

            // `SendOp::create(local_builder, loc, to, load, nullptr, name)` — ⭐ UNCONDITIONAL here:
            // the composite arm has no latch walk and so no `use_latch` to test.
            body.push(DfirOp::Dataflow(dataflow::Op::Send {
                to: load.read.to,
                data: value,
                ty: value_ty,
            }));
            body.push(DfirOp::Agen(agen::Op::Yield { values: Vec::new() }));

            ops.push(DfirOp::Agen(agen::Op::CompositeLoad(Box::new(
                agen::CompositeLoad {
                    view: view.result,
                    dbg_name: Some(load.read.name.to_owned()),
                    indices: base.indices.clone(),
                    view_ty: view.ty.clone(),
                    load_iv,
                    load_iv_ty: load.read.result_ty,
                    load_set,
                    load_order: AffineMap::identity(rank),
                    // ⭐ `drop_back(0)` AND `take_back(0)`: see this function's note on
                    // `time_set.getNumSymbols()`.
                    time_symbols: Vec::new(),
                    time_set: set,
                    time_order,
                    time_addr_map,
                    body,
                },
            ))));
        }
    }

    // `getAddressGranularityMultiplyFactor(comp_, src_storage, getElementType(result_type))`.
    let factor = address_granularity_multiply_factor(load.read.location, load.read.precision);

    Some(SwitchedLoad {
        latches,
        update: buffer_switch_update(vals, factor, load.switch, step),
    })
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 081/110 — THE RECEIVE-AND-SEND PASS-THROUGH
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// WHERE A RECEIVE-AND-SEND PAIR GOES — the reference's two insertion points (`:4288-4312`).
///
/// ⛔⛔ IT IS NOT A `Vec<DfirOp>` PLUS A COMMENT. One arm puts the two ops at the START of a loop the
/// caller has ALREADY emitted, and the other brings its own `affine.for` for the caller to place. A
/// single op list cannot say which, and a caller that guesses appends the pair after a loop that was
/// supposed to contain it — a receive that runs once for a transfer of `count` vectors.
#[derive(Debug, Clone, PartialEq, Eq)]
pub enum ReceiveAndSend {
    /// The implicit loops were non-empty: these two ops go at the START of the body of the ONE
    /// emitted loop `(*dsc_loops_to_mlir_loops_map_)[implicit_loops.front().loop_]` holds.
    ///
    /// ⭐ THE WHOLE [`ImplicitLoop`] TRAVELS, not just its `dim`: the caller recorded its emitted
    /// loops in [`ImplicitNest::ivs`] against this list's order, so the record is the lookup key.
    InLoopFor {
        /// `implicit_loops.front()`.
        implicit: ImplicitLoop,
        /// The receive and the send, in that order.
        body: Vec<DfirOp>,
    },
    /// There were none: one `affine.for 0 to count` named `SingleImplicitLoopForTransfer(<name>)`,
    /// with the pair already inside it.
    InNewLoop(DfirOp),
}

/// Replaces: e081_GenerateReceiveAndSendFromDataTransferNode
///
/// **081/110** `SNTransferLowering::GenerateReceiveAndSendFromDataTransferNode` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1395` (66L).
///
/// A UNIT THAT ONLY FORWARDS: one `dataflow.receive` and one `dataflow.send` of the same vector,
/// inside the loop that walks the transfer's contiguous sticks.
///
/// ⛔⛔ THE COUNTED LOOP IS THE FALLBACK, NOT THE NORM. When
/// [`implicit_loops_for_contiguous_transfer`] finds a dimension to walk, the pair joins THAT loop;
/// only when the whole transfer is one contiguous run does this build its own `affine.for 0 to
/// count`. See [`ReceiveAndSend`], which is what keeps the two apart.
///
/// ⛔ THE LOOP'S INDUCTION VARIABLE IS MINTED **BEFORE** THE RECEIVE, because `AffineForOp::create`
/// precedes `ReceiveOp::create` (`:4308-4315`) — and mint order is what the printed `%N` are.
///
/// ⚠️ `outer_loop` AND `inner_loop` ARE THE SAME OP IN THE REFERENCE — both are
/// `(..)[implicit_loops.front().loop_].front()` (`:4293-4297`), and only the second is read for the
/// insertion point. The first exists to move `builder` past the loop, which is the caller's placement
/// and not part of what this emits.
///
/// ⚠️ NEITHER `dataflow.send` NOR `dataflow.receive` CARRIES A `dbgName` FIELD, so the transfer's name
/// is dropped from both — see [`construct_streaming_or_double_buffering_load`].
///
/// ⭐ NO [`Option`]: the one failure is `constructImplicitLoopsForContiguousTransfer`'s, and the
/// reference answers it with `emitError`, which always raises.
#[must_use]
pub fn generate_receive_and_send_from_data_transfer_node(
    vals: &mut Values,
    node: &str,
    name: &str,
    view_sizes: &[ViewSize],
    unit_time_dims: usize,
    sticks: &mut ContiguousSticks,
    replication: Replication,
    from: RecvEnd,
    to: SendEnd,
    count: i64,
    result_ty: Vector,
) -> ReceiveAndSend {
    // `constructImplicitLoopsForContiguousTransfer(loop_builder, *view_sizes_core_specific,
    //  unitTimeTransferChunkSize_, implicit_loops, ctgs_transfer_sizes)`
    let implicit_loops =
        implicit_loops_for_contiguous_transfer(view_sizes, unit_time_dims, sticks, replication)
            .unwrap_or_else(|| {
                emit_error(
                    node,
                    "Unable to construct implicit loops for contiguous transfer",
                )
            });

    match implicit_loops.first() {
        // `if (!implicit_loops.empty())` — the pair joins the loop already emitted for it.
        Some(&implicit) => ReceiveAndSend::InLoopFor {
            implicit,
            body: receive_then_send(vals, from, to, result_ty),
        },
        // `else { AffineForOp::create(loop_builder, loc, 0, count, 1); setDbgName(..) }`
        None => {
            let iv = vals.mint();
            ReceiveAndSend::InNewLoop(DfirOp::Affine(affine::Op::For {
                iv,
                lo: affine::Bound::Const(0),
                hi: affine::Bound::Const(count),
                carried: Vec::new(),
                body: receive_then_send(vals, from, to, result_ty),
                dbg_name: Some(format!("SingleImplicitLoopForTransfer({name})")),
            }))
        }
    }
}

/// THE PAIR ITSELF — `ReceiveOp::create` then `SendOp::create` over its result (`:4314-4319`).
///
/// ⭐ THE WIRE IS SPENT ONCE, BY CONSTRUCTION: [`Received::operand`] consumes the receive, so this
/// cannot forward a value it did not receive, nor receive one it does not forward.
fn receive_then_send(
    vals: &mut Values,
    from: RecvEnd,
    to: SendEnd,
    result_ty: Vector,
) -> Vec<DfirOp> {
    let mut body = Vec::new();
    let received = Received::receive(&mut body, vals.mint(), from, result_ty);
    body.push(DfirOp::Dataflow(dataflow::Op::Send {
        to,
        data: received.operand(),
        ty: result_ty,
    }));
    body
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 082/110 — THE SAMV MASK
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// HOW MANY SLICES A STICK HAS — `int num_slices = 8;  // 2B` (`:4364`).
///
/// ⚠️ THE REFERENCE HAS TWO NAMES FOR THIS 8 AND USES THEM ACROSS EACH OTHER: it builds the slice map
/// by iterating `entries_per_slice` (`:4382`) while attributing the count as `num_slices` (`:4409`).
/// Both are literally 8, so the program is right; the island states the fact once, because
/// [`agen::Op::SetTransferMaskState`] derives `num_slices` from the map's own length.
const SAMV_SLICES: usize = 8;

/// HOW MANY ENTRIES ONE SLICE HOLDS — `int entries_per_slice = 8;  // (16B/FP16)` (`:4363`).
const ENTRIES_PER_SLICE: i32 = 8;

/// THE WSL MASK'S LENGTH — `dsc_->computeOp_.at(0).opConsts.at("samv-wsllen")[0]`.
///
/// ⛔⛔ ZERO IS THE ONLY VALUE, AND THE REFERENCE ABORTS ON ANY OTHER:
/// `DT_CHECK_MSG(wsllen == 0, "WSL length should be zero")` (`:4374`). A one-variant enum is that
/// check as a type — the mask whose WSL length is 3 has no spelling to reach the emission with,
/// instead of one that gets there and stops.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum WslLen {
    /// `0`.
    Zero,
}

impl WslLen {
    /// The length, as the `maskA` attribute writes it.
    #[must_use]
    pub const fn get(self) -> i32 {
        match self {
            WslLen::Zero => 0,
        }
    }
}

/// HOW MANY ENTRIES OF THE STICK ARE LIVE — `opConsts.at("samv-numvalidentry")[0]`.
///
/// ⛔⛔ THE REFERENCE DIVIDES IT AS A `float` AND CEILS: `ceil((float)n / entries_per_slice) - 1`
/// (`:4368-4372`). For a NEGATIVE count that rounds the other way — `ceil` of a negative quotient
/// moves TOWARD zero — and `n % entries_per_slice` is negative too, so `entries_per_slice - (n % 8)`
/// exceeds a slice and the emitted `maskB` claims more masked elements than the slice has. [`None`]
/// is where that count is refused, and the two accessors below are then exact integer arithmetic.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct ValidEntries(i32);

impl ValidEntries {
    /// `samv-numvalidentry`, which must be a count.
    #[must_use]
    pub fn checked(entries: i64) -> Option<ValidEntries> {
        if entries < 0 {
            return None;
        }
        i32::try_from(entries).ok().map(ValidEntries)
    }

    /// `slice_idx_xsl` — the LAST slice holding a live entry, `ceil(n / 8.0) - 1`.
    ///
    /// ⭐ THE QUOTIENT PLUS ONE FOR ANY REMAINDER, which is `ceil` without the float and without the
    /// overflow an `n + 7` would risk at the top of the range.
    ///
    /// ⚠️ `-1` FOR ZERO LIVE ENTRIES, which is the reference's own answer: `ceil(0.0) - 1`. Every
    /// slice then compares GREATER and the map is eight `(1)`s — the whole stick masked.
    #[must_use]
    pub const fn transition_slice(self) -> i32 {
        self.0 / ENTRIES_PER_SLICE
            + if self.0 % ENTRIES_PER_SLICE == 0 {
                0
            } else {
                1
            }
            - 1
    }

    /// `num_valid_entries` — how many live entries the LAST slice holds, `n % 8` (`:4376-4378`).
    #[must_use]
    pub const fn in_last_slice(self) -> i32 {
        self.0 % ENTRIES_PER_SLICE
    }
}

/// Replaces: e082_ConstructSAMVOperation
///
/// **082/110** `SNTransferLowering::ConstructSAMVOperation` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1957` (96L).
///
/// THE MASK A SUM/MAX-ACROSS-VECTOR TRANSFER IS ARMED WITH, UNDER THE GUARD THAT EVERY `OUT` LOOP IS
/// ON ITS LAST ITERATION: one `agen.set_transfer_mask_state` in the `then` arm and the RESET in the
/// `else` arm, so the mask is armed exactly for the step that writes the accumulated stick out.
///
/// ⛔⛔ BOTH ARMS OF ONE `scf.if`, WHICH IS WHAT THE REFERENCE BUILDS: `IfOp::create(.., /*withElse*/
/// true)` (`:4351`), then `getThenBodyBuilder()` (`:4406`) and `getElseBodyBuilder()` (`:4419`). The
/// `else` is not optional cleanup — a stick whose mask stayed armed would mask the NEXT transfer too.
///
/// ⛔ THE PREDICATE IS `if_op->getResult(0)`, entry 055's `i1`, and this op's own results are EMPTY:
/// `yield_samv_results` is a hard-coded `false` (`:4358`), so both `scf::YieldOp::create` calls and
/// the result-typed `IfOp` overload are dead code (`:4360-4362`, `:4414-4416`, `:4427-4429`).
///
/// ⛔ AND SO IS THE ALL-MASKED MAP. `mask_all` is `int mask_all = false;` with its real source
/// commented out — `// dsc_->computeOp_.at(0).opConsts.at("samv-maskall")[0]` (`:4365-4366`) — so the
/// `"(1)(1)(1)(1)(1)(1)(1)(1)"` branch and the empty `masks` that go with it are unreachable, and the
/// two mask records are always written.
///
/// ⭐ NO [`Option`]: the one failure is `constructConditionalsForSAMV`'s, and [`emit_error`] raises.
/// ⭐ THE OPS COME BACK AS A LIST because they belong at the caller's insertion point, which is
/// `setInsertionPointAfter(if_op)` — after entry 055's guard chain (`:4345-4348`).
#[must_use]
pub fn construct_samv_operation(
    vals: &mut Values,
    node: &str,
    name: &str,
    loops: &[SamvLoop<'_>],
    entries: ValidEntries,
    wsl_len: WslLen,
    result_ty: Vector,
) -> Vec<DfirOp> {
    // `constructConditionalsForSAMV(loop_builder, dsc_loops_to_mlir_loops_map_, outer_loops, if_op)`
    let (mut ops, cond) = conditionals_for_samv(vals, loops)
        .unwrap_or_else(|| emit_error(node, "Unable to construct conditionals for SAMV operation"));

    // `val_false = ConstantIndexOp::create(samv_builder, loc, 0)` — ⛔ AFTER the guard chain and
    // BEFORE the conditional, which is the order the printed `%N` follow.
    let val_false = constant_index(vals, &mut ops, 0);

    // `for (i < entries_per_slice) { i < xsl ? "(A)" : i == xsl ? "(A|B)" : "(1)" }`
    let transition = entries.transition_slice();
    let slice_mask_map: Vec<agen::SliceMask> = (0..SAMV_SLICES)
        .map(|slice| {
            match i32::try_from(slice)
                .map(|slice| slice.cmp(&transition))
                .unwrap_or(core::cmp::Ordering::Greater)
            {
                core::cmp::Ordering::Less => agen::SliceMask::A,
                core::cmp::Ordering::Equal => agen::SliceMask::AOrB,
                core::cmp::Ordering::Greater => agen::SliceMask::Full,
            }
        })
        .collect();

    // `unmasked_offsets = {wsllen, num_valid_entries}` against
    // `masked_offsets = {1, entries_per_slice - num_valid_entries}` — ⛔ ZIPPED BY COLUMN, and
    // [`agen::MaskCounts`] is what keeps the two halves of one mask together.
    let live = entries.in_last_slice();
    let masks = vec![
        // "unmask-0, mask-1 for MaskA (WSL masking)".
        agen::MaskCounts {
            unmasked: wsl_len.get(),
            masked: 1,
        },
        // "unmask-valid entries, mask-(entries - num valid entries) (XSL masking)".
        agen::MaskCounts {
            unmasked: live,
            masked: ENTRIES_PER_SLICE - live,
        },
    ];

    // `samv_op = SetTransferMaskStateOp::create(samv_builder, .., result_type, val_false, name,
    //  num_slices, slice_mask_map, unmasked_offsets, masked_offsets)`
    let armed = vals.mint();
    let body = vec![DfirOp::Agen(agen::Op::SetTransferMaskState {
        result: armed,
        mask_value: val_false,
        dbg_name: Some(name.to_owned()),
        slice_mask_map,
        masks,
        ty: result_ty,
    })];

    // `samv_reset = SetTransferMaskStateOp::create(.., "(0)(0)(0)(0)(0)(0)(0)(0)", nullptr, nullptr)`
    // — ⭐ THE TWO NULL ATTRIBUTE ARRAYS ARE AN EMPTY `masks`: a reset names no element counts.
    let reset = vals.mint();
    let else_body = vec![DfirOp::Agen(agen::Op::SetTransferMaskState {
        result: reset,
        mask_value: val_false,
        dbg_name: Some(name.to_owned()),
        slice_mask_map: vec![agen::SliceMask::Unmasked; SAMV_SLICES],
        masks: Vec::new(),
        ty: result_ty,
    })];

    ops.push(DfirOp::Scf(scf::Op::If {
        cond,
        // ⛔ EMPTY, so `result_ty` below is never printed — see the note on `yield_samv_results`.
        results: Vec::new(),
        result_ty: ScalarTy::Index,
        body,
        else_body,
        dbg_name: None,
    }));
    ops
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 091 + 092/110 — THE TRANSFER WITH NO SOURCE TO LOAD, AND THE HOP THAT ONLY PASSES ONE ON
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// WHAT A LOAD-AND-STORE STORES — the reference's `src_storage == ZERO` and `== CONSTANT` arms.
///
/// ⛔⛔ TWO VARIANTS IS `emitError("Unknown source storage for load_and_store operation")` GONE. The
/// reference tests two `SenComponents` out of a hundred and stops on every other (`:2415-2417`); a
/// storage this transfer cannot read has no spelling here.
pub enum LoadAndStoreSource<'c> {
    /// `ZERO` — `builder.getZeroAttr(result_type)`, which for a vector is a splat dense constant.
    Zero,
    /// `CONSTANT` — `dsc_->constantInfo_.at(srcLdsAndLoopOffsets_.constantId_)`, widened by
    /// [`constant_bitstream_and_shuffle`].
    ///
    /// ⛔ THE REFERENCE'S `DT_CHECK(cst_idx >= 0)` IS DEAD: `constantInfo_.at(cst_idx)` runs on the
    /// line ABOVE it (`:2402-2406`), so a negative id throws out of the map lookup first. Resolving
    /// the constant before it can be named removes both.
    Constant {
        /// `cst_info` — the fold space, its one width and its format.
        data: &'c ConstantData,
        /// The `(core, corelet, fold)` handles entry 032 keys the fold space by.
        handles: &'c Handles,
        /// `is_symbolic`.
        values: BitstreamValues,
        /// `cst_info.data_` per handle, as entry 032 reads it.
        bitstream: &'c dyn Fn(Core, Corelet, u32) -> Vec<i64>,
    },
}

/// WHERE A LOAD-AND-STORE'S OPS GO — the insertion point the reference moves `loop_builder` to.
///
/// ⛔⛔ NOT A BARE `Vec<DfirOp>`, for the reason [`ReceiveAndSend`] is not one: `if
/// (!outer_loops.empty())` re-points the builder at the START of a loop body (`:2385-2394`), so a
/// caller that appends the list where it stands stores ONCE for a transfer of the whole nest.
#[derive(Debug)]
pub enum LoadAndStore {
    /// `outer_loops` was non-empty: these ops go at the START of the body of the loop
    /// `(*dsc_loops_to_mlir_loops_map_)[outer_loops.front().loop_].front()` holds.
    ///
    /// ⛔ THAT IS THE **OUTERMOST** MLIR LOOP OF THAT DSC NODE, not the dim-matched one
    /// [`LoopStride::iv`] carries: the reference reads the record with `.front()` and entry 028's
    /// mirrored index is not applied (`:2387`). The whole record travels, so the caller resolves it.
    InLoopFor {
        /// `outer_loops.front()`.
        outer: LoopStride,
        /// The input, the destination's view and address, and the `agen.vector_store`.
        body: Vec<DfirOp>,
    },
    /// There were none: at the builder's own insertion point.
    AtInsertionPoint(Vec<DfirOp>),
}

/// EVERYTHING ONE LOAD-AND-STORE READS OFF ITS TRANSFER NODE — the DESTINATION side, the source
/// being [`LoadAndStoreSource`].
#[derive(Debug, Clone, Copy)]
pub struct LoadAndStoreTransfer<'i> {
    /// `dst_storage` — the component the destination view is addressed through.
    pub storage: Component,
    /// `core_id_`.
    pub core: Core,
    /// `corelet_id_`, and [`None`] for the reference's `-1`.
    pub corelet: Option<Corelet>,
    /// `{comp_, dst_storage}` as the address-granularity table keys it.
    pub location: DataLocation,
    /// `getElementType(result_type)` — the precision the granularity factor divides by.
    pub precision: DataType,
    /// `transfer_->name_` — the store's `dbgName`.
    pub name: &'i str,
    /// `dsc_->name_` — the node an error names.
    pub node: &'i str,
    /// `*dst_view_sizes_core_specific` — `dstLoopsAndSizes_[dst_idx]`, resolved for this core.
    pub view_sizes: &'i [ViewSize],
    /// The destination view's element type.
    pub elem: ElemType,
    /// `view_sizes.outerLoops_` of the SOURCE corelet view, which is all `outer_loops` ever holds.
    pub outer_loops: &'i [LoopStride],
    /// `unitTimeTransferChunkSize_`, `unitTimeTransferChunkStride_` and `unitTimeTransferNumChunks_`.
    pub chunks: UnitTimeChunks<'i>,
    /// `result_type` — the vector one unit of time stores.
    pub result_ty: Vector,
}

/// Replaces: e091_GenerateLoadAndStoreFromDataTransferNode
///
/// **091/110** `SNTransferLowering::GenerateLoadAndStoreFromDataTransferNode` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2337` (132L).
///
/// A TRANSFER WITH NOTHING TO LOAD — a zero or a constant vector, stored into the destination's view.
///
/// ⛔⛔ `is_load = true` ON A STORE (`:2451-2457`), so the set is read from the chunks' `src_index`.
///
/// ⛔⛔ THE IMPLICIT-LOOP BRANCH IS UNREACHABLE: `implicit_loops` is declared EMPTY one line above
/// `if (!ctgs_transfer_sizes.empty() && !implicit_loops.empty())` (`:2379-2381`), so `outer_loops` is
/// always `view_sizes.outerLoops_` — synthesising the nest emits a program the reference never emits.
#[must_use]
pub fn generate_load_and_store_from_data_transfer_node(
    vals: &mut Values,
    handlers: &Handlers,
    transfer: &LoadAndStoreTransfer<'_>,
    source: LoadAndStoreSource<'_>,
    address: impl FnOnce(&mut Values, &mut Vec<DfirOp>, Factor) -> Val,
) -> LoadAndStore {
    let mut ops: Vec<DfirOp> = Vec::new();

    let input = match source {
        // `arith::ConstantOp::create(.., result_type, builder.getZeroAttr(result_type))`.
        LoadAndStoreSource::Zero => {
            let result = vals.mint();
            ops.push(DfirOp::Arith(arith::Op::DenseConstant {
                result,
                splat: 0,
                ty: transfer.result_ty,
            }));
            result
        }
        // `GenerateConstantBitStreamAndShuffle(cst_info, loop_builder, input)`.
        LoadAndStoreSource::Constant {
            data,
            handles,
            values,
            bitstream,
        } => constant_bitstream_and_shuffle(
            vals,
            &mut ops,
            transfer.name,
            handles,
            data,
            values,
            bitstream,
            transfer.result_ty,
        )
        .unwrap_or_else(|| {
            emit_error(
                transfer.node,
                "Unable to create constant bitstream and shuffle",
            )
        }),
    };

    // `getAddressGranularityMultiplyFactor(comp_, dst_storage, getElementType(result_type))`.
    let factor = address_granularity_multiply_factor(transfer.location, transfer.precision);
    // `needsUniform() ? constructUniformizedFoldedAddress(..) : ConstantIndexOp(int(start * factor))`.
    let start_address = address(vals, &mut ops, factor);

    // `constructElementsOfAgenDataTransfer(loop_builder, dst_storage, /*is_load*/ true, address, ..)`.
    let elements = elements_of_agen_data_transfer(
        vals,
        &mut ops,
        handlers,
        &AgenStorage {
            storage: transfer.storage,
            core: transfer.core,
            corelet: transfer.corelet,
            side: TransferSide::Load,
            start_address,
            view_sizes: transfer.view_sizes,
            elem: transfer.elem,
            outer_loops: transfer.outer_loops,
            addressed_as: AddressedAs::Schedule,
        },
        &transfer.chunks,
    )
    .unwrap_or_else(|| {
        emit_error(
            transfer.node,
            "Unable to construct elements of agen data transfer",
        )
    });

    // `agen::VectorStoreOp::create(loop_builder, loc, input, view.getResult(),
    //  getStringAttr(transfer_->name_), base_address_map, base_address_args, transfer_set,
    //  transfer_order)`. ⚠️ `transfer_order` is dropped because `store_order` is DERIVED — see
    // [`agen::Access`] — and `AddressedAs::Schedule` keeps the layout at the rank the printer counts.
    ops.push(DfirOp::Agen(agen::Op::VectorStore {
        value: input,
        view: elements.view.result,
        indices: elements.base_address.indices,
        dbg_name: Some(transfer.name.to_owned()),
        access: agen::Access::Stated(elements.transfer_set),
        view_ty: elements.view.ty,
        ty: transfer.result_ty,
    }));

    // `if (!outer_loops.empty()) loop_builder.setInsertionPointToStart(<that loop's body>)`.
    match transfer.outer_loops.first() {
        Some(&outer) => LoadAndStore::InLoopFor { outer, body: ops },
        None => LoadAndStore::AtInsertionPoint(ops),
    }
}

/// THE ROUTE ONE DESTINATION TAKES, AND THE PASS-THROUGH ENTRY 081 EMITS ALONG IT.
#[derive(Debug, Clone, Copy)]
pub struct ViaTransfer<'i> {
    /// `comp_` — the unit this program is lowered FOR, and the one looked for in the chain.
    pub comp: Component,
    /// `src.unit_` — the default `from`.
    pub src: Component,
    /// `dst_via.loc_.unit_` — the default `to`.
    pub dst: Component,
    /// `dst_via.via_`, in route order.
    pub vias: &'i [Component],
    /// `core_id_`.
    pub core: Core,
    /// `corelet_id_`, and [`None`] for the reference's `-1`.
    pub corelet: Option<Corelet>,
    /// `dsc_->name_`.
    pub node: &'i str,
    /// `transfer_->name_`.
    pub name: &'i str,
    /// `*view_sizes_core_specific`.
    pub view_sizes: &'i [ViewSize],
    /// `unitTimeTransferChunkSize_.size()`.
    pub unit_time_dims: usize,
    /// `transfer_->replicationFactor_`.
    pub replication: Replication,
    /// `result_type`.
    pub result_ty: Vector,
}

/// Replaces: e092_GenerateDataTransfersForViaIfSo
///
/// **092/110** `SNTransferLowering::GenerateDataTransfersForViaIfSo` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2617` (52L).
///
/// A UNIT THAT IS ONLY A HOP — one receive-and-send between its two neighbours in a via chain.
///
/// ⛔⛔ THE ENDS DEFAULT TO THE ROUTE'S: only a position that EXISTS replaces one, so the LAST via
/// keeps the destination as its `to` and the FIRST keeps the source as its `from` (`:2634-2646`).
///
/// ⛔ FIRST MATCH WINS, THE DEDUP IS PER `(from, to)` PAIR, AND [`None`] IS NOT A REFUSAL — all four
/// of the reference's early returns are `success()` (`:2637`, `:2655-2661`).
#[must_use]
pub fn generate_data_transfers_for_via_if_so(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    transfer: &ViaTransfer<'_>,
    sticks: &mut ContiguousSticks,
    explored: &mut Vec<(Component, Component)>,
) -> Option<ReceiveAndSend> {
    // `if (src.unit_ == comp_) return success();` and the same for `dst_via.loc_.unit_`.
    if transfer.src == transfer.comp || transfer.dst == transfer.comp {
        return None;
    }

    // `for (i) if (dst_via.via_[i] == comp_) { .. part_of_via = true; break; }`, and
    // `if (!part_of_via) return success();`
    let hop = transfer.vias.iter().position(|via| *via == transfer.comp)?;
    // `if (i < via_.size() - 1) to = via_[i + 1];` — otherwise the destination stands.
    let to = transfer.vias.get(hop + 1).copied().unwrap_or(transfer.dst);
    // `if (i > 0) from = via_[i - 1];` — otherwise the source stands.
    let from = hop
        .checked_sub(1)
        .and_then(|before| transfer.vias.get(before).copied())
        .unwrap_or(transfer.src);

    // `if (explored_pairs.find(from_to_pair) == end()) emplace; else return success();`
    if explored.contains(&(from, to)) {
        return None;
    }
    explored.push((from, to));

    // `retrieveGetUnitOpInSameCore(builder, from, core_id_, corelet_id_)` and its `to` twin.
    let src_unit =
        retrieve_get_unit_op_in_same_core(vals, handlers, from, transfer.core, transfer.corelet)
            .bind(ops);
    let dst_unit =
        retrieve_get_unit_op_in_same_core(vals, handlers, to, transfer.core, transfer.corelet)
            .bind(ops);
    let (to_end, from_end) = DynLink::between(src_unit, dst_unit).ends();

    // `GenerateReceiveAndSendFromDataTransferNode(builder, src_unit_op, dst_unit_op, sticks_src_ss)`.
    let count = sticks.whole().steady;
    Some(generate_receive_and_send_from_data_transfer_node(
        vals,
        transfer.node,
        transfer.name,
        transfer.view_sizes,
        transfer.unit_time_dims,
        sticks,
        transfer.replication,
        from_end,
        to_end,
        count,
        transfer.result_ty,
    ))
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 089/110 — THE STORE HALF OF A BUFFER-SWITCHED TRANSFER
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// WHICH STORE ONE BUFFER-SWITCHED TRANSFER WRITES — `perform_composite_store` (`:5588`).
///
/// ⛔⛔ THE COMPOSITE ARM'S PRODUCER MOVES INTO THE REGION, WHICH IS WHY IT TRAVELS HERE. The
/// reference clones `result_to_store.getDefiningOp()` to the start of the store's body and then
/// ERASES the original (`:5630-5636`), so the op that computes the stored vector must not still be
/// standing in the caller's list — and no `Vec<DfirOp>` of already-emitted ops can say that.
pub enum StoreForm<'s> {
    /// `agen.vector_store` of a value the caller has already emitted where it stands.
    Vector,
    /// `agen.composite_store`, walking its own time axis with the producer inside it.
    Composite {
        /// `composite_loops` — the time axis, read for the order map, the set and the address map.
        loops: &'s [CompositeTimeLoop],
        /// The ONE op that defines the stored vector, MOVED in from where the caller built it.
        ///
        /// ⛔ ITS FIRST RESULT IS THE STORED VECTOR: `insertOperands(0, {cloned_op->getResult(0)})`
        /// (`:5634-5635`) puts that result on the region's terminator, so the `data` this function is
        /// handed and this op's result are one value.
        producer: DfirOp,
    },
}

/// EVERYTHING ONE STREAMING OR DOUBLE-BUFFERED STORE READS OFF ITS TRANSFER NODE.
///
/// ⭐ THE MIRROR OF [`StreamingLoad`], MINUS THE CHAIN: a store has no replication, no rotation and
/// no conversion of its own — its value arrives finished, because the compute or receive that
/// produced it already answered for the width.
#[derive(Debug, Clone, Copy)]
pub struct StreamingStore<'i> {
    /// `dst_storage` — the component the view is addressed through.
    pub storage: Component,
    /// `core_id_`.
    pub core: Core,
    /// `corelet_id_`, and [`None`] for the reference's `-1`.
    pub corelet: Option<Corelet>,
    /// `{comp_, dst_storage}` as the address-granularity table keys it.
    pub location: DataLocation,
    /// `transfer_->name_` — the store's `dbgName`.
    pub name: &'i str,
    /// `dsc_->name_` — the node an error names.
    pub node: &'i str,
    /// `*view_sizes_core_specific` — `dstLoopsAndSizes_[0]`, already resolved for this core.
    pub view_sizes: &'i [ViewSize],
    /// The view's element type.
    pub elem: ElemType,
    /// `outer_loops` — the strides the base address sums.
    pub outer_loops: &'i [LoopStride],
    /// `unitTimeTransferChunkSize_` and `unitTimeTransferChunkStride_`.
    ///
    /// ⚠️ `unitTimeTransferNumChunks_` IS NOT PASSED HERE, so entry 077's own default stands
    /// (`:5579-5583`) — a caller mirroring the load must not carry the load's chunk count in.
    pub chunks: UnitTimeChunks<'i>,
    /// `result_type`'s format — what the granularity factor is read at.
    pub precision: DataType,
    /// The buffer-switch loop this transfer's address rides in.
    pub switch: BufferSwitchLoop,
}

/// Replaces: e089_constructStreamingOrDoubleBufferingStore
///
/// **089/110** `SNTransferLowering::constructStreamingOrDoubleBufferingStore` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1205` (185L).
///
/// THE STORE HALF OF A TRANSFER WHOSE ADDRESS IS CARRIED BY A LOOP: a logical view over the
/// buffer-switch loop's `iter_arg`, one `agen.vector_store` or `agen.composite_store` through it, and
/// the arithmetic that hands the next buffer's address back to the loop.
///
/// ⛔⛔ IT ASKS ENTRY 077 FOR A **LOAD**. `constructElementsOfAgenDataTransfer(builder, dst_storage,
/// /*is_load*/ true, ..)` (`:5579-5580`) — on the store side, so the `transfer_set` this store carries
/// is built by entry 067's LOAD arm. Transcribed, not repaired: the two arms differ in which
/// dimension the chunk stride is applied to, and every buffer-switched store in the tree is emitted
/// with the load's answer today.
///
/// ⚠️ THE `store_op` OUT-PARAMETER IS NEVER ASSIGNED. Both arms bind their store to a local
/// (`agen_store_op`, `composite_store`), so nothing the caller passes comes back.
///
/// ⛔ [`None`] IS THE TIME ORDER'S ABSENCE ALONE — `getPermutationMap({})` asserts inside MLIR where
/// a composite store has no time loop (`:5605-5607`); entry 077's own failure is reported through
/// [`emit_error`], as the reference reports it.
pub fn construct_streaming_or_double_buffering_store<F>(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    store: &StreamingStore<'_>,
    data: Computed,
    form: StoreForm<'_>,
    step: BufferStep<F>,
) -> Option<BufferSwitchUpdate>
where
    F: FnOnce(&mut Values, &mut Vec<DfirOp>, Factor) -> Val,
{
    let transfer = AgenStorage {
        storage: store.storage,
        core: store.core,
        corelet: store.corelet,
        // ⛔ THE REFERENCE'S OWN `true` — see this function's note.
        side: TransferSide::Load,
        // `start_address` — the buffer-switch loop's `iter_arg`, so the view moves with it.
        start_address: store.switch.start_address,
        view_sizes: store.view_sizes,
        elem: store.elem,
        outer_loops: store.outer_loops,
        // `is_constant_read_write` is left at its default.
        addressed_as: AddressedAs::Schedule,
    };

    match form {
        StoreForm::Vector => {
            let elements =
                elements_of_agen_data_transfer(vals, ops, handlers, &transfer, &store.chunks)
                    .unwrap_or_else(|| {
                        emit_error(
                            store.node,
                            "Unable to construct elements of agen data transfer",
                        )
                    });
            // `agen::VectorStoreOp::create(builder, loc, result_to_store, view.getResult(),
            //  getStringAttr(transfer_->name_), base_address_map, base_address_args, transfer_set,
            //  transfer_order)`.
            ops.push(DfirOp::Agen(agen::Op::VectorStore {
                value: data.val(),
                view: elements.view.result,
                indices: elements.base_address.indices.clone(),
                dbg_name: Some(store.name.to_owned()),
                access: agen::Access::Stated(elements.transfer_set),
                view_ty: elements.view.ty,
                ty: data.ty(),
            }));
        }
        StoreForm::Composite { loops, producer } => {
            // ⭐ ENTRY 078 IS EXACTLY THIS ARM'S FOUR STEPS. The reference calls entry 077 and then
            // repeats `getPermutationMap`, `constructTimeSet` and `constructTimeAddressMap` inline
            // (`:5596-5620`) — the same three, over the same `composite_loops`, against the same
            // view rank.
            let composite = elements_of_agen_composite_data_transfer(
                vals,
                ops,
                handlers,
                &transfer,
                &store.chunks,
                loops,
            )
            .unwrap_or_else(|| {
                emit_error(
                    store.node,
                    "Unable to construct elements of agen data transfer",
                )
            });
            let elements = composite.elements;
            ops.push(DfirOp::Agen(agen::Op::CompositeStore(Box::new(
                agen::CompositeStore {
                    view: elements.view.result,
                    dbg_name: Some(store.name.to_owned()),
                    indices: elements.base_address.indices.clone(),
                    view_ty: elements.view.ty,
                    store_set: elements.transfer_set,
                    store_order: elements.transfer_order,
                    // ⭐ `{}` — the reference passes no time symbols (`:5626`).
                    time_symbols: Vec::new(),
                    time_set: composite.time_set,
                    time_order: composite.time_order?,
                    time_addr_map: composite.time_address_map,
                    // The moved producer, then the terminator that carries its result.
                    body: vec![
                        producer,
                        DfirOp::Agen(agen::Op::Yield {
                            values: vec![agen::Yielded {
                                val: data.val(),
                                ty: data.ty(),
                            }],
                        }),
                    ],
                },
            ))));
        }
    }

    // `getAddressGranularityMultiplyFactor(comp_, dst_storage, getElementType(result_type))`.
    let factor = address_granularity_multiply_factor(store.location, store.precision);
    Some(buffer_switch_update(vals, factor, store.switch, step))
}

/// THE NEXT BUFFER'S ADDRESS — the increment, then the one arithmetic op each mode writes
/// (`:5641-5697`, and entry 080's `:4198-4252`).
///
/// ⛔ ONE FUNCTION FOR BOTH ENTRIES BECAUSE THE TWO TAILS ARE THE SAME TEXT: the load's reads
/// `srcLdsAndLoopOffsets_[0]` and the store's `dstLdsAndLoopOffsets_[0]`, which is the caller's
/// closure either way, and everything after that — the operand order, the index type and the
/// terminator operand replaced — is character-for-character identical.
fn buffer_switch_update<F>(
    vals: &mut Values,
    factor: Factor,
    switch: BufferSwitchLoop,
    step: BufferStep<F>,
) -> BufferSwitchUpdate
where
    F: FnOnce(&mut Values, &mut Vec<DfirOp>, Factor) -> Val,
{
    // ⛔ A LIST OF ITS OWN — see [`BufferSwitchUpdate::ops`].
    let mut update = Vec::new();
    // ⛔ THE INCREMENT IS BUILT BEFORE THE ARITHMETIC IN BOTH ARMS (`:4021-4041`, `:4042-4069`), and
    // that is what the printed `%N` are: minting the sum's result up front would number it below its
    // own operand.
    let operand = match step {
        BufferStep::Streaming(increment) => {
            let increment = increment(vals, &mut update, factor);
            // ⛔ `AddIOp(getIndexType(), terminator->getOperand(iter_arg_index), buffer_increment)` —
            // the address WALKS.
            let result = vals.mint();
            update.push(DfirOp::Arith(arith::Op::AddI(IntBinary {
                result,
                lhs: switch.carried,
                rhs: increment,
                ty: ScalarTy::Index,
            })));
            result
        }
        BufferStep::Buffering(increment) => {
            let increment = increment(vals, &mut update, factor);
            // ⛔ `SubIOp(getIndexType(), buffer_increment, terminator->getOperand(iter_arg_index))` —
            // REVERSED, and the address TOGGLES.
            let result = vals.mint();
            update.push(DfirOp::Arith(arith::Op::SubI(IntBinary {
                result,
                lhs: increment,
                rhs: switch.carried,
                ty: ScalarTy::Index,
            })));
            result
        }
    };
    BufferSwitchUpdate {
        ops: update,
        operand,
    }
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 090/110 — THE LOAD AND THE SEND
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// THE TWO LOOP LISTS ONE CORELET VIEW CARRIES, before this entry merges them (`:5717-5782`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct ViewLoops<'v> {
    /// `view_sizes.outerLoops_` — the TAIL of the merged `outer_loops` list on every path.
    pub outer: &'v [LoopStride],
    /// `view_sizes.compositeLoops_`.
    pub composite: &'v [CompositeView],
}

/// ONE COMPOSITE LOOP IN THE THREE READINGS THIS ENTRY TAKES OF IT.
///
/// ⛔⛔ THE SAME LIST IS A TIME AXIS OR A SET OF ADDRESS STRIDES, decided AFTER it is built:
/// `composite_loops` feeds the time set and the time address map when `perform_composite_load`
/// survives (`:5768`) and is spliced into `outer_loops` for [`construct_base_address`] when it does
/// not (`:5770-5772`). An entry that could answer only one of the two questions would make half the
/// reference's paths unreachable.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct CompositeView {
    /// Its bound, as [`time_set`] and [`epilogues_in_loops`] read it.
    pub bound: LoopBound,
    /// Its `sizeIdx_` and `elemOffset_`, as [`time_address_map`] reads them.
    pub walk: CompositeLoop,
    /// The induction variable of the loop the schedule emitted for it — see [`LoopStride::iv`].
    pub iv: Option<Val>,
}

impl CompositeView {
    /// The time-axis reading.
    const fn time(self) -> CompositeTimeLoop {
        CompositeTimeLoop {
            bound: self.bound,
            walk: self.walk,
        }
    }

    /// The address-stride reading, and [`None`] for the reference's `sizeIdx_ == -1` — which
    /// [`construct_base_address`] would index `dims[-1]` with.
    fn stride(self) -> Option<LoopStride> {
        Some(LoopStride {
            size_idx: self.walk.size_idx?,
            elem_offset: self.walk.elem_offset,
            iv: self.iv,
        })
    }
}

/// `ctgs_transfer_sizes` AS THE REFERENCE ACTUALLY READS IT — `.empty()`, once (`:5754`).
///
/// ⛔ IT IS NOT THE COUNTS. Entry 068's own note records that the map is a dead parameter inside it:
/// every count it reads and writes is a MEMBER, which is [`ContiguousSticks`]. So the map's single
/// contribution to this lowering is whether it has any entry at all, and passing the counts again
/// here would give a caller two places to state them and one to be believed.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum ContiguousTransfer {
    /// `ctgs_transfer_sizes.empty()` — no implicit loops, and the composite loops fall back into
    /// `outer_loops` whenever this is not a composite load.
    Absent,
    /// Non-empty — entry 068 is asked which loops the contiguous transfer still needs.
    Sized,
}

/// WHERE ONE LOAD'S DATA COMES FROM — `src_storage`, and the closure each arm needs (`:5798-5949`).
///
/// ⛔⛔ THE MODE PREEMPTS THE STORAGE, WHICH IS WHY THESE ARE ONE ENUM. `mode == 2 || mode == 1` is
/// tested BEFORE `src_storage` is looked at (`:5816-5824`), so a ZERO or CONSTANT source on a
/// streaming or double-buffered transfer goes through entry 080 and is loaded from a memory view like
/// any other — the constant is never read. Two flags would let a caller state a switched constant
/// and expect the constant to win.
///
/// ⛔ AND `LATCH` PREEMPTS BOTH: it is tested before the mode is even asked for (`:5798`), so a
/// latched transfer never reaches [`buffering_or_streaming_mode`] and its own refusal.
pub enum LoadSource<'s> {
    /// `LATCH` — `getFromLatchMap(latchDataId_)`, already bound by the load that filled it.
    ///
    /// ⛔ THE TWO `DT_CHECK`s ARE THIS VARIANT'S ARGUMENT: `latch_id != -1` and a non-empty map hit
    /// (`:5800-5803`) are both absences of a [`Val`], so a caller that has neither cannot build this.
    Latch(Val),
    /// `mode == 2 || mode == 1` — entry 080 emits the whole chain, including its own send.
    Switched {
        /// The buffer-switch loop the address rides in.
        switch: BufferSwitchLoop,
        /// Which way it moves, and the fold read that gives the step.
        step: BufferStep<&'s dyn Fn(&mut Values, &mut Vec<DfirOp>, Factor) -> Val>,
    },
    /// `ZERO` — `arith.constant dense<0>`, with no view and no address at all.
    Zero,
    /// `CONSTANT` — entry 070 over `dsc_->constantInfo_.at(constantId_)`.
    ///
    /// ⚠️ THE REFERENCE'S `DT_CHECK(cst_idx >= 0)` IS DEAD (`:5834-5836`): it runs AFTER the
    /// `.at(cst_idx)` that would already have thrown. The absence is [`ConstantData`]'s to state.
    Constant {
        /// The unit handles entry 032's fold query is asked over.
        handles: &'s Handles,
        /// `cst_info` — the folds, their format and the component they are bound on.
        data: &'s ConstantData,
        /// Whether the elements are bit patterns or symbol ids.
        values: BitstreamValues,
        /// The per-fold read of the constant's data.
        bitstream: &'s dyn Fn(Core, Corelet, u32) -> Vec<i64>,
    },
    /// Anything else — a logical memory view over the transfer's own start address.
    Memory {
        /// `constructUniformizedFoldedAddress(startAddr_, factor)`, or the single scaled constant its
        /// non-uniformized `else` emits (`:5952-5966` of the extract).
        address: &'s dyn Fn(&mut Values, &mut Vec<DfirOp>, Factor) -> Val,
        /// `constantId_ != -1` — the flag entries 077 and 078 shape all three of their answers from.
        addressed_as: AddressedAs,
    },
}

/// WHERE THE IMPLICIT NEST GOES — the reference's `builder` (`:5742-5749`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum NestPlace {
    /// The caller's own insertion point.
    Here,
    /// The START of the body of the **FIRST** loop recorded for this composite loop —
    /// `(*dsc_loops_to_mlir_loops_map_)[composite_loops.front().loop_].front()` (`:5744`).
    InFirstLoopFor(CompositeView),
}

/// WHERE THE LOAD AND ITS SEND GO — the reference's `loop_builder` (`:5784-5795`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum ChainPlace {
    /// The caller's own point, which `loop_builder` was set to before anything moved (`:5727-5729`).
    Here,
    /// The START of the body of the **LAST** loop recorded for this composite loop —
    /// `(*dsc_loops_to_mlir_loops_map_)[outer_loops.front().loop_].back()` (`:5787`).
    ///
    /// ⛔ `.back()`, WHERE [`NestPlace::InFirstLoopFor`] READS `.front()` OF THE SAME RECORD. A
    /// composite loop node whose band was split holds several emitted loops, so the nest goes in the
    /// outermost of them and the chain in the innermost.
    InLastLoopFor(CompositeView),
}

/// WHAT ENTRY 090 EMITS, AND HOW ITS PIECES NEST.
///
/// ⛔⛔ THE REFERENCE HAS **TWO** BUILDERS THAT MOVE INDEPENDENTLY, and the three shapes below are
/// every combination they reach. A single op list plus an insertion point cannot say which: a caller
/// that appended the chain after the nest instead of inside it would load once per transfer where the
/// implicit loops exist to load once per contiguous run.
#[derive(Debug, Clone, PartialEq, Eq)]
pub enum Emitted {
    /// NO IMPLICIT LOOPS — one list, at one point.
    Chain {
        /// The load, whatever it needed, and the send.
        ops: Vec<DfirOp>,
        /// `update_insertion_loc`.
        at: ChainPlace,
    },
    /// IMPLICIT LOOPS, WITH THE CHAIN INSIDE THE INNERMOST OF THEM — `outer_loops.front()` is one of
    /// them, so `loop_builder` lands in the loop entry 068 has just built (`:5787`).
    Nest {
        /// The nest, chain and all.
        nest: ImplicitNest,
        /// Where the nest itself goes: still [`NestPlace::InFirstLoopFor`] when the composite load
        /// was given up only after the implicit loops were weighed.
        at: NestPlace,
    },
    /// A COMPOSITE LOAD WITH IMPLICIT LOOPS — the nest joins the composite loop and its body is
    /// EMPTY, because the implicit loops became TIME loops of the composite load rather than a place
    /// to put it (`:5768-5769`), and the chain stays at the caller's own point.
    NestAndChain {
        /// The nest, with nothing inside it.
        nest: ImplicitNest,
        /// `composite_loops.front()` — always, since a composite load has one.
        at: CompositeView,
        /// The load and the send.
        ops: Vec<DfirOp>,
    },
}

/// EVERYTHING ONE LOAD-AND-SEND LEAVES ITS CALLER TO PLACE AND RECORD.
#[derive(Debug, Clone, PartialEq, Eq)]
pub struct LoadAndSend {
    /// The ops, and how they nest.
    pub emitted: Emitted,
    /// [`Some`] only for [`LoadSource::Switched`] — the latch bindings and the buffer-switch loop's
    /// new yield operand, which belongs several loops further out. See [`SwitchedLoad`].
    pub switch: Option<SwitchedLoad>,
}

/// WHICH LOOP KIND ENTRY 068 WILL EMIT FOR ONE IMPLICIT LOOP, AS [`epilogues_in_loops`] READS IT.
///
/// ⛔⛔ THE REFERENCE ASKS THE MAP AND THIS IS THE ANSWER IT GETS. `areEpiloguesInLoops` looks each
/// loop up in `dsc_loops_to_mlir_loops_map_` and tests `hasConstantUpperBound` — against loops entry
/// 068 built one line earlier, whose kind IS `steady == epilogue`: the equal arm is an `affine.for 0
/// to steady` and the unequal one an `scf.for` bounded by an `arith.select`, which no
/// `arith.constant` defines. So an implicit loop has an epilogue exactly when its two counts differ,
/// and the map round-trip cannot say anything else.
fn implicit_bound(implicit: &ImplicitLoop) -> LoopBound {
    let StickCounts { steady, epilogue } = implicit.extents;
    if steady == epilogue {
        LoopBound::Constant(steady)
    } else {
        LoopBound::Dynamic
    }
}

/// AN IMPLICIT LOOP AS A TIME LOOP OF THE COMPOSITE LOAD (`:5768-5769`).
fn implicit_time(implicit: &ImplicitLoop) -> CompositeTimeLoop {
    CompositeTimeLoop {
        bound: implicit_bound(implicit),
        walk: CompositeLoop {
            size_idx: implicit.size_index,
            // ⭐ THE CONSTANT `1` — see [`ImplicitLoop`], which has no field for it.
            elem_offset: 1,
        },
    }
}

/// AN IMPLICIT LOOP AS AN ADDRESS STRIDE (`:5773-5774`), against the loop entry 068 emitted for it.
///
/// ⚠️ THE `iv` IS THE NEST'S OWN. `constructBaseAddress` reaches it through
/// `getMLIRLoopFromLoopNode(loop_, dim_)`, which takes the `.front()` of that node's record — and the
/// record for a FRESH `LoopInfo::loop_` holds exactly the one loop entry 068 pushed into it (`:781`,
/// `:838`). That is also why the chain's own place reads `.back()`: see [`ChainPlace`].
///
/// ⛔ [`None`] IS THE DUMMY LOOP OF THE EMPTY-VIEW BRANCH, whose `sizeIdx_` is the reference's `-1`.
fn implicit_stride(implicit: &ImplicitLoop, iv: Val) -> Option<LoopStride> {
    Some(LoopStride {
        size_idx: implicit.size_index?,
        elem_offset: 1,
        iv: Some(iv),
    })
}

/// Replaces: e090_GenerateLoadAndSendFromDataTransferNode
///
/// **090/110** `SNTransferLowering::GenerateLoadAndSendFromDataTransferNode` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2058` (274L).
///
/// A UNIT THAT READS AND FORWARDS: the implicit loops a contiguous transfer needs, the load its
/// source calls for, the rotate/replicate/convert chain and the `dataflow.send` that spends the wire.
///
/// ⛔⛔ `L0LUROW0` IS WIDENED TO EVERY `L0LU` ROW. `is_any_of(comp_, LXLU, LXSU, L0LUROW0, L0SU)`
/// (`:5734`) names ONE row of the L0 lookup, and [`GenericComp`] folds all of them to `L0lu` — so a
/// program lowered for `L0LUROW1` answers `is_memory` here where the reference answers false, and
/// takes the composite-load path. Bounded, not repaired: `sync.rs`'s handler table shows `L0LUROW0`
/// is the only row ever bound, so no input in the tree separates them.
///
/// ⛔ THE ROTATE COMES **BEFORE** THE REPLICATION HERE AND AFTER IT IN ENTRY 080. `:5882-5895`
/// rotates the raw load and shuffles the rotated value; `:4019-4051` replicates first and rotates the
/// widened one. Both are transcribed as they stand — see [`rotate`]'s note on the type it states.
///
/// ⛔ AND THE REPLICATION ARM IS GATED ON A DIFFERENT MEMBER: `src` here, `comp_` there. See
/// [`TransferRead::src`].
///
/// ⚠️ `OpBuilder local_builder(composite_load)` (`:5920`) IS CREATED AND NEVER USED, as entry 080's
/// `factor_builder` is.
///
/// ⛔ [`None`] IS A LOOP WITH NO `sizeIdx_` THAT MUST BE READ AS AN ADDRESS STRIDE — see
/// [`CompositeView::stride`] and [`implicit_stride`]. Every other refusal in the reference goes
/// through `emitError`, which always raises: see [`emit_error`].
#[must_use]
pub fn generate_load_and_send_from_data_transfer_node<'p>(
    vals: &mut Values,
    handlers: &Handlers,
    read: &TransferRead<'_>,
    loops: &ViewLoops<'_>,
    sticks: &mut ContiguousSticks,
    transfer_sizes: ContiguousTransfer,
    parent_loop: impl Fn(PrimaryDim) -> Option<&'p DfirOp>,
    source: LoadSource<'_>,
) -> Option<LoadAndSend> {
    // `is_any_of(comp_, LXLU, LXSU, L0LUROW0, L0SU)` — see this function's note.
    let is_memory = matches!(
        read.comp,
        GenericComp::Lxlu | GenericComp::Lxsu | GenericComp::L0lu | GenericComp::L0su
    );
    let composite_bounds: Vec<LoopBound> = loops.composite.iter().map(|view| view.bound).collect();

    // ⭐ `perform_composite_load` CARRIES THE LOOP IT NEEDS. Its second conjunct is
    // `!compositeLoops_.empty()` and the insertion point it moves to is that list's `front()`
    // (`:5735-5744`), so the flag's truth and the existence of the front loop are one fact.
    let mut composite_load = if is_memory
        && !epilogues_in_loops(&composite_bounds)
        && !epilogues_in_transfer_sizes(sticks)
    {
        loops.composite.first().copied()
    } else {
        None
    };
    // ⛔ THE NEST'S PLACE IS DECIDED HERE AND NEVER REVISITED: the reference moves `builder` before
    // it asks entry 068 for anything (`:5742` precedes `:5755`) and never moves it back, so a
    // composite load given up at `:5762` still emitted its implicit loops inside the composite loop.
    let nest_at = match composite_load {
        Some(front) => NestPlace::InFirstLoopFor(front),
        None => NestPlace::Here,
    };

    let implicit_loops = match transfer_sizes {
        ContiguousTransfer::Sized => {
            let derived = implicit_loops_for_contiguous_transfer(
                read.view_sizes,
                // `int unit_time_dims = unit_time_transfer.size()`.
                read.chunk_sizes.len(),
                sticks,
                read.replication,
            )
            .unwrap_or_else(|| {
                emit_error(
                    read.node,
                    "Unable to construct implicit loops for contiguous transfer",
                )
            });
            // `perform_composite_load && !areEpiloguesInLoops(implicit_loops)`.
            let bounds: Vec<LoopBound> = derived.iter().map(implicit_bound).collect();
            if epilogues_in_loops(&bounds) {
                composite_load = None;
            }
            derived
        }
        ContiguousTransfer::Absent => Vec::new(),
    };

    // `composite_loops`, and the part of `outer_loops` that does not depend on the nest's own
    // induction variables. The reference splices the composite loops into ONE of the two lists and
    // never both (`:5764-5782`).
    let mut composite: Vec<CompositeTimeLoop> = Vec::new();
    let mut outer: Vec<LoopStride> = Vec::new();
    if composite_load.is_some() {
        composite.extend(implicit_loops.iter().map(implicit_time));
        composite.extend(loops.composite.iter().map(|view| view.time()));
    } else {
        for view in loops.composite {
            outer.push(view.stride()?);
        }
    }
    outer.extend_from_slice(loops.outer);
    let form = if composite_load.is_some() {
        LoadForm::Composite(&composite)
    } else {
        LoadForm::Vector
    };

    // `update_insertion_loc = !perform_composite_load && !outer_loops.empty() &&
    //  (!implicit_loops.empty() || !composite_loops.empty())`, on the MERGED lists.
    let update_insertion_loc = composite_load.is_none()
        && !(outer.is_empty() && implicit_loops.is_empty())
        && !(implicit_loops.is_empty() && loops.composite.is_empty());

    if implicit_loops.is_empty() {
        // No nest at all: `outer_loops.front()` is the composite front, or `loop_builder` never moved.
        let mut ops = Vec::new();
        let switch = switched(load_and_send(
            vals, &mut ops, handlers, read, &outer, form, source,
        )?);
        let at = match loops.composite.first() {
            Some(&front) if update_insertion_loc => ChainPlace::InLastLoopFor(front),
            _ => ChainPlace::Here,
        };
        return Some(LoadAndSend {
            emitted: Emitted::Chain { ops, at },
            switch,
        });
    }

    if let Some(front) = composite_load {
        // ⭐ THE NEST IS EMITTED FIRST, AND EMPTY: `constructImplicitLoopsForContiguousTransfer`
        // precedes the load (`:5755` before `:5798`) and its loops carry the earlier SSA names, while
        // `loop_builder` — which the load is built with — never entered them.
        let nest = emit_implicit_loops_for_contiguous_transfer(
            vals,
            &implicit_loops,
            read.name,
            parent_loop,
            |_, _| Vec::new(),
        )
        .unwrap_or_else(|| {
            emit_error(
                read.node,
                "Unable to construct implicit loops for contiguous transfer",
            )
        });
        let mut ops = Vec::new();
        let switch = switched(load_and_send(
            vals, &mut ops, handlers, read, &outer, form, source,
        )?);
        return Some(LoadAndSend {
            emitted: Emitted::NestAndChain {
                nest,
                at: front,
                ops,
            },
            switch,
        });
    }

    // The chain goes INSIDE the innermost implicit loop, and strides its base address against all of
    // them — which is why it is built from within the nest's own body.
    let mut switch = None;
    let mut refused = false;
    let nest = emit_implicit_loops_for_contiguous_transfer(
        vals,
        &implicit_loops,
        read.name,
        parent_loop,
        |vals, ivs| {
            let mut strides = Vec::with_capacity(implicit_loops.len() + outer.len());
            for (implicit, iv) in implicit_loops.iter().zip(ivs) {
                match implicit_stride(implicit, *iv) {
                    Some(stride) => strides.push(stride),
                    None => {
                        refused = true;
                        return Vec::new();
                    }
                }
            }
            strides.extend_from_slice(&outer);
            let mut ops = Vec::new();
            match load_and_send(vals, &mut ops, handlers, read, &strides, form, source) {
                Some(chain) => switch = switched(chain),
                None => refused = true,
            }
            ops
        },
    )
    .unwrap_or_else(|| {
        emit_error(
            read.node,
            "Unable to construct implicit loops for contiguous transfer",
        )
    });
    if refused {
        return None;
    }

    Some(LoadAndSend {
        emitted: Emitted::Nest { nest, at: nest_at },
        switch,
    })
}

/// WHAT ONE CHAIN LEAVES BEHIND — so that [`load_and_send`]'s own [`Option`] can mean refusal.
enum Chain {
    /// The LATCH, ZERO, CONSTANT and memory arms, none of which rides a buffer-switch loop.
    Plain,
    /// Entry 080's answer, which the caller has to record several loops further out.
    Switched(SwitchedLoad),
}

/// THE LOAD AND THE SEND THEMSELVES — everything after both builders are placed (`:5798-5975`).
///
/// ⛔ THE CONVERSION AND THE SEND ARE SHARED BY THREE OF THE FIVE ARMS. `data` is assigned by the
/// ZERO, CONSTANT and memory arms and converted and sent once, below them (`:5951-5975`); the LATCH
/// arm sends and returns before the mode is even read (`:5798-5807`), and entry 080 sends its own.
///
/// ⛔ [`None`] IS THE COMPOSITE ARM'S TIME ORDER — see
/// [`elements_of_agen_composite_data_transfer`], and [`LoadForm::Composite`] is only built here over
/// a non-empty list, so nothing reaches it.
fn load_and_send(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    read: &TransferRead<'_>,
    outer_loops: &[LoopStride],
    form: LoadForm<'_>,
    source: LoadSource<'_>,
) -> Option<Chain> {
    let (data, data_ty) = match source {
        LoadSource::Latch(latched) => {
            // ⛔ NO CONVERSION AND NO CHAIN — the reference returns success from inside this arm.
            ops.push(DfirOp::Dataflow(dataflow::Op::Send {
                to: read.to,
                data: latched,
                ty: read.result_ty,
            }));
            return Some(Chain::Plain);
        }
        LoadSource::Switched { switch, step } => {
            let load = StreamingLoad {
                read: *read,
                outer_loops,
                form,
                switch,
            };
            // ⛔ ENTRY 080's THREE SILENT `failure()`s BECOME A RAISE HERE: the reference answers
            // them with `emitError("Unable to construct streaming load")` (`:5819-5822`).
            return Some(Chain::Switched(
                construct_streaming_or_double_buffering_load(vals, ops, handlers, &load, step)
                    .unwrap_or_else(|| emit_error(read.node, "Unable to construct streaming load")),
            ));
        }
        // `arith::ConstantOp::create(.., result_type, builder.getZeroAttr(result_type))`.
        LoadSource::Zero => {
            let result = vals.mint();
            ops.push(DfirOp::Arith(arith::Op::DenseConstant {
                result,
                splat: 0,
                ty: read.result_ty,
            }));
            (result, read.result_ty)
        }
        LoadSource::Constant {
            handles,
            data,
            values,
            bitstream,
        } => {
            let stream = constant_bitstream_and_shuffle(
                vals,
                ops,
                read.name,
                handles,
                data,
                values,
                bitstream,
                read.result_ty,
            )
            .unwrap_or_else(|| {
                emit_error(read.node, "Unable to create constant bitstream and shuffle")
            });
            (stream, read.result_ty)
        }
        LoadSource::Memory {
            address,
            addressed_as,
        } => {
            // `getAddressGranularityMultiplyFactor(src, src_storage, getElementType(result_type))`
            // — ⚠️ `src`, not `comp_`: see [`TransferRead::src_location`].
            let factor = address_granularity_multiply_factor(read.src_location, read.precision);
            let start_address = address(vals, ops, factor);
            let transfer = AgenStorage {
                storage: read.storage,
                core: read.core,
                corelet: read.corelet,
                side: TransferSide::Load,
                start_address,
                view_sizes: read.view_sizes,
                elem: read.elem,
                outer_loops,
                addressed_as,
            };
            let chunks = UnitTimeChunks {
                sizes: read.chunk_sizes,
                stride: read.chunk_stride.as_ref(),
                // ⚠️ `unitTimeTransferNumChunks_` IS NOT PASSED HERE (`:5771-5778` of the extract), so
                // entry 067's own default stands — see [`StreamingStore::chunks`].
                num_strides: read.num_chunks,
            };

            match form {
                LoadForm::Vector => {
                    let elements =
                        elements_of_agen_data_transfer(vals, ops, handlers, &transfer, &chunks)
                            .unwrap_or_else(|| {
                                emit_error(
                                    read.node,
                                    "Unable to construct elements of agen data transfer",
                                )
                            });
                    let loaded = vals.mint();
                    ops.push(DfirOp::Agen(agen::Op::VectorLoad {
                        result: loaded,
                        view: elements.view.result,
                        indices: elements.base_address.indices.clone(),
                        dbg_name: Some(read.name.to_owned()),
                        access: agen::Access::Stated(elements.transfer_set),
                        view_ty: elements.view.ty,
                        ty: read.result_ty,
                    }));
                    // `if (rotateNumElements_ > 0) { DT_CHECK_MSG(comp_ == LXLU, ..) .. }` — the check
                    // is [`Rotation::on_lxlu`], so an unrotatable unit has nothing to state here.
                    let rotated = match read.rotate {
                        Some(rotation) => {
                            rotate(vals, ops, loaded, read.result_ty, read, rotation).0
                        }
                        None => loaded,
                    };
                    replicated(vals, ops, read, rotated)
                }
                LoadForm::Composite(time_loops) => {
                    let composite = elements_of_agen_composite_data_transfer(
                        vals,
                        ops,
                        handlers,
                        &transfer,
                        &chunks,
                        time_loops,
                    )
                    .unwrap_or_else(|| {
                        emit_error(
                            read.node,
                            "Unable to construct elements of agen data transfer",
                        )
                    });
                    let elements = composite.elements;
                    // ⛔ EVERYTHING FROM HERE IS IN THE REGION: `loop_builder` is moved to the start
                    // of the composite load's body (`:5921`) and never moved back, so the rotate, the
                    // shuffle, the conversion and the SEND are all inside it.
                    let load_iv = vals.mint();
                    let mut body = Vec::new();
                    let rotated = match read.rotate {
                        Some(rotation) => {
                            rotate(vals, &mut body, load_iv, read.result_ty, read, rotation).0
                        }
                        None => load_iv,
                    };
                    let (data, data_ty) = replicated(vals, &mut body, read, rotated);
                    let (data, data_ty) = convert(vals, &mut body, data, data_ty, read);
                    body.push(DfirOp::Dataflow(dataflow::Op::Send {
                        to: read.to,
                        data,
                        ty: data_ty,
                    }));
                    body.push(DfirOp::Agen(agen::Op::Yield {
                        values: Vec::new(),
                    }));
                    ops.push(DfirOp::Agen(agen::Op::CompositeLoad(Box::new(
                        agen::CompositeLoad {
                            view: elements.view.result,
                            dbg_name: Some(read.name.to_owned()),
                            indices: elements.base_address.indices.clone(),
                            view_ty: elements.view.ty,
                            load_iv,
                            load_iv_ty: read.result_ty,
                            load_set: elements.transfer_set,
                            load_order: elements.transfer_order,
                            // ⭐ `drop_back(0)` AND `take_back(0)`: no time set this bridge builds has
                            // symbols — see [`construct_streaming_or_double_buffering_load`].
                            time_symbols: Vec::new(),
                            time_set: composite.time_set,
                            time_order: composite.time_order?,
                            time_addr_map: composite.time_address_map,
                            body,
                        },
                    ))));
                    return Some(Chain::Plain);
                }
            }
        }
    };

    let (data, data_ty) = convert(vals, ops, data, data_ty, read);
    // `SendOp::create(loop_builder, loc, to, data, nullptr, getStringAttr(transfer_->name_))` —
    // ⭐ UNCONDITIONAL: this entry has no latch walk and so no `use_latch` to test.
    ops.push(DfirOp::Dataflow(dataflow::Op::Send {
        to: read.to,
        data,
        ty: data_ty,
    }));
    Some(Chain::Plain)
}

/// `if (src == LXLU && replicationFactor_ > 1)` — the 2B/16B splat, or the value untouched
/// (`:5938-5949`).
///
/// ⛔ NOT [`replicate`]: entry 080's arm falls back to a `vectorchain.select` for every other
/// component, and this one has NO `else` branch at all — a replicated transfer from anywhere but the
/// LX is sent at the unreplicated width.
fn replicated(
    vals: &mut Values,
    into: &mut Vec<DfirOp>,
    read: &TransferRead<'_>,
    value: Val,
) -> (Val, Vector) {
    if read.src != GenericComp::Lxlu || read.replication.get() <= 1 {
        return (value, read.result_ty);
    }
    let shuffled =
        construct_2b16b_load_shuffle(vals, into, read.name, value, read.result_ty, read.replication)
            .unwrap_or_else(|| emit_error(read.node, "Unsupported load type."));
    (
        shuffled,
        Vector {
            len: read.result_ty.len * read.replication.get().unsigned_abs(),
            elem: read.result_ty.elem,
        },
    )
}

/// The switched arm's record, and nothing for the other four.
fn switched(chain: Chain) -> Option<SwitchedLoad> {
    match chain {
        Chain::Switched(load) => Some(load),
        Chain::Plain => None,
    }
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 097/110 — THE RECEIVE AND THE STORE
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// EVERYTHING A STORE READS OFF ITS TRANSFER NODE — the mirror of [`TransferRead`].
///
/// ⛔ `unitTimeTransferNumChunks_` IS ABSENT ON PURPOSE: neither agen call this entry makes passes a
/// chunk count (`:6555-6584`), so entry 067's own `num_chunk_strides = 1` stands — see
/// [`StreamingStore::chunks`].
#[derive(Debug, Clone, Copy)]
pub struct TransferWrite<'i> {
    /// `dst_storage` — the component the view is addressed through.
    pub storage: Component,
    /// `dst` — the component the data lands IN, which is what the 2B/16B arm tests.
    pub dst: GenericComp,
    /// `core_id_`.
    pub core: Core,
    /// `corelet_id_`, and [`None`] for the reference's `-1`.
    pub corelet: Option<Corelet>,
    /// `comp_` — the unit this program is lowered FOR: `is_memory`, and the conversion's target.
    pub comp: GenericComp,
    /// `{comp_, dst_storage}` as the address-granularity table keys it, for entry 089.
    pub location: DataLocation,
    /// `{dst, dst_storage}` — the same table, for this entry's own memory arm.
    ///
    /// ⚠️⚠️ TWO ROWS FOR ONE TRANSFER, exactly as on the load side: `:6533` reads the factor for the
    /// component the data lands IN while entry 089 reads it for the unit being lowered. See
    /// [`TransferRead::src_location`].
    pub dst_location: DataLocation,
    /// `transfer_->name_` — the `dbgName` of every op that has one.
    pub name: &'i str,
    /// `dsc_->name_` — the node an error names.
    pub node: &'i str,
    /// `*view_sizes_core_specific` — `dstLoopsAndSizes_[dst_idx]`, resolved for this core.
    pub view_sizes: &'i [ViewSize],
    /// The view's element type.
    pub elem: ElemType,
    /// `transfer_->unitTimeTransferChunkSize_`.
    pub chunk_sizes: &'i [ChunkDim],
    /// `transfer_->unitTimeTransferChunkStride_`.
    pub chunk_stride: Option<ChunkDim>,
    /// `result_type` — the vector this end STORES, before [`TransferWrite::widened`].
    pub result_ty: Vector,
    /// `src_result_type` — what arrives off the wire, which is what can make a conversion necessary.
    pub src_result_ty: Vector,
    /// `dst_prec_` — the format that conversion targets.
    pub dst_prec: DataType,
    /// The DSC format [`TransferWrite::result_ty`] was built from, which the granularity factor is
    /// read at — see [`TransferRead::precision`].
    pub precision: DataType,
    /// `transfer_->replicationFactor_`.
    pub replication: Replication,
}

impl TransferWrite<'_> {
    /// `if (transfer_->replicationFactor_ > 1)` — BOTH types widen (`:6449-6459`).
    ///
    /// ⛔⛔ THEY ARE MEMBERS, SO THE WIDENING OUTLIVES THE `if`: the receive, the conversion test, the
    /// granularity factor and the store all read the WIDENED pair, and the 2B/16B shuffle then
    /// narrows back by the same factor. Widening only at the store would receive a stick's worth off
    /// a wire carrying `rf` of them.
    #[must_use]
    fn widened(mut self) -> Self {
        if self.replication.get() > 1 {
            let factor = self.replication.get().unsigned_abs();
            self.result_ty = Vector {
                len: self.result_ty.len * factor,
                elem: self.result_ty.elem,
            };
            self.src_result_ty = Vector {
                len: self.src_result_ty.len * factor,
                elem: self.src_result_ty.elem,
            };
        }
        self
    }

    /// `unitTimeTransferChunkSize_` and `unitTimeTransferChunkStride_`, with the count left at entry
    /// 067's default — see this struct's note.
    fn chunks(&self) -> UnitTimeChunks<'_> {
        UnitTimeChunks {
            sizes: self.chunk_sizes,
            stride: self.chunk_stride.as_ref(),
            num_strides: 1,
        }
    }

    /// `dst == SenComponents::LXSU && transfer_->replicationFactor_ > 1` (`:6588`).
    const fn narrows(&self) -> bool {
        matches!(self.dst, GenericComp::Lxsu) && self.replication.get() > 1
    }
}

/// WHERE ONE RECEIVE'S DATA COMES FROM — `transfer_->src_.unit_ == CONSTANT` (`:6462`).
///
/// ⛔⛔ IT ALSO DECIDES THE ADDRESSING, WHICH IS WHY [`StoreDest::Memory`] CARRIES NO FLAG FOR IT:
/// `is_constant_read` is handed to entries 077 and 078 as their `is_constant_read_write` (`:6560`,
/// `:6572`), so a constant source is addressed as a flat plane — see [`AddressedAs`].
pub enum ReceiveSource<'s> {
    /// `CONSTANT` — entry 070 over `dsc_->constantInfo_.at(constantId_)`, and NO `dataflow.receive`.
    Constant {
        /// The unit handles entry 032's fold query is asked over.
        handles: &'s Handles,
        /// `cst_info` — the folds, their format and the component they are bound on.
        data: &'s ConstantData,
        /// Whether the elements are bit patterns or symbol ids.
        values: BitstreamValues,
        /// The per-fold read of the constant's data.
        bitstream: &'s dyn Fn(Core, Corelet, u32) -> Vec<i64>,
    },
    /// Anything else — `dataflow.receive` of `src_result_type`, converted where the precisions differ.
    ///
    /// ⚠️ `ReceiveOp::create` ALSO PASSES `getStringAttr(transfer_->name_)`, and
    /// [`dataflow::Op::Receive`] has no `dbgName` field — the same gap entry 080 records for
    /// `dataflow.send`.
    Wire(RecvEnd),
}

impl ReceiveSource<'_> {
    /// `is_constant_read`, as entries 077 and 078 read it.
    const fn addressed_as(&self) -> AddressedAs {
        match self {
            ReceiveSource::Constant { .. } => AddressedAs::ConstantPlane,
            ReceiveSource::Wire(_) => AddressedAs::Schedule,
        }
    }
}

/// WHERE ONE RECEIVED VECTOR LANDS, in the reference's own test order (`:6504`, `:6519`, `:6528`).
///
/// ⛔⛔ `LATCH` PREEMPTS THE MODE, WHICH IS WHY THESE ARE ONE ENUM: `dst_storage == LATCH` returns
/// before `getBufferingOrStreamingMode` is asked (`:6504-6510`), so a latched end never reaches
/// entry 089 and never reaches that call's own refusal.
///
/// ⚠️ `emitError("Unable to get buffering or streaming mode")` (`:6513`) IS THE CALLER'S: the mode is
/// read off the transfer node, and it is what picks between these variants — see
/// [`buffering_or_streaming_mode`].
pub enum StoreDest<'s> {
    /// `LATCH` — `addToLatchMap(latchDataId_, data)`, and no store at all.
    ///
    /// ⛔ `DT_CHECK_MSG(latch_id != -1, "latch id cannot be negative")` (`:6507`) IS THIS VARIANT'S
    /// ARGUMENT — see [`Latch`].
    Latch(Latch),
    /// `mode == 2 || mode == 1` — entry 089 emits the store and the address arithmetic.
    Switched {
        /// The buffer-switch loop this transfer's address rides in.
        switch: BufferSwitchLoop,
        /// Which way it moves, and the fold read that gives the step.
        step: BufferStep<&'s dyn Fn(&mut Values, &mut Vec<DfirOp>, Factor) -> Val>,
    },
    /// Neither — a logical memory view over the destination's own start address.
    Memory {
        /// `constructUniformizedFoldedAddress(dstLdsAndLoopOffsets_[dst_idx].startAddr_, factor)`, or
        /// the single scaled constant its non-uniformized `else` emits (`:6535-6550`).
        address: &'s dyn Fn(&mut Values, &mut Vec<DfirOp>, Factor) -> Val,
    },
}

/// WHICH STORE THE MERGED LOOP LISTS CALL FOR — `perform_composite_store`.
///
/// ⛔ IT IS NOT [`StoreForm`]: entry 089 takes the producer op with it, while on this entry's own
/// memory path the producer is only reached once the store is being built — see [`take_producer`].
#[derive(Debug, Clone, Copy)]
enum StoreShape<'s> {
    /// `agen.vector_store`.
    Vector,
    /// `agen.composite_store`, over these time loops.
    Composite(&'s [CompositeTimeLoop]),
}

/// WHAT ONE RECEIVE-AND-STORE LEFT BEHIND — the reference's `final_store_value` out-parameter, and
/// the one arm that never assigns it.
#[derive(Debug)]
pub enum Written {
    /// `dst_storage == LATCH` — `addToLatchMap(latch_id, data)` and a return, so `final_store_value`
    /// is never assigned (`:6504-6510`).
    Latched(Latch, Val),
    /// `mode == 2 || mode == 1` — entry 089 emitted the store, and its buffer-switch update belongs
    /// several loops further out. See [`BufferSwitchUpdate::ops`].
    Switched(Computed, BufferSwitchUpdate),
    /// The memory arm's own `agen.vector_store` or `agen.composite_store`.
    ///
    /// ⚠️ `final_store_value = data` IS TAKEN BEFORE THE 2B/16B SHUFFLE (`:6518` against `:6590`), so
    /// on an LXSU store with replication the value recorded here is NOT the value stored.
    Stored(Computed),
}

/// EVERYTHING ONE RECEIVE-AND-STORE LEAVES ITS CALLER TO PLACE AND RECORD.
#[derive(Debug)]
pub struct ReceiveAndStore {
    /// The ops, and how they nest — the same three shapes entry 090 reaches.
    pub emitted: Emitted,
    /// Which arm wrote, and what it left behind.
    pub written: Written,
}

/// THE OP THAT DEFINES THE STORED VECTOR, TAKEN OUT OF THE CALLER'S LIST — `data.getDefiningOp()`,
/// cloned into the store's region and then `erase()`d (`:6608-6614`).
///
/// ⚠️ THE CLONE MINTS A NEW RESULT IN THE REFERENCE AND THIS MOVES THE OP INSTEAD, so the value the
/// terminator carries keeps its name. Same program, one fewer name — as entry 089 does it.
fn take_producer(ops: &mut Vec<DfirOp>, data: Val) -> Option<DfirOp> {
    let at = ops.iter().position(|op| results(op).contains(&data))?;
    Some(ops.remove(at))
}

/// `if (dst == LXSU && replicationFactor_ > 1)` — the shuffle that narrows the replicated vector back
/// to one store's width (`:6588-6604`).
fn narrowed(
    vals: &mut Values,
    into: &mut Vec<DfirOp>,
    write: &TransferWrite<'_>,
    data: Computed,
) -> Computed {
    let shuffled = construct_2b16b_store_shuffle(
        vals,
        into,
        write.name,
        data.val(),
        write.result_ty,
        write.replication,
    )
    .unwrap_or_else(|| emit_error(write.node, "Unsupported store type."));
    Computed::of(
        shuffled,
        Vector {
            len: write.result_ty.len / write.replication.get().unsigned_abs(),
            elem: write.result_ty.elem,
        },
    )
}

/// Replaces: e097_GenerateReceiveAndStoreFromDataTransferNode
///
/// **097/110** `SNTransferLowering::GenerateReceiveAndStoreFromDataTransferNode` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:1508` (269L).
///
/// A UNIT THAT RECEIVES AND WRITES: the implicit loops a contiguous transfer needs, the
/// `dataflow.receive` (or the constant bit stream), the precision conversion the destination asks
/// for, and the latch, the buffer-switched store or the `agen` store the data lands in.
///
/// ⛔⛔ THE LOAD SIDE'S MIRROR, LOOP MERGE AND ALL — `is_memory`, `perform_composite_store`, the
/// splice into ONE of the two lists and `update_insertion_loc` are the same text as entry 090's
/// (`:6386-6446`), including `L0LUROW0` widening to every `L0LU` row. See
/// [`generate_load_and_send_from_data_transfer_node`].
///
/// ⛔ AND IT ASKS ENTRY 077 FOR A **LOAD** ON BOTH PATHS (`:6557`, `:6569`), so the set is read from
/// the chunks' `src_index` — as entries 089 and 091 do.
///
/// ⚠️ THE CONVERSION'S FAILURE DOES NOT RETURN: `emitError` at `:6494` falls through with `data`
/// still null (`:6492-6497`), which [`emit_error`] raises on instead.
///
/// ⛔ [`None`] IS A LOOP WITH NO `sizeIdx_` READ AS AN ADDRESS STRIDE, the composite store's absent
/// time order, or a stored vector no op in the caller's list defines — see [`take_producer`].
#[must_use]
pub fn generate_receive_and_store_from_data_transfer_node<'p>(
    vals: &mut Values,
    handlers: &Handlers,
    write: &TransferWrite<'_>,
    loops: &ViewLoops<'_>,
    sticks: &mut ContiguousSticks,
    transfer_sizes: ContiguousTransfer,
    parent_loop: impl Fn(PrimaryDim) -> Option<&'p DfirOp>,
    source: ReceiveSource<'_>,
    dest: StoreDest<'_>,
) -> Option<ReceiveAndStore> {
    let widened = write.widened();
    let write = &widened;

    // `is_any_of(comp_, LXLU, LXSU, L0LUROW0, L0SU)`.
    let is_memory = matches!(
        write.comp,
        GenericComp::Lxlu | GenericComp::Lxsu | GenericComp::L0lu | GenericComp::L0su
    );
    let composite_bounds: Vec<LoopBound> = loops.composite.iter().map(|view| view.bound).collect();
    // `perform_composite_store`, carrying the loop its second conjunct proves exists (`:6394-6405`).
    let mut composite_store = if is_memory
        && !epilogues_in_loops(&composite_bounds)
        && !epilogues_in_transfer_sizes(sticks)
    {
        loops.composite.first().copied()
    } else {
        None
    };
    // ⛔ DECIDED BEFORE ENTRY 068 IS ASKED ANYTHING, and never revisited (`:6403` precedes `:6410`).
    let nest_at = match composite_store {
        Some(front) => NestPlace::InFirstLoopFor(front),
        None => NestPlace::Here,
    };

    let implicit_loops = match transfer_sizes {
        ContiguousTransfer::Sized => {
            let derived = implicit_loops_for_contiguous_transfer(
                write.view_sizes,
                write.chunk_sizes.len(),
                sticks,
                write.replication,
            )
            .unwrap_or_else(|| {
                emit_error(
                    write.node,
                    "Unable to construct implicit loops for contiguous transfer",
                )
            });
            let bounds: Vec<LoopBound> = derived.iter().map(implicit_bound).collect();
            if epilogues_in_loops(&bounds) {
                composite_store = None;
            }
            derived
        }
        ContiguousTransfer::Absent => Vec::new(),
    };

    // The composite loops go into ONE of the two lists and never both (`:6417-6435`).
    let mut composite: Vec<CompositeTimeLoop> = Vec::new();
    let mut outer: Vec<LoopStride> = Vec::new();
    if composite_store.is_some() {
        composite.extend(implicit_loops.iter().map(implicit_time));
        composite.extend(loops.composite.iter().map(|view| view.time()));
    } else {
        for view in loops.composite {
            outer.push(view.stride()?);
        }
    }
    outer.extend_from_slice(loops.outer);
    let form = if composite_store.is_some() {
        StoreShape::Composite(&composite)
    } else {
        StoreShape::Vector
    };

    // `update_insertion_loc = !perform_composite_store && !outer_loops.empty() &&
    //  (!implicit_loops.empty() || !composite_loops.empty())`, on the MERGED lists.
    let update_insertion_loc = composite_store.is_none()
        && !(outer.is_empty() && implicit_loops.is_empty())
        && !(implicit_loops.is_empty() && loops.composite.is_empty());

    if implicit_loops.is_empty() {
        let mut ops = Vec::new();
        let written =
            receive_and_store(vals, &mut ops, handlers, write, &outer, form, source, dest)?;
        let at = match loops.composite.first() {
            Some(&front) if update_insertion_loc => ChainPlace::InLastLoopFor(front),
            _ => ChainPlace::Here,
        };
        return Some(ReceiveAndStore {
            emitted: Emitted::Chain { ops, at },
            written,
        });
    }

    if let Some(front) = composite_store {
        // ⭐ THE NEST IS EMITTED FIRST, AND EMPTY: its loops became TIME loops of the composite store
        // rather than a place to put the chain, and `loop_builder` never entered them.
        let nest = emit_implicit_loops_for_contiguous_transfer(
            vals,
            &implicit_loops,
            write.name,
            parent_loop,
            |_, _| Vec::new(),
        )
        .unwrap_or_else(|| {
            emit_error(
                write.node,
                "Unable to construct implicit loops for contiguous transfer",
            )
        });
        let mut ops = Vec::new();
        let written =
            receive_and_store(vals, &mut ops, handlers, write, &outer, form, source, dest)?;
        return Some(ReceiveAndStore {
            emitted: Emitted::NestAndChain {
                nest,
                at: front,
                ops,
            },
            written,
        });
    }

    // The chain goes INSIDE the innermost implicit loop and strides its base address against all of
    // them, which is why it is built from within the nest's own body.
    let mut written = None;
    let nest = emit_implicit_loops_for_contiguous_transfer(
        vals,
        &implicit_loops,
        write.name,
        parent_loop,
        |vals, ivs| {
            let mut strides = Vec::with_capacity(implicit_loops.len() + outer.len());
            for (implicit, iv) in implicit_loops.iter().zip(ivs) {
                match implicit_stride(implicit, *iv) {
                    Some(stride) => strides.push(stride),
                    None => return Vec::new(),
                }
            }
            strides.extend_from_slice(&outer);
            let mut ops = Vec::new();
            written = receive_and_store(
                vals, &mut ops, handlers, write, &strides, form, source, dest,
            );
            ops
        },
    )
    .unwrap_or_else(|| {
        emit_error(
            write.node,
            "Unable to construct implicit loops for contiguous transfer",
        )
    });

    Some(ReceiveAndStore {
        emitted: Emitted::Nest { nest, at: nest_at },
        written: written?,
    })
}

/// THE RECEIVE, THE CONVERSION AND THE STORE THEMSELVES — everything after both builders are placed
/// (`:6461-6617`).
fn receive_and_store(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    write: &TransferWrite<'_>,
    outer_loops: &[LoopStride],
    form: StoreShape<'_>,
    source: ReceiveSource<'_>,
    dest: StoreDest<'_>,
) -> Option<Written> {
    let addressed_as = source.addressed_as();
    let data = match source {
        ReceiveSource::Constant {
            handles,
            data,
            values,
            bitstream,
        } => Computed::of(
            constant_bitstream_and_shuffle(
                vals,
                ops,
                write.name,
                handles,
                data,
                values,
                bitstream,
                write.result_ty,
            )
            .unwrap_or_else(|| {
                emit_error(
                    write.node,
                    "Unable to create constant bitstream and shuffle",
                )
            }),
            write.result_ty,
        ),
        ReceiveSource::Wire(from) => {
            let received = Received::receive(ops, vals.mint(), from, write.src_result_ty);
            let value = Computed::of(received.operand(), write.src_result_ty);
            // ⚠️ `getDimSize(result_type, 0) * getElementTypeBitWidth(result_type)` — the width is
            // read off the DESTINATION's type and the inequality is against the SOURCE's, so a stick's
            // worth on the way in is left alone. See [`convert`].
            let input_bits = write.result_ty.len * u64::from(write.result_ty.elem.bits());
            if write.src_result_ty != write.result_ty && input_bits != STICK_BITS {
                precision_conversion(vals, ops, value, write.dst_prec, write.comp).unwrap_or_else(
                    || {
                        emit_error(
                            write.node,
                            "Unable to construct precision conversion in a transfer operation",
                        )
                    },
                )
            } else {
                value
            }
        }
    };

    match dest {
        // `addToLatchMap(latch_id, data); return success();` — before the mode is even read.
        StoreDest::Latch(latch) => Some(Written::Latched(latch, data.val())),
        StoreDest::Switched { switch, step } => {
            let store = StreamingStore {
                storage: write.storage,
                core: write.core,
                corelet: write.corelet,
                location: write.location,
                name: write.name,
                node: write.node,
                view_sizes: write.view_sizes,
                elem: write.elem,
                outer_loops,
                chunks: write.chunks(),
                precision: write.precision,
                switch,
            };
            let form = match form {
                StoreShape::Vector => StoreForm::Vector,
                StoreShape::Composite(loops) => StoreForm::Composite {
                    loops,
                    producer: take_producer(ops, data.val())?,
                },
            };
            // ⛔ ENTRY 089's SILENT `failure()`s BECOME A RAISE HERE, as the reference raises them:
            // `emitError("Unable to construct streaming store")` (`:6524`).
            let update = construct_streaming_or_double_buffering_store(
                vals, ops, handlers, &store, data, form, step,
            )
            .unwrap_or_else(|| emit_error(write.node, "Unable to construct streaming store"));
            Some(Written::Switched(data, update))
        }
        StoreDest::Memory { address } => {
            // `getAddressGranularityMultiplyFactor(dst, dst_storage, getElementType(result_type))`.
            let factor = address_granularity_multiply_factor(write.dst_location, write.precision);
            let start_address = address(vals, ops, factor);
            let transfer = AgenStorage {
                storage: write.storage,
                core: write.core,
                corelet: write.corelet,
                // ⛔ THE REFERENCE'S OWN `true` ON A STORE — see this entry's note.
                side: TransferSide::Load,
                start_address,
                view_sizes: write.view_sizes,
                elem: write.elem,
                outer_loops,
                addressed_as,
            };
            let chunks = write.chunks();
            match form {
                StoreShape::Vector => {
                    let elements =
                        elements_of_agen_data_transfer(vals, ops, handlers, &transfer, &chunks)
                            .unwrap_or_else(|| {
                                emit_error(
                                    write.node,
                                    "Unable to construct elements of agen data transfer",
                                )
                            });
                    let stored = if write.narrows() {
                        narrowed(vals, ops, write, data)
                    } else {
                        data
                    };
                    // ⚠️ `transfer_order` IS DROPPED because `store_order` is DERIVED — see
                    // [`agen::Access`] and entry 091.
                    ops.push(DfirOp::Agen(agen::Op::VectorStore {
                        value: stored.val(),
                        view: elements.view.result,
                        indices: elements.base_address.indices.clone(),
                        dbg_name: Some(write.name.to_owned()),
                        access: agen::Access::Stated(elements.transfer_set),
                        view_ty: elements.view.ty,
                        ty: stored.ty(),
                    }));
                }
                StoreShape::Composite(time_loops) => {
                    let composite = elements_of_agen_composite_data_transfer(
                        vals, ops, handlers, &transfer, &chunks, time_loops,
                    )
                    .unwrap_or_else(|| {
                        emit_error(
                            write.node,
                            "Unable to construct elements of agen data transfer",
                        )
                    });
                    let elements = composite.elements;
                    // ⛔ THE SHUFFLE IS BUILT WITH `composite_store_builder`, INSIDE THE REGION
                    // (`:6582-6590`), and where there is no shuffle it is the PRODUCER that moves in.
                    let mut body = Vec::new();
                    let yielded = if write.narrows() {
                        narrowed(vals, &mut body, write, data)
                    } else {
                        body.push(take_producer(ops, data.val())?);
                        data
                    };
                    body.push(DfirOp::Agen(agen::Op::Yield {
                        values: vec![agen::Yielded {
                            val: yielded.val(),
                            ty: yielded.ty(),
                        }],
                    }));
                    ops.push(DfirOp::Agen(agen::Op::CompositeStore(Box::new(
                        agen::CompositeStore {
                            view: elements.view.result,
                            dbg_name: Some(write.name.to_owned()),
                            indices: elements.base_address.indices.clone(),
                            view_ty: elements.view.ty,
                            store_set: elements.transfer_set,
                            store_order: elements.transfer_order,
                            // ⭐ `{}` — no time symbols (`:6580`).
                            time_symbols: Vec::new(),
                            time_set: composite.time_set,
                            time_order: composite.time_order?,
                            time_addr_map: composite.time_address_map,
                            body,
                        },
                    ))));
                }
            }
            Some(Written::Stored(data))
        }
    }
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 098/110 — THE SOURCE END OF ONE TRANSFER
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// WHERE ONE TRANSFER'S SOURCE SENDS, AND WHETHER THE DATA LEAVES THIS UNIT AT ALL — `dst.via_` and
/// the `comp_ != to_unit || to_unit == LXLU` test (`:2525-2534`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum SrcRoute {
    /// A load and a send to this component, which is `LXLUSCALEREG` where the destination is this
    /// unit's own LX (`:2535`).
    Sends(Component),
    /// `comp_ == to_unit` and not the LX — a load and a store into this storage.
    Stores(Component),
}

impl SrcRoute {
    /// `via_.empty()` — the destination states both its unit and its storage.
    #[must_use]
    pub fn direct(comp: Component, unit: Component, storage: Component) -> SrcRoute {
        SrcRoute::sends(comp, unit).unwrap_or(SrcRoute::Stores(storage))
    }

    /// `!via_.empty()` — `to_unit = via_.front()`, and `to_storage` stays `NO_COMPONENT`.
    ///
    /// ⛔ [`None`] IS `DT_CHECK(to_storage != NO_COMPONENT)` (`:2548`) HOISTED INTO THE TYPE: a via'd
    /// route whose first hop is this unit and is not the LX would take the store arm with no storage
    /// to name, and the reference aborts there.
    #[must_use]
    pub fn via(comp: Component, head: Component) -> Option<SrcRoute> {
        SrcRoute::sends(comp, head)
    }

    /// `comp_ != to_unit || to_unit == LXLU`, with the substitution the arm applies to its own unit.
    fn sends(comp: Component, to_unit: Component) -> Option<SrcRoute> {
        if comp != to_unit {
            return Some(SrcRoute::Sends(to_unit));
        }
        // `comp_ == to_unit && to_unit == LXLU ? LXLUSCALEREG : to_unit`.
        if to_unit == Component::Unit(DfirUnit::Lxlu) {
            return Some(SrcRoute::Sends(Component::LxluScaleReg));
        }
        None
    }
}

/// WHAT ONE SOURCE END EMITS — one of the two callees' answers, and never both.
#[derive(Debug)]
pub enum SrcTransfer {
    /// [`SrcRoute::Sends`] — entry 090's load, chain and send.
    Sent(LoadAndSend),
    /// [`SrcRoute::Stores`] — entry 091's zero or constant, stored locally.
    Stored(LoadAndStore),
}

/// Replaces: e098_GenerateDataTranferForSrc
///
/// **098/110** `SNTransferLowering::GenerateDataTranferForSrc` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2522` (34L).
///
/// THE SOURCE END OF ONE TRANSFER: the `dataflow.get_unit` for wherever the data goes next and a load
/// and send to it, or a load and store where it never leaves this unit.
///
/// ⚠️ BOTH ARMS REPORT THE SAME SENTENCE — the store arm's failure is also
/// `emitError("Unable to generate load and send operations")` (`:2554`) — and entry 091 cannot
/// refuse, so that copy is unreachable.
///
/// ⛔ [`None`] IS ENTRY 090'S OWN, RAISED AS THE REFERENCE RAISES IT — see
/// [`generate_load_and_send_from_data_transfer_node`].
#[must_use]
pub fn generate_data_transfer_for_src(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    route: SrcRoute,
    core: Core,
    corelet: Option<Corelet>,
    node: &str,
    send: impl FnOnce(&mut Values, &mut Vec<DfirOp>, Val) -> Option<LoadAndSend>,
    store: impl FnOnce(&mut Values, &mut Vec<DfirOp>, Component) -> LoadAndStore,
) -> SrcTransfer {
    match route {
        SrcRoute::Sends(unit) => {
            // `retrieveGetUnitOpInSameCore(builder, unit, core_id_, corelet_id_)`.
            let dst_unit =
                retrieve_get_unit_op_in_same_core(vals, handlers, unit, core, corelet).bind(ops);
            // `GenerateLoadAndSendFromDataTransferNode(builder, dst_unit_op, comp_, src_.storage_,
            //  src_sticks_ss_per_dim)` — the twenty reads that call takes are the caller's.
            SrcTransfer::Sent(
                send(vals, ops, dst_unit).unwrap_or_else(|| {
                    emit_error(node, "Unable to generate load and send operations")
                }),
            )
        }
        // `GenerateLoadAndStoreFromDataTransferNode(builder, src_.storage_, to_storage, 0, ..)` —
        // ⚠️ `int dst_idx = 0` is declared and the literal `0` is passed instead (`:2549-2551`).
        SrcRoute::Stores(to_storage) => SrcTransfer::Stored(store(vals, ops, to_storage)),
    }
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 102/110 — THE DESTINATION END
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// WHICH NEIGHBOUR ONE DESTINATION HEARS FROM — `via_.empty() ? src_.unit_ : via_.back()` (`:2564-2569`).
///
/// ⛔ [`None`] IS `from == comp_`, WHICH EMITS NOTHING AND SUCCEEDS (`:2571`): this unit is the sender.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct DstFrom(Component);

impl DstFrom {
    /// `dst.via_.empty()` — the transfer's own source sends.
    #[must_use]
    pub fn direct(comp: Component, src_unit: Component) -> Option<DstFrom> {
        DstFrom::hearing(comp, src_unit)
    }

    /// `!dst.via_.empty()` — `from = dst.via_.back()`, the last hop.
    #[must_use]
    pub fn via(comp: Component, last_hop: Component) -> Option<DstFrom> {
        DstFrom::hearing(comp, last_hop)
    }

    /// The component sending — which the explored pair names, not this unit.
    #[must_use]
    pub const fn component(self) -> Component {
        self.0
    }

    fn hearing(comp: Component, from: Component) -> Option<DstFrom> {
        (from != comp).then_some(DstFrom(from))
    }
}

/// THE FORWARD SENDS OF ONE DESTINATION, AND THE VALUE THEY FOLLOW.
#[derive(Debug)]
pub struct Forwarded {
    /// `final_store_data` — the reference positions a SECOND builder after its defining op
    /// (`:6600-6602`), which the store's own loops may enclose, so the caller places these there.
    pub after: Val,
    /// One `dataflow.send` per `dst_forward_map[comp_]` entry, in that set's order.
    pub sends: Vec<DfirOp>,
}

/// WHAT ONE DESTINATION END EMITS.
#[derive(Debug)]
pub struct DstTransfer {
    /// Entry 097's answer.
    pub received: ReceiveAndStore,
    /// [`Some`] where `dst_forward_map` holds this component.
    pub forwarded: Option<Forwarded>,
}

/// Replaces: e102_GenerateDataTranferForDst
///
/// **102/110** `SNTransferLowering::GenerateDataTranferForDst` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2563` (47L).
///
/// THE DESTINATION END OF ONE TRANSFER: a receive and store from whichever neighbour sends, then one
/// `dataflow.send` per unit this one forwards the stored vector on to.
///
/// ⛔⛔ THE PAIR RECORDED IS `(from, dst_fwd)` AND THIS UNIT IS NEITHER END OF IT (`:2609`) — so what
/// entry 092 will not re-emit is the hop the SENDER made, not the forward emitted here.
/// ⛔ THE `DT_CHECK_MSG` IS THE LATCH ARM: [`Written::Latched`] never assigns `final_store_value`, so
/// a latched destination that also forwards has no store op to follow.
/// ⚠️ THE SENDS' `dbgName` IS DROPPED, as every ported send drops it — see [`ReceiveSource::Wire`].
#[must_use]
pub fn generate_data_transfer_for_dst(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    from: DstFrom,
    core: Core,
    corelet: Option<Corelet>,
    node: &str,
    own: Val,
    forward_to: &[Component],
    explored: &mut Vec<(Component, Component)>,
    receive: impl FnOnce(&mut Values, &mut Vec<DfirOp>, RecvEnd) -> Option<ReceiveAndStore>,
) -> DstTransfer {
    // `retrieveGetUnitOpInSameCore(builder, from, core_id_, corelet_id_)`.
    let src_unit =
        retrieve_get_unit_op_in_same_core(vals, handlers, from.component(), core, corelet).bind(ops);
    let (_, from_end) = DynLink::between(src_unit, own).ends();
    // `GenerateReceiveAndStoreFromDataTransferNode(dst_idx, builder, src_unit_op, comp_,
    //  dst.loc_.storage_, src_sticks_ss_per_dim, final_store_data)`.
    let received = receive(vals, ops, from_end)
        .unwrap_or_else(|| emit_error(node, "Unable to generate receive and store operations"));

    // `auto forward_record = dst_forward_map.find(comp_); if (forward_record != end())`.
    if forward_to.is_empty() {
        return DstTransfer {
            received,
            forwarded: None,
        };
    }
    let stored = match received.written {
        Written::Switched(stored, _) | Written::Stored(stored) => stored,
        Written::Latched(..) => emit_error(
            node,
            "store operation should be visible for forwarding to other units",
        ),
    };
    let mut sends = Vec::with_capacity(forward_to.len());
    for dst_fwd in forward_to {
        // ⛔ THE OUTER BUILDER, NOT THE FORWARDING ONE (`:2603-2604`) — the handles stay out here.
        let dst_unit =
            retrieve_get_unit_op_in_same_core(vals, handlers, *dst_fwd, core, corelet).bind(ops);
        let (to_end, _) = DynLink::between(own, dst_unit).ends();
        sends.push(DfirOp::Dataflow(dataflow::Op::Send {
            to: to_end,
            data: stored.val(),
            ty: stored.ty(),
        }));
        // `explored_pairs_for_via.emplace(from, dst_fwd)` — a set, so a pair already there stands.
        let pair = (from.component(), *dst_fwd);
        if !explored.contains(&pair) {
            explored.push(pair);
        }
    }
    DstTransfer {
        received,
        forwarded: Some(Forwarded {
            after: stored.val(),
            sends,
        }),
    }
}

// ══════════════════════════════════════════════════════════════════════════════════════════════
// 104/110 — ONE TRANSFER STATEMENT, FROM THIS UNIT'S SIDE
// ══════════════════════════════════════════════════════════════════════════════════════════════

/// THE FORMAT ONE END OF A TRANSFER STATES — `myLdsIdx_`'s labeled DS, or the constant it must
/// otherwise be.
///
/// ⛔ [`EndFormat::Constant`] IS `DT_CHECK_MSG(constantId_ >= 0, "transfer src should either have
/// labeled ds or it has to be a constant")` (`:2683-2686`) HOISTED INTO THE TYPE.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum EndFormat {
    /// `labeledDs_[myLdsIdx_]`'s `dataFormat_` and `scaledLdsCategory_`.
    Labeled(DataType, TensorCategory),
    /// `constantInfo_.at(constantId_).dataFormat_`, which states no category — the reference leaves
    /// `src_category` at its `REGULAR_TENSOR` initialiser (`:2679-2680`).
    Constant(DataType),
}

impl EndFormat {
    /// `{src,dst}_prec_` and the category beside it.
    const fn parts(self) -> (DataType, TensorCategory) {
        match self {
            EndFormat::Labeled(format, category) => (format, category),
            EndFormat::Constant(format) => (format, TensorCategory::Regular),
        }
    }
}

/// THE DESTINATIONS' FORMATS — `dstLdsAndLoopOffsets_`, split because only the LAST one survives.
///
/// ⛔⛔ `dst_result_type` IS OVERWRITTEN PER ENTRY AND READ AFTER THE LOOP (`:2716-2720`, `:2780`), so
/// the last destination types every load and store below and an empty list would leave it null —
/// which is why the last one is a field and not the tail of a slice.
///
/// ⚠️ THE CATEGORY IS NOT READ ON THIS SIDE: every entry is typed `REGULAR_TENSOR` (`:2717-2718`), so
/// a leading destination contributes nothing but entry 063's refusal.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct DstFormats<'d> {
    /// Every entry but the last.
    pub leading: &'d [EndFormat],
    /// The last, which is `dst_result_type` when the loop ends.
    pub last: EndFormat,
}

/// `uniformization_enabled_`, AND THE ONE THING IT DECIDES HERE — the reference's own "Temporary fix
/// to get blocks" (`:2723-2728`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum Uniformization {
    /// A unit with no corelet asks for corelet 0's block sizes.
    Enabled,
    /// `corelet_id_` stands.
    Disabled,
}

impl Uniformization {
    /// `int corelet_id = corelet_id_; if (uniformization_enabled_ && corelet_id == -1) corelet_id = 0;`
    #[must_use]
    pub fn blocks_corelet(self, corelet: Option<Corelet>) -> Option<Corelet> {
        match (self, corelet) {
            (Uniformization::Enabled, None) => Corelet::checked(0),
            (_, held) => held,
        }
    }
}

/// ONE DESTINATION OF A TRANSFER — `transfer_->dstVias_[i]`, with the fusable parent loop that is
/// indexed by the same `i` (`:2809-2816`).
#[derive(Debug, Clone, Copy)]
pub struct DstVia<'d> {
    /// `loc_.unit_`.
    pub unit: Component,
    /// `loc_.storage_`.
    pub storage: Component,
    /// `via_`, in route order.
    pub vias: &'d [Component],
    /// `dsc_loops_to_mlir_loops_map_->at(lastFusableParentLoopDst_[i]).front()`, and [`None`] both
    /// for an empty list and for a null entry.
    pub fusable_parent: Option<&'d DfirOp>,
}

/// WHERE ONE END'S OPS GO — `OpBuilder tmp_builder = builder`, moved to the fusable parent loop where
/// there is one (`:2751-2761`, `:2807-2818`).
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum EndPlace<'p> {
    /// The caller's own insertion point.
    Here,
    /// `tmp_builder.setInsertionPoint(loop_op)` — BEFORE this loop, and not in its body.
    BeforeLoop(&'p DfirOp),
}

/// `lastFusableParentLoop{Src,Dst}_ != nullptr && is_memory && !areEpiloguesInTransferSizes()`.
///
/// ⛔ THE EPILOGUE TEST IS ASKED PER END, AFTER THE ENDS BEFORE IT RAN: entry 090 decrements the
/// per-dim counts this reads (see [`ContiguousSticks`]), so the second destination of a transfer can
/// place itself differently from the first.
fn fusable_place<'p>(
    comp: Component,
    fusable: Option<&'p DfirOp>,
    sticks: &ContiguousSticks,
) -> EndPlace<'p> {
    // `is_any_of(comp_, LXLU, LXSU, L0LUROW0, L0SU)` — with the `L0LUROW0` widening entry 090 notes.
    let is_memory = matches!(
        comp,
        Component::Unit(unit)
            if matches!(
                unit.generic(),
                GenericComp::Lxlu | GenericComp::Lxsu | GenericComp::L0lu | GenericComp::L0su
            )
    );
    match fusable {
        Some(loop_op) if is_memory && !epilogues_in_transfer_sizes(sticks) => {
            EndPlace::BeforeLoop(loop_op)
        }
        _ => EndPlace::Here,
    }
}

/// EVERYTHING ONE TRANSFER STATEMENT READS OFF ITS NODE.
#[derive(Debug, Clone, Copy)]
pub struct DataTransfer<'t> {
    /// `comp_` — the unit this program is lowered FOR.
    pub comp: Component,
    /// `transfer_->src_.unit_`.
    pub src_unit: Component,
    /// `srcLdsAndLoopOffsets_`.
    pub src: EndFormat,
    /// `dstLdsAndLoopOffsets_`.
    pub dsts: DstFormats<'t>,
    /// `unitTimeTransferChunkSize_`'s per-dim sizes, as entry 063 reads them.
    pub chunks: &'t [Elements],
    /// `unitTimeTransferNumChunks_`.
    pub num_chunks: i64,
    /// `transfer_->dstVias_`, in order.
    pub vias: &'t [DstVia<'t>],
    /// `lastFusableParentLoopSrc_`, resolved as [`DstVia::fusable_parent`] is.
    pub fusable_src: Option<&'t DfirOp>,
    /// `core_id_`.
    pub core: Core,
    /// `corelet_id_`, and [`None`] for the reference's `-1`.
    pub corelet: Option<Corelet>,
    /// `uniformization_enabled_`.
    pub uniformized: Uniformization,
    /// `dsc_->name_`.
    pub node: &'t str,
    /// `transfer_->name_`.
    pub name: &'t str,
    /// `*view_sizes_core_specific`.
    pub view_sizes: &'t [ViewSize],
    /// `transfer_->replicationFactor_`.
    pub replication: Replication,
}

/// ONE SOURCE END AND THE INSERTION POINT IT WAS BUILT AT.
#[derive(Debug)]
pub struct PlacedSrc<'p> {
    /// `tmp_builder`.
    pub at: EndPlace<'p>,
    /// Entry 098's answer.
    pub sent: SrcTransfer,
}

/// THE DESTINATION END AND THE INSERTION POINT IT WAS BUILT AT.
#[derive(Debug)]
pub struct PlacedDst<'p> {
    /// `tmp_builder`.
    pub at: EndPlace<'p>,
    /// Entry 102's answer.
    pub received: DstTransfer,
}

/// WHAT ONE TRANSFER STATEMENT EMITS, AND THE TWO TYPES IT LEAVES ON THE LOWERING.
#[derive(Debug)]
pub struct ConstructedTransfer<'t> {
    /// `src_result_type` — the source end's type, at the scaled category only the L0 lookup keeps.
    pub src_result_ty: Vector,
    /// `result_type` after `result_type = dst_result_type` (`:2780`).
    pub result_ty: Vector,
    /// One per DISTINCT unit the source end reached, in `dstVias_` order.
    pub sends: Vec<PlacedSrc<'t>>,
    /// The FIRST destination that is this unit, and [`None`] where none is or where the one that is
    /// hears from this unit itself — entry 102's own no-op.
    pub dst: Option<PlacedDst<'t>>,
    /// One per via chain this unit is only a hop of.
    pub hops: Vec<ReceiveAndSend>,
    /// The counts, after every end walked and decremented them.
    pub sticks: ContiguousSticks,
}

/// Replaces: e104_constructDataTransfer
///
/// **104/110** `SNTransferLowering::constructDataTransfer` —
/// `dsc-based-utils/DSC2ToDataflowIR/V3/SNTransferLowering.cpp:2676` (164L).
///
/// ONE TRANSFER STATEMENT FROM THIS UNIT'S SIDE: its two types, one source end per DISTINCT unit it
/// reaches, the FIRST destination end that is this unit, and one pass-through per via chain.
///
/// ⛔⛔ THE SCALED CATEGORY SURVIVES ON `L0LUROW0` ALONE (`:2693-2697`) — every other unit reads a
/// scaled labeled DS as a REGULAR tensor, so its `src_result_type` carries no `mx` element type.
/// ⛔ `result_type = dst_result_type` (`:2778-2780`): the LAST destination's format types every load
/// and store from there down, and the source ends above were built against the SOURCE's.
/// ⚠️ `sticks_src_ss != sticks_src_el` (`:2822`) HAS NOWHERE TO GO — entry 102 never reads that
/// argument.
/// ⛔ [`None`] IS ENTRY 063'S `failure()`, a `BOOL`-formatted end, and the only refusal here: both
/// `emitError`s raise, as do both callees' own.
#[must_use]
pub fn construct_data_transfer<'t>(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    handlers: &Handlers,
    transfer: &DataTransfer<'t>,
    own: Val,
    blocks: impl Fn(Option<Corelet>) -> Vec<(PrimaryDim, StickCounts)>,
    send: &dyn Fn(&mut Values, &mut Vec<DfirOp>, &mut ContiguousSticks, Val) -> Option<LoadAndSend>,
    store: &dyn Fn(&mut Values, &mut Vec<DfirOp>, Component) -> LoadAndStore,
    receive: &dyn Fn(
        &mut Values,
        &mut Vec<DfirOp>,
        &mut ContiguousSticks,
        usize,
        RecvEnd,
    ) -> Option<ReceiveAndStore>,
) -> Option<ConstructedTransfer<'t>> {
    // `getLabeledDsType(src_prec_, src_category, builder, result_type)`, over the category the
    // `transfer_->src_.unit_ != L0LUROW0` test has already flattened.
    let (src_format, stated) = transfer.src.parts();
    let src_category = if transfer.src_unit == Component::Unit(DfirUnit::L0lu) {
        stated
    } else {
        TensorCategory::Regular
    };
    let src_result_ty = labeled_ds_type(
        transfer.chunks,
        transfer.num_chunks,
        src_format,
        src_category,
    )?;

    // `for (dst_lds : dstLdsAndLoopOffsets_)` — every entry is typed and only the last is kept.
    for leading in transfer.dsts.leading {
        labeled_ds_type(
            transfer.chunks,
            transfer.num_chunks,
            leading.parts().0,
            TensorCategory::Regular,
        )?;
    }
    let dst_result_ty = labeled_ds_type(
        transfer.chunks,
        transfer.num_chunks,
        transfer.dsts.last.parts().0,
        TensorCategory::Regular,
    )?;

    // `getBlockTransferSizePerDim(*transfer_, comp_, corelet_id, {false,true}, true)` — one call per
    // half of the pair, over the corelet the uniformized fix-up supplies.
    let per_dim = blocks(transfer.uniformized.blocks_corelet(transfer.corelet));
    // `for (it : src_sticks_ss_per_dim) sticks_src_ss *= it.second;` and its `_el` twin, both from `1`.
    let whole = StickCounts {
        steady: per_dim.iter().map(|(_, counts)| counts.steady).product(),
        epilogue: per_dim.iter().map(|(_, counts)| counts.epilogue).product(),
    };
    if whole.steady <= 0 || whole.epilogue <= 0 {
        emit_error(transfer.node, "Negative number of block transfers");
    }
    let mut sticks = ContiguousSticks::new(whole, per_dim);

    // `if (transfer_->src_.unit_ == comp_)` — this unit is the one sending.
    let mut sends = Vec::new();
    if transfer.src_unit == transfer.comp {
        let mut explored_dst_units: Vec<Component> = Vec::new();
        for dst in transfer.vias {
            let at = fusable_place(transfer.comp, transfer.fusable_src, &sticks);
            // ⛔ THE DEDUPE IS ON THE UNIT REACHED, `via_.front()` and not the destination
            // (`:2762-2769`): two destinations behind one hop are sent to once.
            let to_unit = dst.vias.first().copied().unwrap_or(dst.unit);
            if explored_dst_units.contains(&to_unit) {
                continue;
            }
            explored_dst_units.push(to_unit);

            let route = match dst.vias.first() {
                Some(head) => SrcRoute::via(transfer.comp, *head).unwrap_or_else(|| {
                    todo!("a via'd route whose first hop is comp_ names no storage to store into")
                }),
                None => SrcRoute::direct(transfer.comp, dst.unit, dst.storage),
            };
            let sent = generate_data_transfer_for_src(
                vals,
                ops,
                handlers,
                route,
                transfer.core,
                transfer.corelet,
                transfer.node,
                |vals: &mut Values, ops: &mut Vec<DfirOp>, unit: Val| {
                    send(vals, ops, &mut sticks, unit)
                },
                store,
            );
            sends.push(PlacedSrc { at, sent });
        }
    }

    // ⛔ `result_type = dst_result_type` — see this function's note.
    let result_ty = dst_result_ty;

    // `dst_forward_map[comp_]` — the units this one passes what it stores on to.
    let mut forward_to: Vec<Component> = Vec::new();
    for dst in transfer.vias {
        if dst.unit != transfer.comp {
            continue;
        }
        // `DT_CHECK(transfer_->src_.unit_ != comp_ || dst.loc_.storage_ == LXLUSCALEREG)` (`:2786-2787`),
        // under the reference's own "TODO: What if the src is destination comp_ itself?".
        if transfer.src_unit == transfer.comp && dst.storage != Component::LxluScaleReg {
            todo!("comp_ is its own destination and does not store into the LX scale register");
        }
        for dst_fwd in transfer.vias {
            for (i, via) in dst_fwd.vias.iter().enumerate() {
                if *via != transfer.comp {
                    continue;
                }
                // `i < via_.size() - 1 ? via_[i + 1] : dst_fwd.loc_.unit_`, into a set.
                let next = dst_fwd.vias.get(i + 1).copied().unwrap_or(dst_fwd.unit);
                if !forward_to.contains(&next) {
                    forward_to.push(next);
                }
            }
        }
    }

    // `for (dst_idx ..) if (dst.loc_.unit_ == comp_) { .. break; }` — ⛔ THE FIRST ONE AND NO OTHER,
    // even where a later destination is this unit too.
    let mut explored_pairs: Vec<(Component, Component)> = Vec::new();
    let mut dst_end = None;
    for (dst_idx, dst) in transfer.vias.iter().enumerate() {
        if dst.unit != transfer.comp {
            continue;
        }
        let at = fusable_place(transfer.comp, dst.fusable_parent, &sticks);
        // `from = dst.via_.empty() ? transfer_->src_.unit_ : dst.via_.back()`.
        let from = match dst.vias.last() {
            Some(last) => DstFrom::via(transfer.comp, *last),
            None => DstFrom::direct(transfer.comp, transfer.src_unit),
        };
        if let Some(from) = from {
            let received = generate_data_transfer_for_dst(
                vals,
                ops,
                handlers,
                from,
                transfer.core,
                transfer.corelet,
                transfer.node,
                own,
                &forward_to,
                &mut explored_pairs,
                |vals: &mut Values, ops: &mut Vec<DfirOp>, end: RecvEnd| {
                    receive(vals, ops, &mut sticks, dst_idx, end)
                },
            );
            dst_end = Some(PlacedDst { at, received });
        }
        break;
    }

    // `for (dst : dstVias_) GenerateDataTransfersForViaIfSo(transfer_->src_, dst, ..)`.
    let mut hops = Vec::new();
    for dst in transfer.vias {
        let hop = generate_data_transfers_for_via_if_so(
            vals,
            ops,
            handlers,
            &ViaTransfer {
                comp: transfer.comp,
                src: transfer.src_unit,
                dst: dst.unit,
                vias: dst.vias,
                core: transfer.core,
                corelet: transfer.corelet,
                node: transfer.node,
                name: transfer.name,
                view_sizes: transfer.view_sizes,
                unit_time_dims: transfer.chunks.len(),
                replication: transfer.replication,
                result_ty,
            },
            &mut sticks,
            &mut explored_pairs,
        );
        if let Some(hop) = hop {
            hops.push(hop);
        }
    }

    Some(ConstructedTransfer {
        src_result_ty,
        result_ty,
        sends,
        dst: dst_end,
        hops,
        sticks,
    })
}

#[cfg(test)]
mod unit_tests {
    use super::*;
    use crate::islands::dataflow_ir::dialects::symbol;
    use crate::islands::dataflow_ir::ty::ElemType;
    use crate::units::{DfirUnit, NumFolds, Residency};

    use super::super::control_flow::{StagePair, mlir_loop_from_sn_loop_node};
    use super::super::dsc_lowering::Bound;
    use crate::islands::dataflow_ir::link::Link;
    use crate::islands::dataflow_ir::link::{L0lu, L3lu};
    use crate::islands::dataflow_ir::print::emit;

    /// 🎯 063/110 — ⛔ A ZERO CHUNK COUNT DOES NOT MULTIPLY, and `BOOL` has no type at all.
    ///
    /// Multiplying by a zero count types the transfer `vector<0xT>`, which the backend accepts and
    /// which moves nothing.
    #[test]
    fn an_unchunked_transfer_keeps_the_product_of_its_chunk_sizes() {
        let sizes = [Elements(4), Elements(8)];
        assert_eq!(
            labeled_ds_type(&sizes, 0, DataType::Bfloat16, TensorCategory::Regular),
            Some(Vector {
                len: 32,
                elem: ElemType::Bf16,
            })
        );
        assert_eq!(
            labeled_ds_type(&sizes, 3, DataType::Bfloat16, TensorCategory::Regular),
            Some(Vector {
                len: 96,
                elem: ElemType::Bf16,
            })
        );
        assert_eq!(
            labeled_ds_type(&sizes, 3, DataType::Bool, TensorCategory::Regular),
            None
        );
    }

    /// 🎯 064/110 — ⛔ AN END ON THIS COMPONENT THAT SWITCHES NO BUFFER FALLS THROUGH TO THE VIAS,
    /// and the first via that does switch wins.
    ///
    /// Answering `Neither` at the source would leave a streaming destination lowered as a plain
    /// transfer, and taking the last matching via would read the wrong allocation's buffer count.
    #[test]
    fn a_source_without_a_switch_lets_the_first_switching_via_decide() {
        let comp = Component::Unit(DfirUnit::Lxlu);
        let other = Component::Unit(DfirUnit::L3lu);

        // The source IS this component but switches nothing, so the vias are walked.
        assert_eq!(
            buffering_or_streaming_mode(
                comp,
                TransferEnd {
                    unit: comp,
                    buffers: None,
                },
                &[
                    TransferEnd {
                        unit: other,
                        buffers: Some(Buffers::Count(2)),
                    },
                    TransferEnd {
                        unit: comp,
                        buffers: None,
                    },
                    TransferEnd {
                        unit: comp,
                        buffers: Some(Buffers::Streaming),
                    },
                ],
            ),
            BufferingMode::Streaming
        );

        // A source that does switch answers, and `-1` there is streaming too.
        assert_eq!(
            buffering_or_streaming_mode(
                comp,
                TransferEnd {
                    unit: comp,
                    buffers: Some(Buffers::Count(2)),
                },
                &[TransferEnd {
                    unit: comp,
                    buffers: Some(Buffers::Streaming),
                }],
            ),
            BufferingMode::Buffering
        );

        // Nothing on this component at all.
        assert_eq!(
            buffering_or_streaming_mode(
                comp,
                TransferEnd {
                    unit: other,
                    buffers: Some(Buffers::Streaming),
                },
                &[TransferEnd {
                    unit: other,
                    buffers: Some(Buffers::Streaming),
                }],
            ),
            BufferingMode::Neither
        );
    }

    /// 🎯 065/110 — ⛔ A DIM NO STRIDE MENTIONS STILL CONSUMES A DIM AND AN OPERAND.
    ///
    /// Dim 1 here is unstrided: it contributes the result `0`, a third map dim, and a zero constant in
    /// operand position 1 — so dim 2's own stride is `d2`, not `d1`. Dropping the placeholder would
    /// renumber it and read the wrong induction variable.
    #[test]
    fn an_unstrided_dim_still_takes_a_map_dim_and_a_zero_operand() {
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let strided = construct_base_address(
            &mut vals,
            &mut ops,
            3,
            &[
                LoopStride {
                    size_idx: 0,
                    elem_offset: 4,
                    iv: Some(Val(80)),
                },
                LoopStride {
                    size_idx: 0,
                    elem_offset: 7,
                    iv: None,
                },
                LoopStride {
                    size_idx: 2,
                    elem_offset: 1,
                    iv: Some(Val(81)),
                },
            ],
            AddressForm::of(false, false),
        );

        assert_eq!(
            strided,
            BaseAddress {
                map: AffineMap {
                    dims: 3,
                    syms: 0,
                    results: vec![
                        AffineExpr::dim(0).times(4).plus(AffineExpr::Const(7)),
                        AffineExpr::Const(0),
                        AffineExpr::dim(2),
                    ],
                },
                args: vec![Val(80), Val(0), Val(81)],
                indices: vec![
                    Index::Strided(vec![(Val(80), 4)], 7),
                    Index::Const(0),
                    Index::Val(Val(81)),
                ],
            }
        );
        assert_eq!(
            ops,
            vec![DfirOp::Arith(arith::Op::Constant {
                result: Val(0),
                value: 0,
            })]
        );

        // ⛔ SCALEREG WINS OVER A BYPASS, and it is `ndims` of each where a bypass is zero dims.
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let scale =
            construct_base_address(&mut vals, &mut ops, 2, &[], AddressForm::of(true, true));
        assert_eq!(
            scale,
            BaseAddress {
                map: AffineMap::constants(2, &[0, 0]),
                args: vec![Val(0), Val(1)],
                indices: vec![Index::Const(0), Index::Const(0)],
            }
        );

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let bypass =
            construct_base_address(&mut vals, &mut ops, 2, &[], AddressForm::of(true, false));
        assert_eq!(
            bypass,
            BaseAddress {
                map: AffineMap::constants(0, &[0]),
                args: Vec::new(),
                indices: vec![Index::Const(0)],
            }
        );
        assert!(ops.is_empty());
    }

    fn affine_for(iv: Val, ub: i64) -> DfirOp {
        DfirOp::Affine(affine::Op::For {
            iv,
            lo: affine::Bound::Const(0),
            hi: affine::Bound::Const(ub),
            carried: Vec::new(),
            body: Vec::new(),
            dbg_name: None,
        })
    }

    fn scf_for(iv: Val, hi: Val) -> DfirOp {
        DfirOp::Scf(scf::Op::For {
            iv,
            lo: Val(90),
            hi,
            step: Val(91),
            carried: Vec::new(),
            body: Vec::new(),
            dbg_name: None,
        })
    }

    /// ⛔ THE TIME SET IS INEQUALITY-ONLY, so a loop of extent one is a PAIR and not an `== 0` — a
    /// different `affine_set<>` text from the one [`IntegerSet::from_sizes`] writes for the same
    /// points.
    #[test]
    fn the_time_set_is_inequality_only_so_a_unit_loop_is_not_pinned() {
        let set = time_set(&[LoopBound::Constant(4), LoopBound::Constant(1)])
            .expect("both bounds are literals");
        assert_eq!(set.dims, 2);
        // `IntegerSet::get(ndims, 0, ..)`, and the `num_symbols++` above it is a dead store.
        assert_eq!(set.symbols, 0);
        assert_eq!(set.constraints.len(), 4);
        assert!(set.constraints.iter().all(|entry| !entry.is_equality));
        assert_eq!(set.constraints[2].expr, AffineExpr::dim(1));
        assert_eq!(
            set.constraints[3].expr,
            AffineExpr::dim(1).times(-1).plus(AffineExpr::Const(0))
        );
        assert_ne!(set, IntegerSet::from_sizes(&[4, 1]));

        // `else { return LogicalResult::failure(); }` on either loop kind.
        assert_eq!(
            time_set(&[LoopBound::Constant(4), LoopBound::Dynamic]),
            None
        );
        // No loops is the empty set of no dimensions, which is what `IntegerSet::get(0, 0, {}, {})`
        // builds.
        let none = time_set(&[]).expect("no loops is not a refusal");
        assert_eq!(none.dims, 0);
        assert!(none.constraints.is_empty());
    }

    /// ⛔ AN `affine.for`'s BOUND IS AN ATTRIBUTE AND AN `scf.for`'s IS AN OPERAND, so only one of
    /// the two needs the scope walked — and a third op kind is no answer at all, which is entry
    /// 069's `llvm_unreachable` and entry 066's silent length mismatch.
    #[test]
    fn an_scf_bound_is_read_through_its_defining_constant_and_a_third_kind_is_no_answer() {
        let six = Val(1);
        let sym = Val(2);
        let scope = vec![
            DfirOp::Arith(arith::Op::Constant {
                result: six,
                value: 6,
            }),
            DfirOp::Symbol(symbol::Op::CreateSymbol {
                result: sym,
                symbol_id: 3,
                max_value: None,
            }),
        ];

        assert_eq!(
            loop_upper_bound(&scf_for(Val(10), six), &scope),
            Some(LoopBound::Constant(6))
        );
        // `symbol.create_symbol` is not an `arith::ConstantIndexOp`.
        assert_eq!(
            loop_upper_bound(&scf_for(Val(11), sym), &scope),
            Some(LoopBound::Dynamic)
        );
        // The attribute form needs no scope at all.
        assert_eq!(
            loop_upper_bound(&affine_for(Val(12), 8), &[]),
            Some(LoopBound::Constant(8))
        );
        assert_eq!(
            loop_upper_bound(
                &DfirOp::Affine(affine::Op::For {
                    iv: Val(13),
                    lo: affine::Bound::Const(0),
                    hi: affine::Bound::Val(sym),
                    carried: Vec::new(),
                    body: Vec::new(),
                    dbg_name: None,
                }),
                &scope
            ),
            Some(LoopBound::Dynamic)
        );
        // ⛔ *"Unknown for-loops"*.
        assert_eq!(loop_upper_bound(&scope[0], &scope), None);
    }

    /// ⭐ ENTRY 069 IS A PREDICATE OVER THE SAME ANSWER ENTRY 066 BUILDS ITS SET FROM.
    #[test]
    fn an_epilogue_is_a_bound_no_constant_defines() {
        assert!(!epilogues_in_loops(&[]));
        assert!(!epilogues_in_loops(&[
            LoopBound::Constant(4),
            LoopBound::Constant(1)
        ]));
        assert!(epilogues_in_loops(&[
            LoopBound::Constant(4),
            LoopBound::Dynamic
        ]));
    }

    /// ⛔ THE STRIDED DIMENSION SPANS THE **CHUNK COUNT**, and every equality is spliced after every
    /// inequality rather than interleaved per dimension.
    #[test]
    fn the_strided_dim_counts_chunks_and_every_equality_comes_last() {
        let sizes = [ChunkDim {
            size: 8,
            src_index: Some(0),
            dst_index: None,
        }];
        // ⛔ ITS OWN `size_` IS NEVER READ — 999 must not appear anywhere in the answer.
        let stride = ChunkDim {
            size: 999,
            src_index: Some(2),
            dst_index: None,
        };

        let set = load_or_store_set(&sizes, Some(&stride), 3, TransferSide::Load, 4)
            .expect("no dimension is in both lists");
        assert_eq!(set.dims, 3);
        assert_eq!(set.symbols, 0);
        let flags: Vec<bool> = set
            .constraints
            .iter()
            .map(|entry| entry.is_equality)
            .collect();
        assert_eq!(flags, vec![false, false, false, false, true]);
        // d0 spans the chunk's 8 elements; d2 spans the 4 chunks; d1, claimed by neither, is pinned.
        assert_eq!(
            set.constraints[1].expr,
            AffineExpr::dim(0).times(-1).plus(AffineExpr::Const(7))
        );
        assert_eq!(
            set.constraints[3].expr,
            AffineExpr::dim(2).times(-1).plus(AffineExpr::Const(3))
        );
        assert_eq!(set.constraints[4].expr, AffineExpr::dim(1));

        // ⛔ THE SIDE SELECTS THE FIELD: these records name only `srcSizeIdx_`, so a store matches
        // nothing and every position is pinned.
        let store = load_or_store_set(&sizes, Some(&stride), 3, TransferSide::Store, 4)
            .expect("the store side matches nothing");
        assert!(store.constraints.iter().all(|entry| entry.is_equality));
        assert_eq!(store.constraints.len(), 3);

        // ⛔ A CLAIMED DIMENSION OF EXTENT ONE IS STILL A POINT.
        let unit = [ChunkDim {
            size: 1,
            src_index: Some(0),
            dst_index: None,
        }];
        assert_eq!(
            load_or_store_set(&unit, None, 1, TransferSide::Load, 4)
                .expect("one dimension")
                .constraints,
            vec![Constraint {
                expr: AffineExpr::dim(0),
                is_equality: true,
            }]
        );

        // ⛔ *"A dimension cannot be present in both chunk size and stride"*.
        let clash = [ChunkDim {
            size: 8,
            src_index: Some(2),
            dst_index: None,
        }];
        assert_eq!(
            load_or_store_set(&clash, Some(&stride), 3, TransferSide::Load, 4),
            None
        );
    }

    /// ⛔ `OUT` IS DIVIDED BY THE REPLICATION FACTOR BEFORE IT IS ASKED FOR A LOOP, and the records
    /// the answer came from are left decremented.
    #[test]
    fn the_out_dim_is_divided_by_the_replication_factor_before_it_is_asked_for_a_loop() {
        let mut sticks = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            vec![
                (
                    PrimaryDim::Out,
                    StickCounts {
                        steady: 8,
                        epilogue: 8,
                    },
                ),
                (
                    PrimaryDim::Y,
                    StickCounts {
                        steady: 4,
                        epilogue: 2,
                    },
                ),
            ],
        );
        // Position 0 is below `unit_time_dims`, so the walk never reaches `In`.
        let view = [
            ViewSize {
                dim: PrimaryDim::In,
                size: 2,
            },
            ViewSize {
                dim: PrimaryDim::Out,
                size: 1,
            },
            ViewSize {
                dim: PrimaryDim::Y,
                size: 1,
            },
        ];
        let four = Replication::checked(4).expect("a factor of four");
        let loops = implicit_loops_for_contiguous_transfer(&view, 1, &mut sticks, four)
            .expect("both walked dims have stick records");

        assert_eq!(
            loops,
            vec![
                ImplicitLoop {
                    size_index: Some(1),
                    dim: Some(PrimaryDim::Out),
                    extents: StickCounts {
                        steady: 2,
                        epilogue: 2,
                    },
                },
                ImplicitLoop {
                    size_index: Some(2),
                    dim: Some(PrimaryDim::Y),
                    extents: StickCounts {
                        steady: 4,
                        epilogue: 2,
                    },
                },
            ]
        );
        // ⛔ THE SECOND OUTPUT: 8/4 = 2, then `-= 1`; and Y is decremented without being divided.
        assert_eq!(
            sticks.per_dim(PrimaryDim::Out),
            Some(StickCounts {
                steady: 1,
                epilogue: 1,
            })
        );
        assert_eq!(
            sticks.per_dim(PrimaryDim::Y),
            Some(StickCounts {
                steady: 3,
                epilogue: 1,
            })
        );

        // ⛔ *"avoid unit size loops or zero loops after substituition"* — 8/8 is 1, so no loop.
        let mut alone = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            vec![(
                PrimaryDim::Out,
                StickCounts {
                    steady: 8,
                    epilogue: 8,
                },
            )],
        );
        assert_eq!(
            implicit_loops_for_contiguous_transfer(
                &[ViewSize {
                    dim: PrimaryDim::Out,
                    size: 1,
                }],
                0,
                &mut alone,
                Replication::checked(8).expect("a factor of eight"),
            ),
            Some(Vec::new())
        );

        // ⛔ AND THE DIVISOR CANNOT BE ZERO.
        assert_eq!(Replication::checked(0), None);
    }

    /// ⛔ THE TWO STOPS OF THE DERIVATION, AND THE ONE LOOP AN EMPTY VIEW BUILDS.
    #[test]
    fn a_view_dim_with_no_stick_record_and_a_skewed_whole_count_are_both_refusals() {
        let one = Replication::checked(1).expect("a factor of one");

        // `DT_ERROR("view dims and contigous transfer dim didn't match")`.
        let mut no_records = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            Vec::new(),
        );
        assert_eq!(
            implicit_loops_for_contiguous_transfer(
                &[ViewSize {
                    dim: PrimaryDim::Mb,
                    size: 1,
                }],
                0,
                &mut no_records,
                one,
            ),
            None
        );

        // `DT_CHECK_MSG(sticks_src_ss == sticks_src_el, ..)` — only reachable with an empty view.
        let mut skewed = ContiguousSticks::new(
            StickCounts {
                steady: 4,
                epilogue: 2,
            },
            Vec::new(),
        );
        assert_eq!(
            implicit_loops_for_contiguous_transfer(&[], 0, &mut skewed, one),
            None
        );

        // The dummy loop: no view position, no dim, and counts that cannot differ.
        let mut whole = ContiguousSticks::new(
            StickCounts {
                steady: 4,
                epilogue: 4,
            },
            Vec::new(),
        );
        assert_eq!(
            implicit_loops_for_contiguous_transfer(&[], 0, &mut whole, one),
            Some(vec![ImplicitLoop {
                size_index: None,
                dim: None,
                extents: StickCounts {
                    steady: 4,
                    epilogue: 4,
                },
            }])
        );
        // A whole transfer that fits in one burst needs no loop.
        let mut single = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            Vec::new(),
        );
        assert_eq!(
            implicit_loops_for_contiguous_transfer(&[], 0, &mut single, one),
            Some(Vec::new())
        );
    }

    /// ⛔ THE LIST IS WALKED BACKWARDS, SO ENTRY 0 ENDS UP INNERMOST — and the `ss != el` arm's
    /// bound is an `arith.select` keyed on whether the PARENT loop is on its last iteration.
    #[test]
    fn the_nest_is_built_backwards_and_the_epilogue_bound_is_a_select_on_the_parent_iv() {
        let parent_iv = Val(100);
        let parent = affine_for(parent_iv, 4);
        let loops = vec![
            ImplicitLoop {
                size_index: Some(1),
                dim: Some(PrimaryDim::Y),
                extents: StickCounts {
                    steady: 4,
                    epilogue: 2,
                },
            },
            ImplicitLoop {
                size_index: Some(2),
                dim: Some(PrimaryDim::Out),
                extents: StickCounts {
                    steady: 3,
                    epilogue: 3,
                },
            },
        ];

        let mut vals = Values::default();
        let nest = emit_implicit_loops_for_contiguous_transfer(
            &mut vals,
            &loops,
            "load0",
            |_| Some(&parent),
            |_, _| Vec::new(),
        )
        .expect("an affine.for parent with constant bounds");

        // ⛔ ENTRY 1 IS THE OUTERMOST LOOP, and it is the only one that carries a name.
        let [
            DfirOp::Affine(affine::Op::For {
                iv: outer_iv,
                lo,
                hi,
                body,
                dbg_name,
                ..
            }),
        ] = nest.ops.as_slice()
        else {
            panic!("one outermost affine.for, got {:?}", nest.ops)
        };
        assert_eq!(*lo, affine::Bound::Const(0));
        assert_eq!(*hi, affine::Bound::Const(3));
        assert_eq!(
            dbg_name.as_deref(),
            Some("ImplicitLoopForContiguousTransfer(load0)")
        );
        // ⭐ MINTED IN THE REFERENCE'S ORDER: the outermost loop's IV first, then the inner arm's
        // seven values, then its IV.
        assert_eq!(nest.ivs, vec![Val(8), Val(0)]);
        assert_eq!(*outer_iv, Val(0));

        let [
            DfirOp::Arith(arith::Op::Constant {
                result: last,
                value: 3,
            }),
            DfirOp::Arith(arith::Op::Compare {
                predicate: CmpIPredicate::Slt,
                lhs,
                rhs,
                ..
            }),
            DfirOp::Arith(arith::Op::Constant { value: 4, .. }),
            DfirOp::Arith(arith::Op::Constant { value: 2, .. }),
            DfirOp::Arith(arith::Op::Select {
                result: selected,
                condition,
                ty: ScalarTy::Index,
                ..
            }),
            DfirOp::Arith(arith::Op::Constant { value: 0, .. }),
            DfirOp::Arith(arith::Op::Constant { value: 1, .. }),
            DfirOp::Scf(scf::Op::For {
                iv: inner_iv,
                hi: scf_hi,
                dbg_name: None,
                ..
            }),
        ] = body.as_slice()
        else {
            panic!("the scf arm's seven values then its loop, got {body:?}")
        };
        // `ub - 1` compared against the parent's own induction variable.
        assert_eq!(*lhs, parent_iv);
        assert_eq!(rhs, last);
        assert_eq!(scf_hi, selected);
        assert_eq!(*inner_iv, Val(8));
        // The compare feeds the select that bounds the loop.
        let DfirOp::Arith(arith::Op::Compare { result: cond, .. }) = &body[1] else {
            panic!("a compare")
        };
        assert_eq!(condition, cond);
    }

    /// ⛔ AN `scf.for` PARENT HAS TO **COMPUTE** ONE LESS THAN ITS BOUND, and a parent that cannot
    /// answer at all is a refusal on every one of the reference's four stops.
    #[test]
    fn an_scf_parent_subtracts_and_a_parent_that_cannot_answer_is_a_refusal() {
        let ss_el = [ImplicitLoop {
            size_index: Some(0),
            dim: Some(PrimaryDim::Y),
            extents: StickCounts {
                steady: 4,
                epilogue: 2,
            },
        }];

        let scf_parent = scf_for(Val(200), Val(202));
        let mut vals = Values::default();
        let nest = emit_implicit_loops_for_contiguous_transfer(
            &mut vals,
            &ss_el,
            "s",
            |_| Some(&scf_parent),
            |_, _| Vec::new(),
        )
        .expect("an scf.for parent");
        assert!(matches!(
            nest.ops.first(),
            Some(DfirOp::Arith(arith::Op::Constant { value: 1, .. }))
        ));
        assert!(matches!(
            nest.ops.get(1),
            Some(DfirOp::Arith(arith::Op::SubI(IntBinary { lhs, ty: ScalarTy::Index, .. })))
                if *lhs == Val(202)
        ));

        // `if (affine_for.hasConstantBounds())` — BOTH bounds, so a dynamic upper one refuses.
        let dynamic = DfirOp::Affine(affine::Op::For {
            iv: Val(300),
            lo: affine::Bound::Const(0),
            hi: affine::Bound::Val(Val(301)),
            carried: Vec::new(),
            body: Vec::new(),
            dbg_name: None,
        });
        assert!(
            emit_implicit_loops_for_contiguous_transfer(
                &mut Values::default(),
                &ss_el,
                "s",
                |_| Some(&dynamic),
                |_, _| Vec::new(),
            )
            .is_none()
        );

        // A parent that is not a loop at all — the branch the reference calls unreachable.
        let not_a_loop = DfirOp::Arith(arith::Op::Constant {
            result: Val(400),
            value: 0,
        });
        assert!(
            emit_implicit_loops_for_contiguous_transfer(
                &mut Values::default(),
                &ss_el,
                "s",
                |_| Some(&not_a_loop),
                |_, _| Vec::new(),
            )
            .is_none()
        );

        // `DT_CHECK_MSG(parent_loops[i] != nullptr, ..)`.
        assert!(
            emit_implicit_loops_for_contiguous_transfer(
                &mut Values::default(),
                &ss_el,
                "s",
                |_| None,
                |_, _| Vec::new(),
            )
            .is_none()
        );

        // ⛔ AND THE DUMMY LOOP HAS NO DIM TO FIND A PARENT BY, so a skewed one cannot be emitted.
        let dummy = [ImplicitLoop {
            size_index: None,
            dim: None,
            extents: StickCounts {
                steady: 4,
                epilogue: 2,
            },
        }];
        assert!(
            emit_implicit_loops_for_contiguous_transfer(
                &mut Values::default(),
                &dummy,
                "s",
                |_| Some(&scf_parent),
                |_, _| Vec::new(),
            )
            .is_none()
        );
    }

    /// ⛔ THE SAME MIRRORED INDEX AS ENTRY 018, WITH THE OPPOSITE TIE-BREAK — the divergence is
    /// visible only on a band that names one dimension twice.
    #[test]
    fn a_split_band_gives_this_walk_the_outermost_loop_and_entry_018_the_innermost() {
        // `dims_` is innermost-first; the record is outermost-first.
        let dims = [PrimaryDim::Y, PrimaryDim::Out, PrimaryDim::Y];
        let loops = [Val(1), Val(2), Val(3)];

        assert_eq!(
            outermost_mlir_loop_for_dim(&dims, &loops, PrimaryDim::Y),
            Some(&Val(1))
        );
        assert_eq!(
            mlir_loop_from_sn_loop_node(&dims, &loops, PrimaryDim::Y),
            Some(&Val(3))
        );
        // They agree on a dim named once.
        assert_eq!(
            outermost_mlir_loop_for_dim(&dims, &loops, PrimaryDim::Out),
            mlir_loop_from_sn_loop_node(&dims, &loops, PrimaryDim::Out)
        );
        // A dim the node does not name, and a record shorter than the node's dims: both `.at()`
        // throws in the reference.
        assert_eq!(
            outermost_mlir_loop_for_dim(&dims, &loops, PrimaryDim::Mb),
            None
        );
        assert_eq!(
            outermost_mlir_loop_for_dim(&dims, &loops[..1], PrimaryDim::Out),
            None
        );
    }

    /// ⛔ `repetition` IS AN EXACT QUOTIENT THE OP'S VERIFIER CHECKS, and an inexact one is refused
    /// before any op is pushed.
    #[test]
    fn the_shuffle_repetition_is_an_exact_quotient_and_the_refusal_emits_nothing() {
        let mut vals = Values::default();
        let iterator = vals.mint();
        let unit = vals.mint();
        let handles = Handles::new(
            &[Core::checked(0).expect("core 0")],
            &[Corelet::checked(0).expect("corelet 0")],
            NumFolds(1),
            iterator,
            |_, _, _| unit,
        );
        let data = ConstantData::new(
            vec![vec![0x00, 0x01]],
            DataType::Sen169Fp16,
            GenericComp::Lxlu,
        )
        .expect("one fold of two elements");
        let result_ty = Vector {
            len: 64,
            elem: ElemType::F16,
        };

        let mut ops = Vec::new();
        let got = constant_bitstream_and_shuffle(
            &mut vals,
            &mut ops,
            "c0",
            &handles,
            &data,
            BitstreamValues::BitPatterns,
            |_, _, _| Vec::new(),
            result_ty,
        )
        .expect("64 elements is 32 repeats of 2");

        let [
            DfirOp::VectorChain(vectorchain::Op::ConstantBitstream {
                result: stream,
                value,
                ty: stream_ty,
                is_symbol: false,
            }),
            DfirOp::VectorChain(vectorchain::Op::Shuffle {
                variable,
                pad,
                dbg_name,
                result,
                input,
                indices,
                repetition,
                input_ty,
                ty: out_ty,
            }),
        ] = ops.as_slice()
        else {
            panic!("a single-fold bitstream then the shuffle, got {ops:?}")
        };
        assert_eq!(value, &vec![0x00, 0x01]);
        // ⭐ THE SHUFFLE ONLY REPEATS: no variable operands, and the transfer's own name.
        assert!(variable.is_empty() && pad.is_empty());
        assert_eq!(dbg_name.as_deref(), Some("c0"));
        // The width is `all_data.front().size()`, and the element the format's own.
        assert_eq!(
            *stream_ty,
            Vector {
                len: 2,
                elem: ElemType::F16,
            }
        );
        assert_eq!(input, stream);
        assert_eq!(input_ty, stream_ty);
        // ⭐ THE IDENTITY: the shuffle repeats, it does not reorder.
        assert_eq!(indices, &vec![0, 1]);
        assert_eq!(*repetition, 32);
        assert_eq!(*out_ty, result_ty);
        assert_eq!(got, *result);

        // ⛔ 65 IS NOT A MULTIPLE OF 2, and the refusal leaves nothing behind.
        let mut refused = Vec::new();
        assert!(
            constant_bitstream_and_shuffle(
                &mut vals,
                &mut refused,
                "c0",
                &handles,
                &data,
                BitstreamValues::BitPatterns,
                |_, _, _| Vec::new(),
                Vector {
                    len: 65,
                    elem: ElemType::F16,
                },
            )
            .is_none()
        );
        assert!(refused.is_empty());

        // ⛔ AND A FOLD SPACE WITH NO ONE WIDTH CANNOT TYPE THE STREAM AT ALL.
        let fp16 = |folds| ConstantData::new(folds, DataType::Sen169Fp16, GenericComp::Lxlu);
        assert_eq!(fp16(Vec::new()), None);
        assert_eq!(fp16(vec![Vec::new()]), None);
        assert_eq!(fp16(vec![vec![1], vec![1, 2]]), None);
    }

    /// 🎯 034/110 — ⛔ THE FIRST DIM IS THE FASTEST, and a bypassed layout keeps the extents.
    ///
    /// A `(4, 8, 2)` view whose `d0` strided by 8 or 32 instead of 1 addresses the wrong element of
    /// every transfer that reaches this view.
    #[test]
    fn the_view_layout_strides_the_first_dim_by_one_and_nests_to_the_right() {
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let sizes = [
            ViewSize {
                dim: PrimaryDim::Out,
                size: 4,
            },
            ViewSize {
                dim: PrimaryDim::Y,
                size: 8,
            },
            ViewSize {
                dim: PrimaryDim::X,
                size: 2,
            },
        ];

        let got = logical_memory_view(
            &mut vals,
            &mut ops,
            &sizes,
            Val(50),
            Val(51),
            ElemType::F16,
            false,
        )
        .expect("three positive extents");

        assert_eq!(
            got.ty,
            MemRef {
                shape: vec![4, 8, 2],
                elem: ElemType::F16,
            }
        );
        assert_eq!(
            got.layout,
            AffineMap {
                dims: 3,
                syms: 0,
                results: vec![
                    AffineExpr::dim(2)
                        .times(32)
                        .plus(AffineExpr::dim(1).times(4).plus(AffineExpr::dim(0)))
                ],
            }
        );
        assert_eq!(
            ops,
            vec![DfirOp::Dataflow(dataflow::Op::GetLogicalMemoryView {
                result: Val(0),
                from: Val(50),
                start: Val(51),
                layout: got.layout.clone(),
                ty: got.ty.clone(),
            })]
        );

        let bypassed = logical_memory_view(
            &mut vals,
            &mut ops,
            &sizes,
            Val(50),
            Val(51),
            ElemType::F16,
            true,
        )
        .expect("three positive extents");
        assert_eq!(bypassed.layout, AffineMap::identity(1));
        assert_eq!(bypassed.ty, got.ty);
    }

    /// 🎯 035/110 — ⛔ THE PERMUTATION IS THE REVERSAL, and an empty nest has no time order.
    #[test]
    fn the_time_order_reverses_every_loop() {
        assert_eq!(
            time_order(3),
            Some(AffineMap {
                dims: 3,
                syms: 0,
                results: vec![AffineExpr::dim(2), AffineExpr::dim(1), AffineExpr::dim(0)],
            })
        );
        assert_eq!(time_order(0), None);
    }

    /// 🎯 036/110 — ⛔ THE VARIABLE IS THE LOOP'S POSITION AND `sizeIdx_` IS ONLY THE RESULT SLOT.
    ///
    /// Reading `d<sizeIdx_>` instead of `d<i>` would address the third loop's time step with the
    /// first loop's iterator, and every result no loop names would still have to be zero.
    #[test]
    fn the_time_address_map_indexes_by_loop_position() {
        let got = time_address_map(
            3,
            3,
            &[
                CompositeLoop {
                    size_idx: Some(1),
                    elem_offset: 4,
                },
                CompositeLoop {
                    size_idx: None,
                    elem_offset: 9,
                },
                CompositeLoop {
                    size_idx: Some(0),
                    elem_offset: 1,
                },
            ],
        )
        .expect("every loop inside the input arity");

        assert_eq!(
            got,
            AffineMap {
                dims: 3,
                syms: 0,
                results: vec![
                    AffineExpr::dim(2),
                    AffineExpr::dim(0).times(4),
                    AffineExpr::Const(0),
                ],
            }
        );
        // `dims[i]` past the input arity is the reference's out-of-bounds read.
        assert_eq!(
            time_address_map(
                1,
                3,
                &[
                    CompositeLoop {
                        size_idx: Some(0),
                        elem_offset: 1,
                    },
                    CompositeLoop {
                        size_idx: Some(1),
                        elem_offset: 1,
                    },
                ],
            ),
            None
        );
    }

    /// 🎯 037/110 — ⛔ THE QUERIED NODE IS ITS OWN ANSWER, and a split numerator stage is passed over.
    ///
    /// Starting the walk at `getOwnerLoop()` would skip the node that already walks the dim, and
    /// accepting a candidate whose `numId_` stage differs between start and end picks a loop whose
    /// trip count is not the one the transfer was sized for.
    #[test]
    fn the_node_itself_can_answer_and_a_split_numerator_stage_is_passed_over() {
        let (node, split, outer) = (1i32, 2i32, 3i32);
        let query = DimStageVals {
            den_ss: Some(7),
            den_el: Some(7),
            num_ss: Some(0),
            num_el: Some(0),
        };
        let walks = [PrimaryDim::Y];
        let walks_nothing: [PrimaryDim; 0] = [];

        assert_eq!(
            immediate_parent_with_matching_dim(
                &[
                    DimChainNode {
                        node: &node,
                        dims: &walks,
                        stages: query,
                    },
                    DimChainNode {
                        node: &outer,
                        dims: &walks,
                        stages: query,
                    },
                ],
                PrimaryDim::Y,
            ),
            Some(&node)
        );

        assert_eq!(
            immediate_parent_with_matching_dim(
                &[
                    DimChainNode {
                        node: &node,
                        dims: &walks_nothing,
                        stages: query,
                    },
                    DimChainNode {
                        node: &split,
                        dims: &walks,
                        stages: DimStageVals {
                            num_el: Some(1),
                            ..query
                        },
                    },
                    DimChainNode {
                        node: &outer,
                        dims: &walks,
                        stages: query,
                    },
                ],
                PrimaryDim::Y,
            ),
            Some(&outer)
        );
        assert_eq!(
            immediate_parent_with_matching_dim::<i32>(&[], PrimaryDim::Y),
            None
        );
    }

    /// 🎯 038/110 — ⛔ NEITHER COUNT ABOVE ONE MEANS NO EPILOGUE, however unequal the two are.
    #[test]
    fn one_steady_stick_against_an_empty_epilogue_is_not_an_epilogue() {
        let whole = StickCounts {
            steady: 1,
            epilogue: 0,
        };
        let of = |steady, epilogue| {
            ContiguousSticks::new(
                whole,
                vec![(PrimaryDim::Out, StickCounts { steady, epilogue })],
            )
        };
        assert!(!epilogues_in_transfer_sizes(&of(1, 0)));
        assert!(epilogues_in_transfer_sizes(&of(4, 3)));
        assert!(!epilogues_in_transfer_sizes(&of(4, 4)));
    }

    /// 🎯 039/110 — ⛔ THE INDICES ARE THE INPUT'S WHOLE WIDTH AND `bf16` MATCHES NO ARM.
    #[test]
    fn the_load_shuffle_repeats_the_whole_input_rf_times() {
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let rf = Replication::checked(8).expect("a positive factor");
        let ty = Vector {
            len: 8,
            elem: ElemType::F16,
        };

        assert_eq!(
            construct_2b16b_load_shuffle(&mut vals, &mut ops, "s", Val(70), ty, rf),
            Some(Val(0))
        );
        assert_eq!(
            ops,
            vec![DfirOp::VectorChain(vectorchain::Op::Shuffle {
                pad: Vec::new(),
                variable: Vec::new(),
                // ⭐ `getStringAttr(transfer_->name_)` — see [`construct_2b16b_load_shuffle`].
                dbg_name: Some("s".to_owned()),
                result: Val(0),
                input: Val(70),
                indices: vec![0, 1, 2, 3, 4, 5, 6, 7],
                repetition: 8,
                input_ty: ty,
                ty: Vector {
                    len: 64,
                    elem: ElemType::F16,
                },
            })]
        );
        assert_eq!(
            construct_2b16b_load_shuffle(
                &mut vals,
                &mut ops,
                "s",
                Val(70),
                Vector {
                    len: 8,
                    elem: ElemType::Bf16,
                },
                rf,
            ),
            None
        );
    }

    /// 🎯 040/110 — ⛔ THE DELIBERATE DIVERGENCE: `repetition = 1` on the f32 arm the reference wrote
    /// `8` on, because `4 != 4 * 8` is what `ShuffleOp::verify` rejects.
    #[test]
    fn the_store_shuffle_narrows_to_the_quotient_and_repeats_once() {
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let rf = Replication::checked(8).expect("a positive factor");
        let input_ty = Vector {
            len: 32,
            elem: ElemType::F32,
        };

        assert_eq!(
            construct_2b16b_store_shuffle(&mut vals, &mut ops, "s", Val(80), input_ty, rf),
            Some(Val(0))
        );
        assert_eq!(
            ops,
            vec![DfirOp::VectorChain(vectorchain::Op::Shuffle {
                pad: Vec::new(),
                variable: Vec::new(),
                // ⭐ `getStringAttr(transfer_->name_)` — see [`construct_2b16b_load_shuffle`].
                dbg_name: Some("s".to_owned()),
                result: Val(0),
                input: Val(80),
                indices: vec![0, 1, 2, 3],
                repetition: 1,
                input_ty,
                ty: Vector {
                    len: 4,
                    elem: ElemType::F32,
                },
            })]
        );
    }

    fn view_size(dim: PrimaryDim, size: i64) -> ViewSize {
        ViewSize { dim, size }
    }

    /// The storage handle the three entries retrieve, and a program unit that has already bound it.
    /// 🎯 091/110 — ⛔ THE STORE FOLLOWS ITS OUTER LOOP, AND `is_load = true` ON A STORE.
    ///
    /// `if (!outer_loops.empty())` re-points the builder at that loop's body (`:2385-2394`), so a
    /// caller appending the list where it stands stores once for a whole nest; and the 13-argument
    /// `constructElementsOfAgenDataTransfer` call passes `/*is_load*/ true` (`:2451-2457`), so the
    /// set is read from the chunks' `src_index` though the op emitted is `agen.vector_store`.
    #[test]
    fn a_zero_load_and_store_rides_its_outer_loop_and_reads_the_load_side_chunks() {
        let ty = Vector {
            len: 4,
            elem: ElemType::F32,
        };
        let view_sizes = [view_size(PrimaryDim::In, 4), view_size(PrimaryDim::Out, 8)];
        let outer_loops = [LoopStride {
            size_idx: 0,
            elem_offset: 4,
            iv: Some(Val(81)),
        }];
        let chunk = ChunkDim {
            size: 4,
            src_index: Some(0),
            dst_index: None,
        };
        let mut transfer = LoadAndStoreTransfer {
            storage: Component::Unit(DfirUnit::Lx),
            core: Core::checked(0).expect("core 0"),
            corelet: Some(Corelet::checked(0).expect("corelet 0")),
            location: DataLocation::LxluLx,
            precision: DataType::IeeeFp32,
            name: "T",
            node: "N",
            view_sizes: &view_sizes,
            elem: ElemType::F32,
            outer_loops: &outer_loops,
            chunks: UnitTimeChunks {
                sizes: core::slice::from_ref(&chunk),
                stride: None,
                num_strides: 0,
            },
            result_ty: ty,
        };

        let mut vals = Values::default();
        let placed = generate_load_and_store_from_data_transfer_node(
            &mut vals,
            &agen_handlers(),
            &transfer,
            LoadAndStoreSource::Zero,
            |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                constant_index(vals, into, factor.scale(64))
            },
        );
        match &placed {
            LoadAndStore::InLoopFor { outer, body } => {
                assert_eq!(
                    *outer, outer_loops[0],
                    "the record travels, not just its dim"
                );
                assert_eq!(
                    printed(body),
                    concat!(
                        "%0 = arith.constant dense<0.000000e+00> : vector<4xf32>\n",
                        "%1 = arith.constant 16 : index\n",
                        "%2 = dataflow.get_logical_memory_view %9, %1 {layout_map = affine_map<(d0, d1) -> (d1 * 4 + d0)>} : index, index, memref<4x8xf32>\n",
                        "%3 = arith.constant 0 : index\n",
                        // ⛔ `store_set` is the LOAD side's: `d0` walks the chunk, `d1` is pinned.
                        "agen.vector_store %0, %2[%81 * 4, 0] {dbgName = \"T\", store_order = affine_map<(d0, d1) -> (d0, d1)>, store_set = affine_set<(d0, d1) : (d0 >= 0, -d0 + 3 >= 0, d1 == 0)>} : memref<4x8xf32>, vector<4xf32>\n",
                    ),
                    "the zero, then the address, then the view, then the store",
                );
            }
            LoadAndStore::AtInsertionPoint(_) => panic!("an outer loop was available"),
        }

        // ⛔ NO OUTER LOOP: the same ops, but the caller must NOT look for a body to enter.
        transfer.outer_loops = &[];
        let mut vals = Values::default();
        let standing = generate_load_and_store_from_data_transfer_node(
            &mut vals,
            &agen_handlers(),
            &transfer,
            LoadAndStoreSource::Zero,
            |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                constant_index(vals, into, factor.scale(64))
            },
        );
        match &standing {
            // ⭐ THE SAME STORE, WITH BOTH SUBSCRIPTS CONSTANT — nothing strides it now.
            LoadAndStore::AtInsertionPoint(ops) => assert_eq!(
                printed(ops).lines().last(),
                Some(concat!(
                    "agen.vector_store %0, %2[0, 0] {dbgName = \"T\", ",
                    "store_order = affine_map<(d0, d1) -> (d0, d1)>, ",
                    "store_set = affine_set<(d0, d1) : (d0 >= 0, -d0 + 3 >= 0, d1 == 0)>} ",
                    ": memref<4x8xf32>, vector<4xf32>",
                )),
            ),
            LoadAndStore::InLoopFor { .. } => panic!("there is no outer loop to join"),
        }
    }

    /// 🎯 092/110 — ⛔ THE ENDS DEFAULT TO THE ROUTE'S, AND A PAIR IS FORWARDED ONCE.
    ///
    /// The last via keeps the destination as its `to` and the first keeps the source as its `from`
    /// (`:2634-2646`), so a lone via reads NEITHER neighbour out of `via_`; and `explored_pairs`
    /// suppresses the second sighting of a pair (`:2655-2661`), which is what stops one hop from
    /// forwarding the same wire twice.
    #[test]
    fn a_lone_via_takes_the_routes_own_ends_and_a_repeated_pair_forwards_nothing() {
        let hop = Component::Unit(DfirUnit::L0lu);
        let src = Component::Unit(DfirUnit::L3lu);
        let dst = Component::Unit(DfirUnit::Lx);
        let vias = [hop];
        let view_sizes = [view_size(PrimaryDim::In, 4)];
        let transfer = ViaTransfer {
            comp: hop,
            src,
            dst,
            vias: &vias,
            core: Core::checked(0).expect("core 0"),
            corelet: None,
            node: "N",
            name: "T",
            view_sizes: &view_sizes,
            unit_time_dims: 0,
            replication: Replication::checked(1).expect("no replication"),
            result_ty: Vector {
                len: 8,
                elem: ElemType::F16,
            },
        };
        // `sticks_src_ss` — the bound of the loop the pair gets when no view dim carries a walk.
        let counts = StickCounts {
            steady: 3,
            epilogue: 3,
        };
        fn one_stick_per_dim() -> Vec<(PrimaryDim, StickCounts)> {
            vec![(
                PrimaryDim::In,
                StickCounts {
                    steady: 1,
                    epilogue: 1,
                },
            )]
        }

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let mut sticks = ContiguousSticks::new(counts, one_stick_per_dim());
        let mut explored: Vec<(Component, Component)> = Vec::new();
        let forwarded = generate_data_transfers_for_via_if_so(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &transfer,
            &mut sticks,
            &mut explored,
        )
        .expect("the hop is a via");
        // ⛔ THE SOURCE IS REUSED AND ONLY THE DESTINATION IS CREATED — `from` never came from `via_`.
        assert_eq!(
            printed(&ops),
            "%0 = dataflow.get_unit {core = 0 : i32, corelet = 0 : i32, name = \"C0-lx\", type = \"lx\"} : index\n",
            "L3LU was already bound, so only the destination's `get_unit` is emitted",
        );
        match &forwarded {
            ReceiveAndSend::InNewLoop(op) => assert_eq!(
                printed(core::slice::from_ref(op)),
                concat!(
                    "affine.for %1 = 0 to 3 {\n",
                    "  %2 = dataflow.receive %50 : vector<8xf16>\n",
                    "  dataflow.send %0, %2 : vector<8xf16>\n",
                    "} {dbgName = \"SingleImplicitLoopForTransfer(T)\"}\n",
                ),
                "receive from the SOURCE, send to the DESTINATION, `sticks_src_ss` times",
            ),
            ReceiveAndSend::InLoopFor { .. } => panic!("no dim carries contiguous transfers"),
        }
        assert_eq!(explored, vec![(src, dst)]);

        // ⛔ THE SAME PAIR AGAIN: nothing, and no second `get_unit`.
        let mut again: Vec<DfirOp> = Vec::new();
        assert!(
            generate_data_transfers_for_via_if_so(
                &mut vals,
                &mut again,
                &l3lu_handlers(),
                &transfer,
                &mut ContiguousSticks::new(counts, one_stick_per_dim()),
                &mut explored,
            )
            .is_none()
                && again.is_empty(),
            "an explored pair is already forwarded",
        );

        // ⛔ AN ENDPOINT IS NOT A VIA, even though it appears in `via_`.
        let endpoint = ViaTransfer {
            comp: src,
            ..transfer
        };
        assert!(
            generate_data_transfers_for_via_if_so(
                &mut vals,
                &mut Vec::new(),
                &l3lu_handlers(),
                &endpoint,
                &mut ContiguousSticks::new(counts, one_stick_per_dim()),
                &mut Vec::new(),
            )
            .is_none(),
            "`src.unit_ == comp_` returns before the chain is walked",
        );
    }

    fn agen_handlers() -> Handlers {
        Handlers {
            units: vec![(
                DfirUnit::Lx,
                Bound::Unit {
                    handle: Val(9),
                    corelet: Some(Corelet::checked(0).expect("corelet 0")),
                },
            )],
            own_lrf: Val(1),
            pt_xrf: Val(2),
        }
    }

    fn agen_storage<'a>(
        view_sizes: &'a [ViewSize],
        outer_loops: &'a [LoopStride],
        addressed_as: AddressedAs,
    ) -> AgenStorage<'a> {
        AgenStorage {
            storage: Component::Unit(DfirUnit::Lx),
            core: Core::checked(0).expect("core 0"),
            corelet: Some(Corelet::checked(0).expect("corelet 0")),
            side: TransferSide::Load,
            start_address: Val(80),
            view_sizes,
            elem: ElemType::F32,
            outer_loops,
            addressed_as,
        }
    }

    /// 🎯 077/110 — ⛔ THE ORDER'S RANK IS THE VIEW'S LAYOUT, NOT THE SET'S.
    ///
    /// A constant read-write keeps its `4x8` extents but collapses the layout to the rank-1 identity,
    /// so its order is `(d0) -> (d0)` over a flat `[0, 4)` while the scheduled transfer orders two
    /// dims. Taking the rank from the set or the extents would order the wrong number of dims.
    #[test]
    fn an_agen_transfer_orders_by_its_view_rank_and_a_constant_plane_collapses_it() {
        let handlers = agen_handlers();
        let view_sizes = [view_size(PrimaryDim::In, 4), view_size(PrimaryDim::Out, 8)];
        let outer_loops = [LoopStride {
            size_idx: 0,
            elem_offset: 4,
            iv: Some(Val(81)),
        }];
        let chunk = ChunkDim {
            size: 4,
            src_index: Some(0),
            dst_index: None,
        };
        let chunks = UnitTimeChunks {
            sizes: std::slice::from_ref(&chunk),
            stride: None,
            num_strides: 0,
        };

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let scheduled = elements_of_agen_data_transfer(
            &mut vals,
            &mut ops,
            &handlers,
            &agen_storage(&view_sizes, &outer_loops, AddressedAs::Schedule),
            &chunks,
        );
        assert_eq!(
            scheduled,
            Some(TransferElements {
                view: LogicalMemoryView {
                    result: Val(0),
                    layout: AffineMap {
                        dims: 2,
                        syms: 0,
                        results: vec![AffineExpr::dim(1).times(4).plus(AffineExpr::dim(0))],
                    },
                    ty: MemRef {
                        shape: vec![4, 8],
                        elem: ElemType::F32,
                    },
                },
                base_address: BaseAddress {
                    map: AffineMap {
                        dims: 2,
                        syms: 0,
                        results: vec![AffineExpr::dim(0).times(4), AffineExpr::Const(0)],
                    },
                    // ⛔ The unstrided dim 1 takes the zero constant, not the induction variable.
                    args: vec![Val(81), Val(1)],
                    indices: vec![Index::Strided(vec![(Val(81), 4)], 0), Index::Const(0)],
                },
                transfer_set: IntegerSet {
                    dims: 2,
                    symbols: 0,
                    constraints: vec![
                        Constraint {
                            expr: AffineExpr::dim(0),
                            is_equality: false,
                        },
                        Constraint {
                            expr: AffineExpr::dim(0).times(-1).plus(AffineExpr::Const(3)),
                            is_equality: false,
                        },
                        Constraint {
                            expr: AffineExpr::dim(1),
                            is_equality: true,
                        },
                    ],
                },
                transfer_order: AffineMap::identity(2),
            })
        );
        // The storage was already bound, so the only ops are the view and the zero operand.
        assert_eq!(ops.len(), 2);
        assert_eq!(
            ops[1],
            DfirOp::Arith(arith::Op::Constant {
                result: Val(1),
                value: 0,
            })
        );

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let constant = elements_of_agen_data_transfer(
            &mut vals,
            &mut ops,
            &handlers,
            &agen_storage(&view_sizes, &outer_loops, AddressedAs::ConstantPlane),
            &chunks,
        )
        .expect("a constant plane has a flat set");
        assert_eq!(constant.view.layout, AffineMap::identity(1));
        assert_eq!(
            constant.view.ty,
            MemRef {
                shape: vec![4, 8],
                elem: ElemType::F32,
            }
        );
        assert_eq!(
            constant.base_address,
            BaseAddress {
                map: AffineMap::constants(0, &[0]),
                args: Vec::new(),
                indices: vec![Index::Const(0)],
            }
        );
        assert_eq!(constant.transfer_set, flat_element_set(4));
        assert_eq!(constant.transfer_order, AffineMap::identity(1));
        assert_eq!(ops.len(), 1);
    }

    /// 🎯 078/110 — ⛔ THE TIME ADDRESS MAP READS THE LOOP'S POSITION AND SKIPS A LOOP WITH NO
    /// `sizeIdx_`, while the time ORDER counts every loop.
    ///
    /// Loop 1 addresses nothing, so result 1 stays `0` — but it is still `d1` in the reversal and
    /// still a dim of the time set. Dropping it from either would misalign the other two.
    #[test]
    fn a_composite_transfer_reverses_every_loop_and_addresses_only_the_ones_with_a_size_idx() {
        let handlers = agen_handlers();
        let view_sizes = [view_size(PrimaryDim::In, 4), view_size(PrimaryDim::Out, 8)];
        let chunk = ChunkDim {
            size: 4,
            src_index: Some(0),
            dst_index: None,
        };
        let chunks = UnitTimeChunks {
            sizes: std::slice::from_ref(&chunk),
            stride: None,
            num_strides: 0,
        };
        let composite_loops = [
            CompositeTimeLoop {
                bound: LoopBound::Constant(2),
                walk: CompositeLoop {
                    size_idx: Some(0),
                    elem_offset: 8,
                },
            },
            CompositeTimeLoop {
                bound: LoopBound::Constant(3),
                walk: CompositeLoop {
                    size_idx: None,
                    elem_offset: 1,
                },
            },
        ];

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let composite = elements_of_agen_composite_data_transfer(
            &mut vals,
            &mut ops,
            &handlers,
            &agen_storage(&view_sizes, &[], AddressedAs::Schedule),
            &chunks,
            &composite_loops,
        )
        .expect("two constant bounds make a time set");

        assert_eq!(composite.time_order, time_order(2));
        assert_eq!(
            composite.time_set,
            time_set(&[LoopBound::Constant(2), LoopBound::Constant(3)]).expect("two bounds")
        );
        assert_eq!(
            composite.time_address_map,
            AffineMap {
                dims: 2,
                syms: 0,
                results: vec![AffineExpr::dim(0).times(8), AffineExpr::Const(0)],
            }
        );
        assert_eq!(composite.elements.transfer_order, AffineMap::identity(2));

        // ⛔ A DYNAMIC BOUND HAS NO TIME SET, and the whole transfer falls through with it.
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        assert_eq!(
            elements_of_agen_composite_data_transfer(
                &mut vals,
                &mut ops,
                &handlers,
                &agen_storage(&view_sizes, &[], AddressedAs::Schedule),
                &chunks,
                &[CompositeTimeLoop {
                    bound: LoopBound::Dynamic,
                    walk: CompositeLoop {
                        size_idx: Some(0),
                        elem_offset: 8,
                    },
                }],
            ),
            None
        );
    }

    /// 🎯 079/110 — ⛔ THE UNIT-TIME TRANSFER IS THE VIEW'S LEADING `min_dim` DIMS, AND `min_dim` IS
    /// THE SMALLEST `sizeIdx_` ANY OUTER LOOP STRIDES.
    ///
    /// Two loops striding dims 2 and 1 leave `min_dim = 1`, so only dim 0 spans and the other two are
    /// pinned. Reading the LARGEST, or the loop count, would span dims the outer loops already walk.
    #[test]
    fn the_unit_time_transfer_is_the_smallest_strided_dim_of_the_view() {
        let handlers = agen_handlers();
        let view_sizes = [
            view_size(PrimaryDim::In, 4),
            view_size(PrimaryDim::Out, 8),
            view_size(PrimaryDim::Y, 2),
        ];
        let outer_loops = [
            LoopStride {
                size_idx: 2,
                elem_offset: 1,
                iv: Some(Val(81)),
            },
            LoopStride {
                size_idx: 1,
                elem_offset: 4,
                iv: Some(Val(82)),
            },
        ];

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let elements = elements_of_affine_data_transfer_via_agen_transfer(
            &mut vals,
            &mut ops,
            &handlers,
            &agen_storage(&view_sizes, &outer_loops, AddressedAs::Schedule),
        )
        .expect("three dims and a leading chunk");

        assert_eq!(
            elements.transfer_set,
            IntegerSet {
                dims: 3,
                symbols: 0,
                constraints: vec![
                    Constraint {
                        expr: AffineExpr::dim(0),
                        is_equality: false,
                    },
                    Constraint {
                        expr: AffineExpr::dim(0).times(-1).plus(AffineExpr::Const(3)),
                        is_equality: false,
                    },
                    Constraint {
                        expr: AffineExpr::dim(1),
                        is_equality: true,
                    },
                    Constraint {
                        expr: AffineExpr::dim(2),
                        is_equality: true,
                    },
                ],
            }
        );
        assert_eq!(
            elements.base_address,
            BaseAddress {
                map: AffineMap {
                    dims: 3,
                    syms: 0,
                    results: vec![
                        AffineExpr::Const(0),
                        AffineExpr::dim(1).times(4),
                        AffineExpr::dim(2),
                    ],
                },
                args: vec![Val(1), Val(82), Val(81)],
                indices: vec![
                    Index::Const(0),
                    Index::Strided(vec![(Val(82), 4)], 0),
                    Index::Val(Val(81)),
                ],
            }
        );
        assert_eq!(elements.transfer_order, AffineMap::identity(3));

        // ⛔ THE CONSTANT ARM'S EXTENT IS THE LITERAL 64, whatever the view says.
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let constant = elements_of_affine_data_transfer_via_agen_transfer(
            &mut vals,
            &mut ops,
            &handlers,
            &agen_storage(&view_sizes, &outer_loops, AddressedAs::ConstantPlane),
        )
        .expect("a constant plane needs no chunks");
        assert_eq!(constant.transfer_set, flat_element_set(64));
        assert_eq!(constant.transfer_order, AffineMap::identity(1));
    }

    // ─────────────────────────────── 080-082/110 ───────────────────────────────

    fn l3lu_handlers() -> Handlers {
        Handlers {
            units: vec![(
                DfirUnit::L3lu,
                Bound::Unit {
                    handle: Val(50),
                    corelet: None,
                },
            )],
            own_lrf: Val(51),
            pt_xrf: Val(52),
        }
    }

    fn switched_load_fixture<'i>(
        view_sizes: &'i [ViewSize],
        outer_loops: &'i [LoopStride],
        chunk_sizes: &'i [ChunkDim],
        latches: &'i [Latch],
        to: SendEnd,
        form: LoadForm<'i>,
    ) -> StreamingLoad<'i> {
        StreamingLoad {
            read: transfer_read_fixture(view_sizes, chunk_sizes, latches, to),
            outer_loops,
            form,
            switch: BufferSwitchLoop {
                start_address: Val(60),
                carried: Val(61),
            },
        }
    }

    fn transfer_read_fixture<'i>(
        view_sizes: &'i [ViewSize],
        chunk_sizes: &'i [ChunkDim],
        latches: &'i [Latch],
        to: SendEnd,
    ) -> TransferRead<'i> {
        TransferRead {
            storage: Component::Unit(DfirUnit::L3lu),
            src: GenericComp::L3lu,
            core: Core::checked(0).expect("core 0"),
            corelet: None,
            comp: GenericComp::L0lu,
            location: DataLocation::L3luHbm,
            src_location: DataLocation::L3luHbm,
            name: "T",
            node: "N",
            view_sizes,
            elem: ElemType::F16,
            chunk_sizes,
            chunk_stride: None,
            num_chunks: 1,
            result_ty: Vector {
                len: 8,
                elem: ElemType::F16,
            },
            // ⭐ EQUAL BY DEFAULT, so no conversion unless a test asks for one.
            dst_result_ty: Vector {
                len: 8,
                elem: ElemType::F16,
            },
            dst_prec: DataType::IeeeFp32,
            precision: DataType::Sen169Fp16,
            replication: Replication::checked(1).expect("no replication"),
            rotate: None,
            latches,
            to,
        }
    }

    fn printed(ops: &[DfirOp]) -> String {
        let mut text = String::new();
        for op in ops {
            emit(&mut text, op, 0);
        }
        text
    }

    /// A view of `4x8xf16` whose outer dim is strided by 8 and whose unit-time chunk is the inner 8.
    fn view_fixture() -> ([ViewSize; 2], [LoopStride; 1], [ChunkDim; 1]) {
        (
            [
                ViewSize {
                    dim: PrimaryDim::Out,
                    size: 4,
                },
                ViewSize {
                    dim: PrimaryDim::In,
                    size: 8,
                },
            ],
            [LoopStride {
                size_idx: 0,
                elem_offset: 8,
                iv: Some(Val(80)),
            }],
            [ChunkDim {
                size: 8,
                src_index: Some(1),
                dst_index: None,
            }],
        )
    }

    /// 🎯 080/110 — ⛔⛔ THE LATCH HOLDS `%2`, THE **UNREPLICATED** LOAD, AND THE SEND IS GONE.
    ///
    /// `addToLatchMap(latch_id, load_op_wo_repl->getResult(0))` (`:4015`) is taken before the
    /// `vectorchain.select` widens the vector, so recording the end of the chain would enter a
    /// `vector<32xf16>` where the latch's consumer reads a `vector<8xf16>`; and `if (!use_latch)`
    /// (`:4078`) is what stops a latched load from also spending the wire — a load that did both would
    /// send a stick nobody is receiving.
    #[test]
    fn a_latched_vector_load_records_the_unreplicated_result_and_sends_nothing() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let (to, _) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let latch = Latch::new(3).expect("a bound latch");
        let mut load = switched_load_fixture(
            &view_sizes,
            &outer_loops,
            &chunk_sizes,
            core::slice::from_ref(&latch),
            to,
            LoadForm::Vector,
        );
        load.read.replication = Replication::checked(4).expect("four destinations");
        load.read.rotate = Rotation::on_lxlu(2);

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let got = construct_streaming_or_double_buffering_load(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &load,
            BufferStep::Streaming(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the view resolves");

        assert_eq!(
            printed(&ops),
            concat!(
                "%0 = dataflow.get_logical_memory_view %50, %60 {layout_map = affine_map<(d0, d1) -> (d1 * 4 + d0)>} : index, index, memref<4x8xf16>\n",
                "%1 = arith.constant 0 : index\n",
                "%2 = agen.vector_load %0[%80 * 8, 0] {dbgName = \"T\", load_order = affine_map<(d0, d1) -> (d0, d1)>, load_set = affine_set<(d0, d1) : (d1 >= 0, -d1 + 7 >= 0, d0 == 0)>} : memref<4x8xf16>, vector<8xf16>\n",
                "%3 = vectorchain.select %2 {selection_map = affine_map<(d0) -> (d0 mod 4)>} : vector<8xf16>, vector<32xf16>\n",
                "%4 = arith.constant 2 : index\n",
                "%5 = vectorchain.rotate %3, %4 {right_shift = true} : vector<32xf16>, index, vector<8xf16>\n",
            ),
            "the view rides the iter_arg, and no `dataflow.send` follows a latched load",
        );
        assert_eq!(
            got.latches,
            vec![(latch, Val(2))],
            "the `agen.vector_load`'s own result, not the rotate's",
        );
    }

    /// 🎯 080/110 — ⛔ 128 BITS IS NOT A STICK, SO THE MISMATCHED DESTINATION GETS ITS CAST, AND AN
    /// EQUAL ONE GETS NOTHING.
    ///
    /// `dst_result_type != result_type && input_size != stick_size` (`:4060`): dropping the second
    /// half would insert a `vectorchain.cast` on the LX-to-PE path the reference deliberately leaves
    /// alone, and dropping the first would cast a value to its own type.
    #[test]
    fn a_stick_wide_load_is_never_converted_and_an_equal_destination_needs_no_cast() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let (to, _) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let mut load = switched_load_fixture(
            &view_sizes,
            &outer_loops,
            &chunk_sizes,
            &[],
            to,
            LoadForm::Vector,
        );

        // ⭐ EQUAL TYPES: the send takes the load's own result.
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        construct_streaming_or_double_buffering_load(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &load,
            BufferStep::Streaming(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the view resolves");
        assert_eq!(
            printed(&ops).lines().last(),
            Some("dataflow.send %53, %2 : vector<8xf16>"),
            "no cast, and an unlatched load DOES send",
        );

        // ⛔ A STICK'S WORTH — `64 * 16 == 1024` — with a MISMATCHED destination: still no cast.
        load.read.result_ty = Vector {
            len: 64,
            elem: ElemType::F16,
        };
        load.read.dst_result_ty = Vector {
            len: 64,
            elem: ElemType::F32,
        };
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        construct_streaming_or_double_buffering_load(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &load,
            BufferStep::Streaming(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the view resolves");
        assert_eq!(
            printed(&ops).lines().last(),
            Some("dataflow.send %53, %2 : vector<64xf16>"),
            "a stick is left alone whatever the destination reads",
        );

        // ⭐ AND HALF A STICK WITH THE SAME MISMATCH IS CONVERTED.
        load.read.result_ty = Vector {
            len: 32,
            elem: ElemType::F16,
        };
        load.read.dst_result_ty = Vector {
            len: 32,
            elem: ElemType::F32,
        };
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        construct_streaming_or_double_buffering_load(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &load,
            BufferStep::Streaming(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the view resolves");
        assert_eq!(
            printed(&ops).lines().last(),
            Some("dataflow.send %53, %3 : vector<32xf32>"),
            "the send spends the CONVERTED value",
        );
    }

    /// 🎯 080/110 — ⛔⛔ THE DELIBERATE DIVERGENCE: THE CONVERSION IS **INSIDE** THE REGION.
    ///
    /// `:4176` builds it with the OUTER `builder` while its operand is the region's `load_iv` and its
    /// consumer is the region's `dataflow.send` (`:4184`) — a `vectorchain.cast` after the
    /// `agen.composite_load` that dominates neither. Emitting it where the reference does would print
    /// the cast at depth 0 after the closing brace, and MLIR refuses that module outright.
    ///
    /// ⭐ AND THE SEND IS UNCONDITIONAL HERE, because the composite arm has no latch walk at all.
    #[test]
    fn the_composite_arms_conversion_is_emitted_inside_the_region() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let time_loops = [CompositeTimeLoop {
            bound: LoopBound::Constant(4),
            walk: CompositeLoop {
                size_idx: Some(0),
                elem_offset: 8,
            },
        }];
        let (to, _) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let latch = Latch::new(3).expect("a bound latch");
        let mut load = switched_load_fixture(
            &view_sizes,
            &outer_loops,
            &chunk_sizes,
            core::slice::from_ref(&latch),
            to,
            LoadForm::Composite(&time_loops),
        );
        load.read.dst_result_ty = Vector {
            len: 8,
            elem: ElemType::F32,
        };

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let got = construct_streaming_or_double_buffering_load(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &load,
            BufferStep::Buffering(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the time set and both maps resolve");

        assert_eq!(
            printed(&ops),
            concat!(
                "%0 = dataflow.get_logical_memory_view %50, %60 {layout_map = affine_map<(d0, d1) -> (d1 * 4 + d0)>} : index, index, memref<4x8xf16>\n",
                "%1 = arith.constant 0 : index\n",
                "agen.composite_load %0[%80 * 8, 0]\n",
                " time_symbols()(%2:vector<8xf16>)\n",
                " {dbgName = \"T\", load_order = affine_map<(d0, d1) -> (d0, d1)>, load_set = affine_set<(d0, d1) : (d1 >= 0, -d1 + 7 >= 0, d0 == 0)>, time_addr_map = affine_map<(d0) -> (d0 * 8, 0)>, time_order = affine_map<(d0) -> (d0)>, time_set = affine_set<(d0) : (d0 >= 0, -d0 + 3 >= 0)>}\n",
                "{\n",
                "  %3 = vectorchain.cast %2 : vector<8xf16>, vector<8xf32>\n",
                "  dataflow.send %53, %3 : vector<8xf32>\n",
                "  agen.yield\n",
                "} : memref<4x8xf16>\n",
            ),
            "the cast sits between the block argument and the send, both of which are in the region",
        );
        assert!(
            got.latches.is_empty(),
            "the composite arm latches nothing even with a via on LXLUVALUE",
        );
    }

    /// 🎯 080/110 — ⛔⛔ STREAMING **WALKS** AND DOUBLE BUFFERING **TOGGLES**, AND THE INCREMENT IS
    /// NUMBERED BELOW THE SUM.
    ///
    /// `AddIOp(.., terminator->getOperand(i), buffer_increment)` against
    /// `SubIOp(.., buffer_increment, terminator->getOperand(i))` (`:4038` against `:4066`) — the
    /// reversal is the toggle: `k - x` returns the other buffer every second iteration where `x + k`
    /// never comes back. And these ops are the buffer-switch loop's, not the load's:
    /// `OpBuilder local_builder(buffer_switch_loop_terminator)` (`:4198`).
    #[test]
    fn the_streaming_step_walks_and_the_double_buffer_step_toggles_outside_the_load() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let (to, _) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let load = switched_load_fixture(
            &view_sizes,
            &outer_loops,
            &chunk_sizes,
            &[],
            to,
            LoadForm::Vector,
        );

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let streaming = construct_streaming_or_double_buffering_load(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &load,
            BufferStep::Streaming(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    // ⭐ THE FACTOR IS THE ADDRESS GRANULARITY OF `{L0LU, L3LU-HBM, f16}`.
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the view resolves");
        assert_eq!(
            printed(&streaming.update.ops),
            concat!(
                "%3 = arith.constant 4096 : index\n",
                "%4 = arith.addi %61, %3 : index\n",
            ),
        );
        assert_eq!(streaming.update.operand, Val(4));
        assert_eq!(
            printed(&ops).lines().count(),
            4,
            "the increment and the sum are NOT among the load's own ops",
        );

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let buffering = construct_streaming_or_double_buffering_load(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &load,
            BufferStep::Buffering(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the view resolves");
        assert_eq!(
            printed(&buffering.update.ops),
            concat!(
                "%3 = arith.constant 4096 : index\n",
                "%4 = arith.subi %3, %61 : index\n",
            ),
            "REVERSED: the constant is the minuend",
        );
        assert_eq!(buffering.update.operand, Val(4));
    }

    /// 🎯 080/110 — ⛔ A NEGATIVE LATCH ID AND A ZERO ROTATION ARE UNSTATEABLE.
    ///
    /// `DT_CHECK_MSG(latch_id != -1, "latch id cannot be negative")` (`:1014`) and
    /// `if (rotateNumElements_ > 0)` (`:4041`) — the unset latch id would otherwise index a map and
    /// the zero rotation would emit a `vectorchain.rotate` by nothing.
    #[test]
    fn an_unset_latch_id_and_an_absent_rotation_have_no_spelling() {
        assert_eq!(Latch::new(-1), None);
        assert_eq!(Latch::new(0).map(Latch::get), Some(0));
        assert_eq!(Rotation::on_lxlu(0), None);
        assert_eq!(Rotation::on_lxlu(-4), None);
        assert_eq!(Rotation::on_lxlu(2).map(Rotation::get), Some(2));
    }

    /// 🎯 081/110 — ⛔⛔ THE PAIR JOINS THE IMPLICIT LOOP, OR BRINGS A COUNTED ONE.
    ///
    /// `if (!implicit_loops.empty())` (`:4288`) inserts the two ops at the START of the loop already
    /// emitted for `implicit_loops.front()`; the `else` builds `affine.for 0 to count` and names it.
    /// A port that always brought its own loop would nest a second walk inside the first, forwarding
    /// `count * extent` sticks.
    #[test]
    fn a_contiguous_transfer_joins_its_implicit_loop_or_brings_a_counted_one() {
        let (to, from) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let ty = Vector {
            len: 8,
            elem: ElemType::F16,
        };
        let one = Replication::checked(1).expect("no replication");
        let (view_sizes, _, _) = view_fixture();

        // ⭐ THE INNER DIM CARRIES 8 CONTIGUOUS TRANSFERS, so entry 068 hands back a loop for it.
        let mut sticks = ContiguousSticks::new(
            StickCounts {
                steady: 8,
                epilogue: 8,
            },
            vec![(
                PrimaryDim::In,
                StickCounts {
                    steady: 8,
                    epilogue: 8,
                },
            )],
        );
        let mut vals = Values::default();
        let joined = generate_receive_and_send_from_data_transfer_node(
            &mut vals,
            "N",
            "T",
            &view_sizes,
            1,
            &mut sticks,
            one,
            from,
            to,
            7,
            ty,
        );
        match &joined {
            ReceiveAndSend::InLoopFor { implicit, body } => {
                assert_eq!(
                    *implicit,
                    ImplicitLoop {
                        size_index: Some(1),
                        dim: Some(PrimaryDim::In),
                        extents: StickCounts {
                            steady: 8,
                            epilogue: 8,
                        },
                    },
                );
                assert_eq!(
                    printed(body),
                    concat!(
                        "%0 = dataflow.receive %50 : vector<8xf16>\n",
                        "dataflow.send %53, %0 : vector<8xf16>\n",
                    ),
                    "the wire is spent once, and neither op carries the transfer's name",
                );
            }
            ReceiveAndSend::InNewLoop(_) => panic!("an implicit loop was available"),
        }

        // ⛔ A WHOLE TRANSFER IN ONE BURST: no implicit loop, so the counted fallback is built — and
        // its induction variable is minted BEFORE the receive.
        let mut sticks = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            Vec::new(),
        );
        let mut vals = Values::default();
        let counted = generate_receive_and_send_from_data_transfer_node(
            &mut vals,
            "N",
            "T",
            &[],
            0,
            &mut sticks,
            one,
            from,
            to,
            7,
            ty,
        );
        match &counted {
            ReceiveAndSend::InNewLoop(op) => assert_eq!(
                printed(core::slice::from_ref(op)),
                concat!(
                    "affine.for %0 = 0 to 7 {\n",
                    "  %1 = dataflow.receive %50 : vector<8xf16>\n",
                    "  dataflow.send %53, %1 : vector<8xf16>\n",
                    "} {dbgName = \"SingleImplicitLoopForTransfer(T)\"}\n",
                ),
                "%0 is the loop's, not the receive's",
            ),
            ReceiveAndSend::InLoopFor { .. } => panic!("there was no implicit loop to join"),
        }
    }

    /// 🎯 082/110 — ⛔⛔ THE MASK MAP TURNS OVER AT THE TRANSITION SLICE, AND THE `else` ARM RESETS.
    ///
    /// 35 valid entries is four full slices plus three, so slices 0-3 are `(A)`, slice 4 is `(A|B)`
    /// and 5-7 are `(1)` — and `maskB` is `unmask 3, mask 5`. A map that turned over one slice early
    /// would mask three live entries; one that never reset in the `else` would leave the mask armed
    /// for the next transfer.
    #[test]
    fn the_samv_mask_turns_over_at_the_transition_slice_and_the_else_arm_resets() {
        let by_four = affine_for(Val(100), 4);
        let loops = [SamvLoop {
            dim: Some(PrimaryDim::Out),
            stage: StagePair { num: 1, den: 2 },
            loop_op: &by_four,
        }];
        let mut vals = Values::default();
        let ops = construct_samv_operation(
            &mut vals,
            "N",
            "T",
            &loops,
            ValidEntries::checked(35).expect("a count"),
            WslLen::Zero,
            Vector {
                len: 8,
                elem: ElemType::F16,
            },
        );

        assert_eq!(
            printed(&ops),
            concat!(
                "%0 = arith.constant true\n",
                "%1 = arith.constant false\n",
                "%2 = arith.constant 3 : index\n",
                "%3 = arith.cmpi eq, %100, %2 : index\n",
                "%4 = scf.if %3 -> (i1) {\n",
                "  scf.yield %0 : i1\n",
                "} else {\n",
                "  scf.yield %1 : i1\n",
                "}\n",
                "%5 = arith.constant 0 : index\n",
                "scf.if %4 {\n",
                "  %6 = agen.set_transfer_mask_state mask_value(%5) { num_slices = 8 : i32, slice_mask_map = \"(A)(A)(A)(A)(A|B)(1)(1)(1)\", maskA = \"(unmasked = 0 : i32, masked = 1 : i32)\", maskB = \"(unmasked = 3 : i32, masked = 5 : i32)\" } :  index , vector<8xf16>\n",
                "} else {\n",
                "  %7 = agen.set_transfer_mask_state mask_value(%5) { num_slices = 8 : i32, slice_mask_map = \"(0)(0)(0)(0)(0)(0)(0)(0)\" } :  index , vector<8xf16>\n",
                "}\n",
            ),
            "the guard chain, the shared `false` mask value, and no results on the `scf.if`",
        );
    }

    /// 🎯 082/110 — ⛔⛔ A NEGATIVE ENTRY COUNT IS REFUSED, WHICH IS WHERE THE `float` CEIL DIVERGES.
    ///
    /// `ceil((float)-3 / 8) - 1` is `-1`, so every slice would compare GREATER and the whole stick
    /// would be masked — while `-3 % 8` is `-3`, making `maskB`'s masked count `11` for a slice that
    /// holds `8`. And an exact multiple lands on the slice BELOW: 32 entries transition at slice 3,
    /// not 4.
    #[test]
    fn a_negative_valid_entry_count_is_unstateable_and_an_exact_multiple_ends_a_slice_early() {
        assert_eq!(ValidEntries::checked(-3), None);
        let exact = ValidEntries::checked(32).expect("a count");
        assert_eq!(exact.transition_slice(), 3);
        assert_eq!(exact.in_last_slice(), 0);
        let none = ValidEntries::checked(0).expect("a count");
        assert_eq!(none.transition_slice(), -1, "every slice is fully masked");
        let one = ValidEntries::checked(1).expect("a count");
        assert_eq!(one.transition_slice(), 0);
        assert_eq!(one.in_last_slice(), 1);
        assert_eq!(WslLen::Zero.get(), 0);
    }

    // ─────────────────────────────── 089-090/110 ───────────────────────────────

    fn streaming_store_fixture<'i>(
        view_sizes: &'i [ViewSize],
        outer_loops: &'i [LoopStride],
        chunks: UnitTimeChunks<'i>,
    ) -> StreamingStore<'i> {
        StreamingStore {
            storage: Component::Unit(DfirUnit::L3lu),
            core: Core::checked(0).expect("core 0"),
            corelet: None,
            location: DataLocation::L3luHbm,
            name: "T",
            node: "N",
            view_sizes,
            elem: ElemType::F16,
            outer_loops,
            chunks,
            precision: DataType::Sen169Fp16,
            switch: BufferSwitchLoop {
                start_address: Val(60),
                carried: Val(61),
            },
        }
    }

    /// 🎯 089/110 — ⛔⛔ THE STORE ITSELF AND THE ADDRESS UPDATE ARE TWO LISTS. The
    /// `agen.vector_store` goes where the caller stands, while the subtraction that hands the next
    /// buffer back belongs to the switch loop's terminator several loops further out — and a
    /// composite store with no time loop has no permutation map and refuses.
    #[test]
    fn the_store_stays_put_and_the_toggle_travels_to_its_loop() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let chunks = UnitTimeChunks {
            sizes: &chunk_sizes,
            stride: None,
            num_strides: 1,
        };
        let store = streaming_store_fixture(&view_sizes, &outer_loops, chunks);
        let stored = Computed::of(
            Val(70),
            Vector {
                len: 8,
                elem: ElemType::F16,
            },
        );

        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let update = construct_streaming_or_double_buffering_store(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &store,
            stored,
            StoreForm::Vector,
            BufferStep::Buffering(
                |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(64))
                },
            ),
        )
        .expect("the view resolves");

        assert_eq!(
            printed(&ops),
            concat!(
                "%0 = dataflow.get_logical_memory_view %50, %60 {layout_map = affine_map<(d0, d1) -> (d1 * 4 + d0)>} : index, index, memref<4x8xf16>\n",
                "%1 = arith.constant 0 : index\n",
                "agen.vector_store %70, %0[%80 * 8, 0] {dbgName = \"T\", store_order = affine_map<(d0, d1) -> (d0, d1)>, store_set = affine_set<(d0, d1) : (d1 >= 0, -d1 + 7 >= 0, d0 == 0)>} : memref<4x8xf16>, vector<8xf16>\n",
            ),
            "the view rides the iter_arg and NOTHING of the update is in the caller's list",
        );
        // ⛔ DOUBLE BUFFERING TOGGLES: `increment - iter_arg`, not the other way round.
        assert_eq!(
            printed(&update.ops),
            concat!(
                "%2 = arith.constant 4096 : index\n",
                "%3 = arith.subi %2, %61 : index\n",
            ),
        );
        assert_eq!(update.operand, Val(3));

        // ⛔ AND THE ONE REFUSAL: `getPermutationMap({})` has nothing to permute.
        assert_eq!(time_order(0), None);
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        assert_eq!(
            construct_streaming_or_double_buffering_store(
                &mut vals,
                &mut ops,
                &l3lu_handlers(),
                &store,
                stored,
                StoreForm::Composite {
                    loops: &[],
                    producer: DfirOp::Arith(arith::Op::Constant {
                        result: Val(70),
                        value: 0,
                    }),
                },
                BufferStep::Streaming(
                    |vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                        constant_index(vals, into, factor.scale(64))
                    },
                ),
            ),
            None,
        );
    }

    /// One composite loop of four steps, strided by 8 elements over the view's outer dim.
    fn composite_view_fixture() -> CompositeView {
        CompositeView {
            bound: LoopBound::Constant(4),
            walk: CompositeLoop {
                size_idx: Some(0),
                elem_offset: 8,
            },
            iv: Some(Val(81)),
        }
    }

    /// 🎯 090/110 — ⛔⛔ A COMPOSITE LOAD LEAVES THE CHAIN AT THE CALLER'S OWN POINT, and the send
    /// goes INSIDE the region with it. `update_insertion_loc` is `!perform_composite_load && ..`
    /// (`:5784`), so the one arm that builds a region is also the one arm that never moves
    /// `loop_builder` — the load's own body is where its consumer already is.
    #[test]
    fn a_composite_load_keeps_its_send_in_the_region_and_the_chain_where_it_stood() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let (to, _) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let read = transfer_read_fixture(&view_sizes, &chunk_sizes, &[], to);
        let composite = [composite_view_fixture()];
        let loops = ViewLoops {
            outer: &outer_loops,
            composite: &composite,
        };
        let mut sticks = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            Vec::new(),
        );

        let mut vals = Values::default();
        let got = generate_load_and_send_from_data_transfer_node(
            &mut vals,
            &l3lu_handlers(),
            &read,
            &loops,
            &mut sticks,
            ContiguousTransfer::Absent,
            |_| None,
            LoadSource::Memory {
                address: &|vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(1))
                },
                addressed_as: AddressedAs::Schedule,
            },
        )
        .expect("the time set and both maps resolve");

        let Emitted::Chain { ops, at } = got.emitted else {
            panic!("no implicit loops means no nest");
        };
        assert_eq!(at, ChainPlace::Here);
        assert_eq!(got.switch, None, "only entry 080's arm rides a switch loop");
        assert_eq!(
            printed(&ops),
            concat!(
                "%0 = arith.constant 64 : index\n",
                "%1 = dataflow.get_logical_memory_view %50, %0 {layout_map = affine_map<(d0, d1) -> (d1 * 4 + d0)>} : index, index, memref<4x8xf16>\n",
                "%2 = arith.constant 0 : index\n",
                "agen.composite_load %1[%80 * 8, 0]\n",
                " time_symbols()(%3:vector<8xf16>)\n",
                " {dbgName = \"T\", load_order = affine_map<(d0, d1) -> (d0, d1)>, load_set = affine_set<(d0, d1) : (d1 >= 0, -d1 + 7 >= 0, d0 == 0)>, time_addr_map = affine_map<(d0) -> (d0 * 8, 0)>, time_order = affine_map<(d0) -> (d0)>, time_set = affine_set<(d0) : (d0 >= 0, -d0 + 3 >= 0)>}\n",
                "{\n",
                "  dataflow.send %53, %3 : vector<8xf16>\n",
                "  agen.yield\n",
                "} : memref<4x8xf16>\n",
            ),
            "the send spends the region's own block argument, ahead of the terminator",
        );
    }

    /// 🎯 090/110 — ⛔⛔ A UNIT THAT IS NOT AN L0 OR LX FILE READS ITS COMPOSITE LOOPS AS **ADDRESS
    /// STRIDES**, and then the chain moves into the LAST loop emitted for the front one (`:5787`) —
    /// `.back()` of the record whose `.front()` a composite load's nest would have taken.
    ///
    /// ⛔ AND THAT IS WHERE THE ONE [`None`] LIVES: a loop with no `sizeIdx_` has no stride to be,
    /// and `dims[-1]` is what the reference would index.
    #[test]
    fn a_non_memory_unit_strides_by_its_composite_loop_or_refuses_it() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let (to, _) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let mut read = transfer_read_fixture(&view_sizes, &chunk_sizes, &[], to);
        // ⛔ THE SFP IS NEITHER AN L0 NOR AN LX FILE: `is_memory` is false.
        read.comp = GenericComp::Sfp;
        let mut composite = [composite_view_fixture()];
        let mut sticks = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            Vec::new(),
        );

        let mut vals = Values::default();
        let got = generate_load_and_send_from_data_transfer_node(
            &mut vals,
            &l3lu_handlers(),
            &read,
            &ViewLoops {
                outer: &outer_loops,
                composite: &composite,
            },
            &mut sticks,
            ContiguousTransfer::Absent,
            |_| None,
            LoadSource::Zero,
        )
        .expect("the composite loop reads as a stride");
        assert_eq!(
            got.emitted,
            Emitted::Chain {
                ops: vec![
                    DfirOp::Arith(arith::Op::DenseConstant {
                        result: Val(0),
                        splat: 0,
                        ty: read.result_ty,
                    }),
                    DfirOp::Dataflow(dataflow::Op::Send {
                        to,
                        data: Val(0),
                        ty: read.result_ty,
                    }),
                ],
                at: ChainPlace::InLastLoopFor(composite[0]),
            },
        );

        // ⛔ THE REFUSAL: `sizeIdx_ == -1` cannot be an address stride.
        composite[0].walk.size_idx = None;
        assert_eq!(composite[0].stride(), None);
        let mut vals = Values::default();
        assert_eq!(
            generate_load_and_send_from_data_transfer_node(
                &mut vals,
                &l3lu_handlers(),
                &read,
                &ViewLoops {
                    outer: &outer_loops,
                    composite: &composite,
                },
                &mut sticks,
                ContiguousTransfer::Absent,
                |_| None,
                LoadSource::Zero,
            ),
            None,
        );
    }

    // ─────────────────────────────── 097-098/110 ───────────────────────────────

    fn transfer_write_fixture<'i>(
        view_sizes: &'i [ViewSize],
        chunk_sizes: &'i [ChunkDim],
    ) -> TransferWrite<'i> {
        TransferWrite {
            storage: Component::Unit(DfirUnit::L3lu),
            dst: GenericComp::L3lu,
            core: Core::checked(0).expect("core 0"),
            corelet: None,
            comp: GenericComp::L0lu,
            location: DataLocation::L3luHbm,
            dst_location: DataLocation::L3luHbm,
            name: "T",
            node: "N",
            view_sizes,
            elem: ElemType::F16,
            chunk_sizes,
            chunk_stride: None,
            result_ty: Vector {
                len: 8,
                elem: ElemType::F16,
            },
            // ⭐ EQUAL BY DEFAULT, so no precision conversion unless a test asks for one.
            src_result_ty: Vector {
                len: 8,
                elem: ElemType::F16,
            },
            dst_prec: DataType::IeeeFp32,
            precision: DataType::Sen169Fp16,
            replication: Replication::checked(1).expect("no replication"),
        }
    }

    /// 🎯 097/110 — ⛔⛔ A LATCHED END RECEIVES AND STOPS. `dst_storage == LATCH` returns before the
    /// buffering mode is read (`:6504-6510`), so the wire is spent and no view, no address and no
    /// store are built at all — while the memory arm off the same receive stores through the
    /// destination's own view.
    #[test]
    fn the_received_vector_reaches_the_store_or_stops_at_the_latch() {
        let (view_sizes, outer_loops, chunk_sizes) = view_fixture();
        let (_, from) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let write = transfer_write_fixture(&view_sizes, &chunk_sizes);
        let loops = ViewLoops {
            outer: &outer_loops,
            composite: &[],
        };
        let mut sticks = ContiguousSticks::new(
            StickCounts {
                steady: 1,
                epilogue: 1,
            },
            Vec::new(),
        );

        let mut vals = Values::default();
        let got = generate_receive_and_store_from_data_transfer_node(
            &mut vals,
            &l3lu_handlers(),
            &write,
            &loops,
            &mut sticks,
            ContiguousTransfer::Absent,
            |_| None,
            ReceiveSource::Wire(from),
            StoreDest::Memory {
                address: &|vals: &mut Values, into: &mut Vec<DfirOp>, factor: Factor| {
                    constant_index(vals, into, factor.scale(1))
                },
            },
        )
        .expect("the view and the transfer set resolve");

        let Emitted::Chain { ops, at } = got.emitted else {
            panic!("no implicit loops means no nest");
        };
        assert_eq!(at, ChainPlace::Here);
        assert_eq!(
            printed(&ops),
            concat!(
                "%0 = dataflow.receive %50 : vector<8xf16>\n",
                "%1 = arith.constant 64 : index\n",
                "%2 = dataflow.get_logical_memory_view %50, %1 {layout_map = affine_map<(d0, d1) -> (d1 * 4 + d0)>} : index, index, memref<4x8xf16>\n",
                "%3 = arith.constant 0 : index\n",
                "agen.vector_store %0, %2[%80 * 8, 0] {dbgName = \"T\", store_order = affine_map<(d0, d1) -> (d0, d1)>, store_set = affine_set<(d0, d1) : (d1 >= 0, -d1 + 7 >= 0, d0 == 0)>} : memref<4x8xf16>, vector<8xf16>\n",
            ),
            "the received vector is what the store spends, unconverted",
        );
        let Written::Stored(data) = got.written else {
            panic!("the memory arm stores");
        };
        assert_eq!(data.val(), Val(0));

        // ⛔ THE LATCH PREEMPTS ALL OF IT.
        let latch = Latch::new(3).expect("a bound latch");
        let mut vals = Values::default();
        let (_, from) = Link::<L3lu, L0lu>::between(Val(50), Val(53)).ends();
        let got = generate_receive_and_store_from_data_transfer_node(
            &mut vals,
            &l3lu_handlers(),
            &write,
            &loops,
            &mut sticks,
            ContiguousTransfer::Absent,
            |_| None,
            ReceiveSource::Wire(from),
            StoreDest::Latch(latch),
        )
        .expect("a latched end cannot refuse");
        let Emitted::Chain { ops, .. } = got.emitted else {
            panic!("no implicit loops means no nest");
        };
        assert_eq!(printed(&ops), "%0 = dataflow.receive %50 : vector<8xf16>\n");
        let Written::Latched(got_latch, data) = got.written else {
            panic!("a latched end latches");
        };
        assert_eq!((got_latch, data), (latch, Val(0)));
    }

    /// 🎯 098/110 — ⛔⛔ A ROUTE THAT ENDS IN THIS UNIT'S OWN LX STILL SENDS, to the scale register
    /// (`:2535`); only `comp_ == to_unit` off the LX stores locally, and a via'd route that does that
    /// has no `to_storage` to name — `DT_CHECK(to_storage != NO_COMPONENT)` (`:2548`).
    #[test]
    fn the_source_end_sends_to_its_own_lx_and_stores_only_where_the_data_stays() {
        let lxlu = Component::Unit(DfirUnit::Lxlu);
        let l3lu = Component::Unit(DfirUnit::L3lu);
        let storage = Component::Unit(DfirUnit::L0su);
        assert_eq!(
            SrcRoute::direct(lxlu, lxlu, storage),
            SrcRoute::Sends(Component::LxluScaleReg),
        );
        assert_eq!(
            SrcRoute::direct(l3lu, l3lu, storage),
            SrcRoute::Stores(storage),
        );
        assert_eq!(SrcRoute::direct(l3lu, lxlu, storage), SrcRoute::Sends(lxlu));
        assert_eq!(SrcRoute::via(l3lu, l3lu), None);
        assert_eq!(SrcRoute::via(l3lu, lxlu), Some(SrcRoute::Sends(lxlu)));

        let core = Core::checked(0).expect("core 0");
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let mut sent_to = None;
        let sent = generate_data_transfer_for_src(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            SrcRoute::Sends(storage),
            core,
            None,
            "N",
            |_: &mut Values, _: &mut Vec<DfirOp>, dst_unit: Val| {
                sent_to = Some(dst_unit);
                Some(LoadAndSend {
                    emitted: Emitted::Chain {
                        ops: Vec::new(),
                        at: ChainPlace::Here,
                    },
                    switch: None,
                })
            },
            |_: &mut Values, _: &mut Vec<DfirOp>, _: Component| panic!("the send arm was taken"),
        );
        assert!(matches!(sent, SrcTransfer::Sent(_)));
        // The `get_unit` for wherever the data goes next, and the send spends its result.
        assert_eq!(
            ops,
            vec![DfirOp::Dataflow(dataflow::Op::GetUnit {
                result: Val(0),
                residency: Residency::CoreWide { core },
                unit: DfirUnit::L0su,
                num_folds: None,
            })],
        );
        assert_eq!(sent_to, Some(Val(0)));

        // ⛔ AND THE STORE ARM ASKS FOR NO UNIT AT ALL — it hands entry 091 the storage.
        let mut ops: Vec<DfirOp> = Vec::new();
        let mut stored_in = None;
        let stored = generate_data_transfer_for_src(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            SrcRoute::Stores(storage),
            core,
            None,
            "N",
            |_: &mut Values, _: &mut Vec<DfirOp>, _: Val| panic!("the store arm was taken"),
            |_: &mut Values, _: &mut Vec<DfirOp>, to_storage: Component| {
                stored_in = Some(to_storage);
                LoadAndStore::AtInsertionPoint(Vec::new())
            },
        );
        assert!(matches!(stored, SrcTransfer::Stored(_)));
        assert!(ops.is_empty());
        assert_eq!(stored_in, Some(storage));
    }

    // ─────────────────────────────── 102/110 ───────────────────────────────

    /// 🎯 102/110 — ⛔ EACH FORWARD SEND FOLLOWS THE STORED VALUE, NOT THIS CALL, and the pair it
    /// records names the SENDER and that forward — never this unit. ⚠️ AND `from == comp_` IS NOTHING.
    #[test]
    fn a_forwarding_destination_records_the_senders_pair_and_sends_after_the_store() {
        let ty = Vector {
            len: 8,
            elem: ElemType::F16,
        };
        let handlers = l3lu_handlers();
        let core = Core::checked(0).expect("core 0");
        let own = Val(9);
        let stored = Computed::of(Val(7), ty);
        let l3lu = Component::Unit(DfirUnit::L3lu);
        let forward_to = [
            Component::Unit(DfirUnit::L0su),
            Component::Unit(DfirUnit::Lxsu),
        ];
        let mut explored = vec![(l3lu, Component::Unit(DfirUnit::L0su))];

        let mut vals = Values::default();
        let mut ops = Vec::new();
        let dst = generate_data_transfer_for_dst(
            &mut vals,
            &mut ops,
            &handlers,
            DstFrom::direct(Component::Unit(DfirUnit::L0lu), l3lu)
                .expect("the L3 half is not this unit"),
            core,
            None,
            "N",
            own,
            &forward_to,
            &mut explored,
            |_, _, from| {
                // ⛔ THE RECEIVE HEARS THE SENDER'S OWN HANDLE, which the core-wide L3 binding answered.
                assert_eq!(from, DynLink::between(Val(50), own).ends().1);
                Some(ReceiveAndStore {
                    emitted: Emitted::Chain {
                        ops: Vec::new(),
                        at: ChainPlace::Here,
                    },
                    written: Written::Stored(stored),
                })
            },
        );

        // ⛔ THE HANDLES ARE RETRIEVED ON THE OUTER LIST; only the sends are held back.
        let created = |result, unit| {
            DfirOp::Dataflow(dataflow::Op::GetUnit {
                result,
                residency: Residency::CoreWide { core },
                unit,
                num_folds: None,
            })
        };
        assert_eq!(
            ops,
            vec![
                created(Val(0), DfirUnit::L0su),
                created(Val(1), DfirUnit::Lxsu),
            ]
        );
        let forwarded = dst.forwarded.expect("two units to forward to");
        assert_eq!(forwarded.after, Val(7));
        assert_eq!(
            forwarded.sends,
            vec![
                DfirOp::Dataflow(dataflow::Op::Send {
                    to: DynLink::between(own, Val(0)).ends().0,
                    data: Val(7),
                    ty,
                }),
                DfirOp::Dataflow(dataflow::Op::Send {
                    to: DynLink::between(own, Val(1)).ends().0,
                    data: Val(7),
                    ty,
                }),
            ]
        );
        // ⛔ A PAIR ALREADY IN THE SET STANDS, and the one added names the SENDER, not this unit.
        assert_eq!(
            explored,
            vec![
                (l3lu, Component::Unit(DfirUnit::L0su)),
                (l3lu, Component::Unit(DfirUnit::Lxsu)),
            ]
        );
        // ⚠️ `from == comp_` — this unit is the sender and there is nothing to receive.
        assert!(DstFrom::direct(l3lu, l3lu).is_none());
    }
    // ─────────────────────────────── 104/110 ───────────────────────────────

    /// 🎯 104/110 — ⛔⛔ TWO DESTINATIONS BEHIND ONE HOP ARE SENT TO ONCE (`:2762-2769`), the source
    /// reads its SCALED labeled DS as a regular tensor off the L0 lookup (`:2694-2697`), and what
    /// follows is typed by the LAST destination and never by the source (`:2780`).
    #[test]
    fn one_hop_serving_two_destinations_sends_once_and_the_last_dst_types_the_rest() {
        use std::cell::Cell;

        let comp = Component::Unit(DfirUnit::Lxlu);
        let sfp = Component::Unit(DfirUnit::Sfp);
        let vias = [
            DstVia {
                unit: Component::Unit(DfirUnit::Pe),
                storage: Component::PeLrf,
                vias: &[sfp],
                fusable_parent: None,
            },
            DstVia {
                unit: sfp,
                storage: Component::SfpLrf,
                vias: &[],
                fusable_parent: None,
            },
        ];
        let transfer = DataTransfer {
            comp,
            src_unit: comp,
            src: EndFormat::Labeled(DataType::Sen143Fp8, TensorCategory::Scaled),
            dsts: DstFormats {
                leading: &[EndFormat::Constant(DataType::Senint8)],
                last: EndFormat::Labeled(DataType::Bfloat16, TensorCategory::Scaled),
            },
            chunks: &[Elements(4), Elements(8)],
            num_chunks: 0,
            vias: &vias,
            fusable_src: None,
            core: Core::checked(0).expect("core 0"),
            corelet: None,
            uniformized: Uniformization::Enabled,
            node: "N",
            name: "T",
            view_sizes: &[],
            replication: Replication::checked(1).expect("the default factor"),
        };

        let asked = Cell::new(None);
        let sent = Cell::new(0);
        let mut vals = Values::default();
        let mut ops = Vec::new();
        let built = construct_data_transfer(
            &mut vals,
            &mut ops,
            &l3lu_handlers(),
            &transfer,
            Val(9),
            |corelet: Option<Corelet>| {
                asked.set(Some(corelet));
                vec![
                    (PrimaryDim::Out, StickCounts { steady: 2, epilogue: 2 }),
                    (PrimaryDim::In, StickCounts { steady: 3, epilogue: 3 }),
                ]
            },
            &|_: &mut Values, _: &mut Vec<DfirOp>, _: &mut ContiguousSticks, _: Val| {
                sent.set(sent.get() + 1);
                Some(LoadAndSend {
                    emitted: Emitted::Chain {
                        ops: Vec::new(),
                        at: ChainPlace::Here,
                    },
                    switch: None,
                })
            },
            &|_: &mut Values, _: &mut Vec<DfirOp>, _: Component| {
                panic!("nothing on this transfer stays on this unit")
            },
            &|_: &mut Values,
              _: &mut Vec<DfirOp>,
              _: &mut ContiguousSticks,
              _: usize,
              _: RecvEnd| { panic!("this unit is no destination of this transfer") },
        )
        .expect("both ends have a type");

        // ⛔ ONE SEND, AND ONE `get_unit` — for the hop the two destinations share.
        assert_eq!(sent.get(), 1);
        assert_eq!(built.sends.len(), 1);
        assert!(matches!(built.sends[0].at, EndPlace::Here));
        assert!(matches!(
            ops.as_slice(),
            [DfirOp::Dataflow(dataflow::Op::GetUnit {
                unit: DfirUnit::Sfp,
                ..
            })]
        ));
        // ⛔ THE SOURCE'S SCALED CATEGORY IS DROPPED, and the last destination types the rest.
        assert_eq!(
            built.src_result_ty,
            Vector {
                len: 32,
                elem: ElemType::F8E4M3Fn,
            }
        );
        assert_eq!(
            built.result_ty,
            Vector {
                len: 32,
                elem: ElemType::Bf16,
            }
        );
        // ⚠️ THE UNIFORMIZED FIX-UP ASKS CORELET 0 FOR ITS BLOCKS, never `-1`.
        assert_eq!(asked.get(), Some(Corelet::checked(0)));
        assert_eq!(
            built.sticks.whole(),
            StickCounts {
                steady: 6,
                epilogue: 6,
            }
        );
        assert!(built.dst.is_none());
        assert!(built.hops.is_empty());
    }
}
