
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_read (input port clocked by core_clock)
Endpoint: src_to_dst_data[29]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v mem_read (in)
                                         mem_read (net)
                  0.00    0.00    0.20 v input32/A (BUF_X1)
     2    5.90    0.01    0.03    0.23 v input32/Z (BUF_X1)
                                         net32 (net)
                  0.01    0.00    0.23 v _478_/A2 (NOR2_X2)
     5   10.77    0.03    0.05    0.28 ^ _478_/ZN (NOR2_X2)
                                         _152_ (net)
                  0.03    0.00    0.28 ^ _649_/A3 (OR3_X2)
     4    7.32    0.01    0.04    0.32 ^ _649_/ZN (OR3_X2)
                                         _211_ (net)
                  0.01    0.00    0.32 ^ _741_/A (CLKBUF_X3)
    10   21.07    0.02    0.05    0.36 ^ _741_/Z (CLKBUF_X3)
                                         _282_ (net)
                  0.02    0.00    0.36 ^ _742_/A2 (NOR2_X1)
     1    1.76    0.01    0.01    0.37 v _742_/ZN (NOR2_X1)
                                         _283_ (net)
                  0.01    0.00    0.37 v _745_/A (AOI221_X1)
     1    1.79    0.04    0.07    0.45 ^ _745_/ZN (AOI221_X1)
                                         _135_ (net)
                  0.04    0.00    0.45 ^ src_to_dst_data[29]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.45   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15648862719535828

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7882

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.016221046447754

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8702

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.88e-04   4.89e-05   1.30e-05   3.50e-04  59.8%
Combinational          1.40e-04   8.10e-05   1.48e-05   2.36e-04  40.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.28e-04   1.30e-04   2.78e-05   5.85e-04 100.0%
                          73.1%      22.2%       4.7%
