// Seed: 1651250616
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  logic id_5;
  assign id_0 = id_3 < 1 ? 1 : 1;
endmodule
