
fproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac34  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa8  0800adf4  0800adf4  0000bdf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b89c  0800b89c  0000d0a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b89c  0800b89c  0000c89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8a4  0800b8a4  0000d0a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8a4  0800b8a4  0000c8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8a8  0800b8a8  0000c8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  0800b8ac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001580  200000a0  0800b94c  0000d0a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001620  0800b94c  0000d620  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d0a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023a3c  00000000  00000000  0000d0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000421b  00000000  00000000  00030b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c10  00000000  00000000  00034d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015bc  00000000  00000000  00036938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f056  00000000  00000000  00037ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020f83  00000000  00000000  00066f4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011cd42  00000000  00000000  00087ecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001a4c0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008394  00000000  00000000  001a4cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001ad05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001ad0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001ad1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800addc 	.word	0x0800addc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000a4 	.word	0x200000a4
 80001fc:	0800addc 	.word	0x0800addc

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	@ 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2f>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000884:	bf24      	itt	cs
 8000886:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800088a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800088e:	d90d      	bls.n	80008ac <__aeabi_d2f+0x30>
 8000890:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000894:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000898:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800089c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008a4:	bf08      	it	eq
 80008a6:	f020 0001 	biceq.w	r0, r0, #1
 80008aa:	4770      	bx	lr
 80008ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008b0:	d121      	bne.n	80008f6 <__aeabi_d2f+0x7a>
 80008b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008b6:	bfbc      	itt	lt
 80008b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	4770      	bxlt	lr
 80008be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008c6:	f1c2 0218 	rsb	r2, r2, #24
 80008ca:	f1c2 0c20 	rsb	ip, r2, #32
 80008ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80008d2:	fa20 f002 	lsr.w	r0, r0, r2
 80008d6:	bf18      	it	ne
 80008d8:	f040 0001 	orrne.w	r0, r0, #1
 80008dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008e8:	ea40 000c 	orr.w	r0, r0, ip
 80008ec:	fa23 f302 	lsr.w	r3, r3, r2
 80008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008f4:	e7cc      	b.n	8000890 <__aeabi_d2f+0x14>
 80008f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008fa:	d107      	bne.n	800090c <__aeabi_d2f+0x90>
 80008fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000900:	bf1e      	ittt	ne
 8000902:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000906:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800090a:	4770      	bxne	lr
 800090c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000910:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000914:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <__aeabi_uldivmod>:
 800091c:	b953      	cbnz	r3, 8000934 <__aeabi_uldivmod+0x18>
 800091e:	b94a      	cbnz	r2, 8000934 <__aeabi_uldivmod+0x18>
 8000920:	2900      	cmp	r1, #0
 8000922:	bf08      	it	eq
 8000924:	2800      	cmpeq	r0, #0
 8000926:	bf1c      	itt	ne
 8000928:	f04f 31ff 	movne.w	r1, #4294967295
 800092c:	f04f 30ff 	movne.w	r0, #4294967295
 8000930:	f000 b988 	b.w	8000c44 <__aeabi_idiv0>
 8000934:	f1ad 0c08 	sub.w	ip, sp, #8
 8000938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800093c:	f000 f806 	bl	800094c <__udivmoddi4>
 8000940:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000948:	b004      	add	sp, #16
 800094a:	4770      	bx	lr

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9d08      	ldr	r5, [sp, #32]
 8000952:	468e      	mov	lr, r1
 8000954:	4604      	mov	r4, r0
 8000956:	4688      	mov	r8, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	d14a      	bne.n	80009f2 <__udivmoddi4+0xa6>
 800095c:	428a      	cmp	r2, r1
 800095e:	4617      	mov	r7, r2
 8000960:	d962      	bls.n	8000a28 <__udivmoddi4+0xdc>
 8000962:	fab2 f682 	clz	r6, r2
 8000966:	b14e      	cbz	r6, 800097c <__udivmoddi4+0x30>
 8000968:	f1c6 0320 	rsb	r3, r6, #32
 800096c:	fa01 f806 	lsl.w	r8, r1, r6
 8000970:	fa20 f303 	lsr.w	r3, r0, r3
 8000974:	40b7      	lsls	r7, r6
 8000976:	ea43 0808 	orr.w	r8, r3, r8
 800097a:	40b4      	lsls	r4, r6
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	fa1f fc87 	uxth.w	ip, r7
 8000984:	fbb8 f1fe 	udiv	r1, r8, lr
 8000988:	0c23      	lsrs	r3, r4, #16
 800098a:	fb0e 8811 	mls	r8, lr, r1, r8
 800098e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000992:	fb01 f20c 	mul.w	r2, r1, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d909      	bls.n	80009ae <__udivmoddi4+0x62>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f101 30ff 	add.w	r0, r1, #4294967295
 80009a0:	f080 80ea 	bcs.w	8000b78 <__udivmoddi4+0x22c>
 80009a4:	429a      	cmp	r2, r3
 80009a6:	f240 80e7 	bls.w	8000b78 <__udivmoddi4+0x22c>
 80009aa:	3902      	subs	r1, #2
 80009ac:	443b      	add	r3, r7
 80009ae:	1a9a      	subs	r2, r3, r2
 80009b0:	b2a3      	uxth	r3, r4
 80009b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009be:	fb00 fc0c 	mul.w	ip, r0, ip
 80009c2:	459c      	cmp	ip, r3
 80009c4:	d909      	bls.n	80009da <__udivmoddi4+0x8e>
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009cc:	f080 80d6 	bcs.w	8000b7c <__udivmoddi4+0x230>
 80009d0:	459c      	cmp	ip, r3
 80009d2:	f240 80d3 	bls.w	8000b7c <__udivmoddi4+0x230>
 80009d6:	443b      	add	r3, r7
 80009d8:	3802      	subs	r0, #2
 80009da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009de:	eba3 030c 	sub.w	r3, r3, ip
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11d      	cbz	r5, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40f3      	lsrs	r3, r6
 80009e8:	2200      	movs	r2, #0
 80009ea:	e9c5 3200 	strd	r3, r2, [r5]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d905      	bls.n	8000a02 <__udivmoddi4+0xb6>
 80009f6:	b10d      	cbz	r5, 80009fc <__udivmoddi4+0xb0>
 80009f8:	e9c5 0100 	strd	r0, r1, [r5]
 80009fc:	2100      	movs	r1, #0
 80009fe:	4608      	mov	r0, r1
 8000a00:	e7f5      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a02:	fab3 f183 	clz	r1, r3
 8000a06:	2900      	cmp	r1, #0
 8000a08:	d146      	bne.n	8000a98 <__udivmoddi4+0x14c>
 8000a0a:	4573      	cmp	r3, lr
 8000a0c:	d302      	bcc.n	8000a14 <__udivmoddi4+0xc8>
 8000a0e:	4282      	cmp	r2, r0
 8000a10:	f200 8105 	bhi.w	8000c1e <__udivmoddi4+0x2d2>
 8000a14:	1a84      	subs	r4, r0, r2
 8000a16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4690      	mov	r8, r2
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d0e5      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a22:	e9c5 4800 	strd	r4, r8, [r5]
 8000a26:	e7e2      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	f000 8090 	beq.w	8000b4e <__udivmoddi4+0x202>
 8000a2e:	fab2 f682 	clz	r6, r2
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	f040 80a4 	bne.w	8000b80 <__udivmoddi4+0x234>
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	0c03      	lsrs	r3, r0, #16
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	b280      	uxth	r0, r0
 8000a42:	b2bc      	uxth	r4, r7
 8000a44:	2101      	movs	r1, #1
 8000a46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a52:	fb04 f20c 	mul.w	r2, r4, ip
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d907      	bls.n	8000a6a <__udivmoddi4+0x11e>
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a60:	d202      	bcs.n	8000a68 <__udivmoddi4+0x11c>
 8000a62:	429a      	cmp	r2, r3
 8000a64:	f200 80e0 	bhi.w	8000c28 <__udivmoddi4+0x2dc>
 8000a68:	46c4      	mov	ip, r8
 8000a6a:	1a9b      	subs	r3, r3, r2
 8000a6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a78:	fb02 f404 	mul.w	r4, r2, r4
 8000a7c:	429c      	cmp	r4, r3
 8000a7e:	d907      	bls.n	8000a90 <__udivmoddi4+0x144>
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a86:	d202      	bcs.n	8000a8e <__udivmoddi4+0x142>
 8000a88:	429c      	cmp	r4, r3
 8000a8a:	f200 80ca 	bhi.w	8000c22 <__udivmoddi4+0x2d6>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	1b1b      	subs	r3, r3, r4
 8000a92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a96:	e7a5      	b.n	80009e4 <__udivmoddi4+0x98>
 8000a98:	f1c1 0620 	rsb	r6, r1, #32
 8000a9c:	408b      	lsls	r3, r1
 8000a9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000aa2:	431f      	orrs	r7, r3
 8000aa4:	fa0e f401 	lsl.w	r4, lr, r1
 8000aa8:	fa20 f306 	lsr.w	r3, r0, r6
 8000aac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ab0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ab4:	4323      	orrs	r3, r4
 8000ab6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aba:	fa1f fc87 	uxth.w	ip, r7
 8000abe:	fbbe f0f9 	udiv	r0, lr, r9
 8000ac2:	0c1c      	lsrs	r4, r3, #16
 8000ac4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ac8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000acc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ad0:	45a6      	cmp	lr, r4
 8000ad2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x1a0>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ade:	f080 809c 	bcs.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae2:	45a6      	cmp	lr, r4
 8000ae4:	f240 8099 	bls.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae8:	3802      	subs	r0, #2
 8000aea:	443c      	add	r4, r7
 8000aec:	eba4 040e 	sub.w	r4, r4, lr
 8000af0:	fa1f fe83 	uxth.w	lr, r3
 8000af4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000af8:	fb09 4413 	mls	r4, r9, r3, r4
 8000afc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b04:	45a4      	cmp	ip, r4
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x1ce>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b0e:	f080 8082 	bcs.w	8000c16 <__udivmoddi4+0x2ca>
 8000b12:	45a4      	cmp	ip, r4
 8000b14:	d97f      	bls.n	8000c16 <__udivmoddi4+0x2ca>
 8000b16:	3b02      	subs	r3, #2
 8000b18:	443c      	add	r4, r7
 8000b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b1e:	eba4 040c 	sub.w	r4, r4, ip
 8000b22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b26:	4564      	cmp	r4, ip
 8000b28:	4673      	mov	r3, lr
 8000b2a:	46e1      	mov	r9, ip
 8000b2c:	d362      	bcc.n	8000bf4 <__udivmoddi4+0x2a8>
 8000b2e:	d05f      	beq.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b30:	b15d      	cbz	r5, 8000b4a <__udivmoddi4+0x1fe>
 8000b32:	ebb8 0203 	subs.w	r2, r8, r3
 8000b36:	eb64 0409 	sbc.w	r4, r4, r9
 8000b3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b42:	431e      	orrs	r6, r3
 8000b44:	40cc      	lsrs	r4, r1
 8000b46:	e9c5 6400 	strd	r6, r4, [r5]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	e74f      	b.n	80009ee <__udivmoddi4+0xa2>
 8000b4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b52:	0c01      	lsrs	r1, r0, #16
 8000b54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b58:	b280      	uxth	r0, r0
 8000b5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b5e:	463b      	mov	r3, r7
 8000b60:	4638      	mov	r0, r7
 8000b62:	463c      	mov	r4, r7
 8000b64:	46b8      	mov	r8, r7
 8000b66:	46be      	mov	lr, r7
 8000b68:	2620      	movs	r6, #32
 8000b6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b6e:	eba2 0208 	sub.w	r2, r2, r8
 8000b72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b76:	e766      	b.n	8000a46 <__udivmoddi4+0xfa>
 8000b78:	4601      	mov	r1, r0
 8000b7a:	e718      	b.n	80009ae <__udivmoddi4+0x62>
 8000b7c:	4610      	mov	r0, r2
 8000b7e:	e72c      	b.n	80009da <__udivmoddi4+0x8e>
 8000b80:	f1c6 0220 	rsb	r2, r6, #32
 8000b84:	fa2e f302 	lsr.w	r3, lr, r2
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	40b1      	lsls	r1, r6
 8000b8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	430a      	orrs	r2, r1
 8000b96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b9a:	b2bc      	uxth	r4, r7
 8000b9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ba0:	0c11      	lsrs	r1, r2, #16
 8000ba2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba6:	fb08 f904 	mul.w	r9, r8, r4
 8000baa:	40b0      	lsls	r0, r6
 8000bac:	4589      	cmp	r9, r1
 8000bae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bb2:	b280      	uxth	r0, r0
 8000bb4:	d93e      	bls.n	8000c34 <__udivmoddi4+0x2e8>
 8000bb6:	1879      	adds	r1, r7, r1
 8000bb8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bbc:	d201      	bcs.n	8000bc2 <__udivmoddi4+0x276>
 8000bbe:	4589      	cmp	r9, r1
 8000bc0:	d81f      	bhi.n	8000c02 <__udivmoddi4+0x2b6>
 8000bc2:	eba1 0109 	sub.w	r1, r1, r9
 8000bc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bca:	fb09 f804 	mul.w	r8, r9, r4
 8000bce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bd2:	b292      	uxth	r2, r2
 8000bd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bd8:	4542      	cmp	r2, r8
 8000bda:	d229      	bcs.n	8000c30 <__udivmoddi4+0x2e4>
 8000bdc:	18ba      	adds	r2, r7, r2
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	d2c4      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be4:	4542      	cmp	r2, r8
 8000be6:	d2c2      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bec:	443a      	add	r2, r7
 8000bee:	e7be      	b.n	8000b6e <__udivmoddi4+0x222>
 8000bf0:	45f0      	cmp	r8, lr
 8000bf2:	d29d      	bcs.n	8000b30 <__udivmoddi4+0x1e4>
 8000bf4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bf8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bfc:	3801      	subs	r0, #1
 8000bfe:	46e1      	mov	r9, ip
 8000c00:	e796      	b.n	8000b30 <__udivmoddi4+0x1e4>
 8000c02:	eba7 0909 	sub.w	r9, r7, r9
 8000c06:	4449      	add	r1, r9
 8000c08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c10:	fb09 f804 	mul.w	r8, r9, r4
 8000c14:	e7db      	b.n	8000bce <__udivmoddi4+0x282>
 8000c16:	4673      	mov	r3, lr
 8000c18:	e77f      	b.n	8000b1a <__udivmoddi4+0x1ce>
 8000c1a:	4650      	mov	r0, sl
 8000c1c:	e766      	b.n	8000aec <__udivmoddi4+0x1a0>
 8000c1e:	4608      	mov	r0, r1
 8000c20:	e6fd      	b.n	8000a1e <__udivmoddi4+0xd2>
 8000c22:	443b      	add	r3, r7
 8000c24:	3a02      	subs	r2, #2
 8000c26:	e733      	b.n	8000a90 <__udivmoddi4+0x144>
 8000c28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c2c:	443b      	add	r3, r7
 8000c2e:	e71c      	b.n	8000a6a <__udivmoddi4+0x11e>
 8000c30:	4649      	mov	r1, r9
 8000c32:	e79c      	b.n	8000b6e <__udivmoddi4+0x222>
 8000c34:	eba1 0109 	sub.w	r1, r1, r9
 8000c38:	46c4      	mov	ip, r8
 8000c3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c3e:	fb09 f804 	mul.w	r8, r9, r4
 8000c42:	e7c4      	b.n	8000bce <__udivmoddi4+0x282>

08000c44 <__aeabi_idiv0>:
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <stop_playback_if_running>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void stop_playback_if_running(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4804      	ldr	r0, [pc, #16]	@ (8000c60 <stop_playback_if_running+0x18>)
 8000c50:	f002 fba4 	bl	800339c <HAL_DAC_Stop_DMA>
  HAL_TIM_Base_Stop(&htim2);
 8000c54:	4803      	ldr	r0, [pc, #12]	@ (8000c64 <stop_playback_if_running+0x1c>)
 8000c56:	f007 fb57 	bl	8008308 <HAL_TIM_Base_Stop>
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	200000bc 	.word	0x200000bc
 8000c64:	200002c0 	.word	0x200002c0

08000c68 <start_note_circular>:

// Build one full-period sine buffer and start circular DMA playback
static void start_note_circular(float freq_hz, uint16_t *buf, uint32_t *len) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08c      	sub	sp, #48	@ 0x30
 8000c6c:	af02      	add	r7, sp, #8
 8000c6e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000c72:	60b8      	str	r0, [r7, #8]
 8000c74:	6079      	str	r1, [r7, #4]
  float samples_per_period_f = FS_HZ / freq_hz;
 8000c76:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8000d88 <start_note_circular+0x120>
 8000c7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c82:	edc7 7a06 	vstr	s15, [r7, #24]
  uint32_t samples = (uint32_t)(samples_per_period_f + 0.5f);
 8000c86:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c8a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000c8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c96:	ee17 3a90 	vmov	r3, s15
 8000c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples < 16) samples = 16;
 8000c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9e:	2b0f      	cmp	r3, #15
 8000ca0:	d801      	bhi.n	8000ca6 <start_note_circular+0x3e>
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples > NOTE_MAX_SAMPLES) samples = NOTE_MAX_SAMPLES;
 8000ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cac:	d902      	bls.n	8000cb4 <start_note_circular+0x4c>
 8000cae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24

  for (uint32_t i = 0; i < samples; i++) {
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	623b      	str	r3, [r7, #32]
 8000cb8:	e045      	b.n	8000d46 <start_note_circular+0xde>
    float ph = 2.0f * M_PI * ((float)i / (float)samples);
 8000cba:	6a3b      	ldr	r3, [r7, #32]
 8000cbc:	ee07 3a90 	vmov	s15, r3
 8000cc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc6:	ee07 3a90 	vmov	s15, r3
 8000cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000cd2:	ee16 0a90 	vmov	r0, s13
 8000cd6:	f7ff fd79 	bl	80007cc <__aeabi_f2d>
 8000cda:	a329      	add	r3, pc, #164	@ (adr r3, 8000d80 <start_note_circular+0x118>)
 8000cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce0:	f7ff fae6 	bl	80002b0 <__aeabi_dmul>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	4610      	mov	r0, r2
 8000cea:	4619      	mov	r1, r3
 8000cec:	f7ff fdc6 	bl	800087c <__aeabi_d2f>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	617b      	str	r3, [r7, #20]
    float s  = arm_sin_f32(ph);
 8000cf4:	ed97 0a05 	vldr	s0, [r7, #20]
 8000cf8:	f008 fe12 	bl	8009920 <arm_sin_f32>
 8000cfc:	ed87 0a04 	vstr	s0, [r7, #16]
    int32_t v = DAC_MID + (int32_t)(DAC_AMP * s);
 8000d00:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d04:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000d8c <start_note_circular+0x124>
 8000d08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d10:	ee17 3a90 	vmov	r3, s15
 8000d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000d18:	61fb      	str	r3, [r7, #28]
    if (v < 0) v = 0;
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	da01      	bge.n	8000d24 <start_note_circular+0xbc>
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
    if (v > 4095) v = 4095;
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d2a:	db02      	blt.n	8000d32 <start_note_circular+0xca>
 8000d2c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000d30:	61fb      	str	r3, [r7, #28]
    buf[i] = (uint16_t)v;
 8000d32:	6a3b      	ldr	r3, [r7, #32]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	4413      	add	r3, r2
 8000d3a:	69fa      	ldr	r2, [r7, #28]
 8000d3c:	b292      	uxth	r2, r2
 8000d3e:	801a      	strh	r2, [r3, #0]
  for (uint32_t i = 0; i < samples; i++) {
 8000d40:	6a3b      	ldr	r3, [r7, #32]
 8000d42:	3301      	adds	r3, #1
 8000d44:	623b      	str	r3, [r7, #32]
 8000d46:	6a3a      	ldr	r2, [r7, #32]
 8000d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d3b5      	bcc.n	8000cba <start_note_circular+0x52>
  }

  *len = samples;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d52:	601a      	str	r2, [r3, #0]
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000d54:	2100      	movs	r1, #0
 8000d56:	480e      	ldr	r0, [pc, #56]	@ (8000d90 <start_note_circular+0x128>)
 8000d58:	f002 fb20 	bl	800339c <HAL_DAC_Stop_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)buf, *len, DAC_ALIGN_12B_R);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2200      	movs	r2, #0
 8000d62:	9200      	str	r2, [sp, #0]
 8000d64:	68ba      	ldr	r2, [r7, #8]
 8000d66:	2100      	movs	r1, #0
 8000d68:	4809      	ldr	r0, [pc, #36]	@ (8000d90 <start_note_circular+0x128>)
 8000d6a:	f002 fa4b 	bl	8003204 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 8000d6e:	4809      	ldr	r0, [pc, #36]	@ (8000d94 <start_note_circular+0x12c>)
 8000d70:	f007 fa62 	bl	8008238 <HAL_TIM_Base_Start>
}
 8000d74:	bf00      	nop
 8000d76:	3728      	adds	r7, #40	@ 0x28
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	f3af 8000 	nop.w
 8000d80:	54442d18 	.word	0x54442d18
 8000d84:	401921fb 	.word	0x401921fb
 8000d88:	467a0000 	.word	0x467a0000
 8000d8c:	44fa0000 	.word	0x44fa0000
 8000d90:	200000bc 	.word	0x200000bc
 8000d94:	200002c0 	.word	0x200002c0

08000d98 <play_start_sequence>:

static void play_start_sequence(void) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
  const float freqs[3] = {400.0f, 500.0f, 800.0f};
 8000d9e:	4a14      	ldr	r2, [pc, #80]	@ (8000df0 <play_start_sequence+0x58>)
 8000da0:	463b      	mov	r3, r7
 8000da2:	ca07      	ldmia	r2, {r0, r1, r2}
 8000da4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8000da8:	2300      	movs	r3, #0
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	e017      	b.n	8000dde <play_start_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	3310      	adds	r3, #16
 8000db4:	443b      	add	r3, r7
 8000db6:	3b10      	subs	r3, #16
 8000db8:	edd3 7a00 	vldr	s15, [r3]
 8000dbc:	490d      	ldr	r1, [pc, #52]	@ (8000df4 <play_start_sequence+0x5c>)
 8000dbe:	480e      	ldr	r0, [pc, #56]	@ (8000df8 <play_start_sequence+0x60>)
 8000dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc4:	f7ff ff50 	bl	8000c68 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8000dc8:	20fa      	movs	r0, #250	@ 0xfa
 8000dca:	f002 f8c3 	bl	8002f54 <HAL_Delay>
    stop_playback_if_running();
 8000dce:	f7ff ff3b 	bl	8000c48 <stop_playback_if_running>
    HAL_Delay(100);
 8000dd2:	2064      	movs	r0, #100	@ 0x64
 8000dd4:	f002 f8be 	bl	8002f54 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	dde4      	ble.n	8000dae <play_start_sequence+0x16>
  }
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	0800adf4 	.word	0x0800adf4
 8000df4:	20000ba4 	.word	0x20000ba4
 8000df8:	200003a4 	.word	0x200003a4

08000dfc <play_end_sequence>:

static void play_end_sequence(void) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
  const float freqs[3] = {700.0f, 500.0f, 300.0f};
 8000e02:	4a14      	ldr	r2, [pc, #80]	@ (8000e54 <play_end_sequence+0x58>)
 8000e04:	463b      	mov	r3, r7
 8000e06:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e08:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	e017      	b.n	8000e42 <play_end_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	3310      	adds	r3, #16
 8000e18:	443b      	add	r3, r7
 8000e1a:	3b10      	subs	r3, #16
 8000e1c:	edd3 7a00 	vldr	s15, [r3]
 8000e20:	490d      	ldr	r1, [pc, #52]	@ (8000e58 <play_end_sequence+0x5c>)
 8000e22:	480e      	ldr	r0, [pc, #56]	@ (8000e5c <play_end_sequence+0x60>)
 8000e24:	eeb0 0a67 	vmov.f32	s0, s15
 8000e28:	f7ff ff1e 	bl	8000c68 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8000e2c:	20fa      	movs	r0, #250	@ 0xfa
 8000e2e:	f002 f891 	bl	8002f54 <HAL_Delay>
    stop_playback_if_running();
 8000e32:	f7ff ff09 	bl	8000c48 <stop_playback_if_running>
    HAL_Delay(100);
 8000e36:	2064      	movs	r0, #100	@ 0x64
 8000e38:	f002 f88c 	bl	8002f54 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	dde4      	ble.n	8000e12 <play_end_sequence+0x16>
  }
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	0800ae00 	.word	0x0800ae00
 8000e58:	20000ba4 	.word	0x20000ba4
 8000e5c:	200003a4 	.word	0x200003a4

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b5b0      	push	{r4, r5, r7, lr}
 8000e62:	b0c4      	sub	sp, #272	@ 0x110
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e66:	f002 f801 	bl	8002e6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6a:	f000 fa0b 	bl	8001284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e6e:	f000 fc55 	bl	800171c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e72:	f000 fc21 	bl	80016b8 <MX_DMA_Init>
  MX_DAC1_Init();
 8000e76:	f000 fa57 	bl	8001328 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000e7a:	f000 fb83 	bl	8001584 <MX_TIM2_Init>
  MX_I2C2_Init();
 8000e7e:	f000 faed 	bl	800145c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000e82:	f000 fbcd 	bl	8001620 <MX_USART1_UART_Init>
  MX_DFSDM1_Init();
 8000e86:	f000 fa83 	bl	8001390 <MX_DFSDM1_Init>
  MX_OCTOSPI1_Init();
 8000e8a:	f000 fb27 	bl	80014dc <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 8000e8e:	f000 fe99 	bl	8001bc4 <BSP_ACCELERO_Init>
  BSP_QSPI_Init();
 8000e92:	f000 feef 	bl	8001c74 <BSP_QSPI_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch (g_state) {
 8000e96:	4ba5      	ldr	r3, [pc, #660]	@ (800112c <main+0x2cc>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b05      	cmp	r3, #5
 8000e9c:	d8fb      	bhi.n	8000e96 <main+0x36>
 8000e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8000ea4 <main+0x44>)
 8000ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea4:	08000ebd 	.word	0x08000ebd
 8000ea8:	08000eeb 	.word	0x08000eeb
 8000eac:	08000f55 	.word	0x08000f55
 8000eb0:	08000fa1 	.word	0x08000fa1
 8000eb4:	08001215 	.word	0x08001215
 8000eb8:	08001257 	.word	0x08001257
	  	  case GAME_AWAKE:
	  		// DISPLAY RULES OF THE GAME
	  		  char msg[256]; snprintf(msg,sizeof(msg),
 8000ebc:	463b      	mov	r3, r7
 8000ebe:	4a9c      	ldr	r2, [pc, #624]	@ (8001130 <main+0x2d0>)
 8000ec0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f008 fe9f 	bl	8009c08 <sniprintf>
	  				  "\r\n--- Reflex Game ---\r\n"
	  				  "Rules:\r\n" "- 30 cues (3 sounds + 1 LED)\r\n"
	  				  "- When LED lights -> press button\r\n"
	  				  "- When game starts, listen for 3 countdown tones\r\n"
	  				  "- Score printed at end.\r\n\r\n" );
	  		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff f997 	bl	8000200 <strlen>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	4639      	mov	r1, r7
 8000ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8000edc:	4895      	ldr	r0, [pc, #596]	@ (8001134 <main+0x2d4>)
 8000ede:	f007 fe73 	bl	8008bc8 <HAL_UART_Transmit>
	  		  g_state = GAME_IDLE;
 8000ee2:	4b92      	ldr	r3, [pc, #584]	@ (800112c <main+0x2cc>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	701a      	strb	r2, [r3, #0]
	  		  break;
 8000ee8:	e1ba      	b.n	8001260 <main+0x400>
	  	  case GAME_IDLE:
	  	    HAL_Delay(100);
 8000eea:	2064      	movs	r0, #100	@ 0x64
 8000eec:	f002 f832 	bl	8002f54 <HAL_Delay>

	  	    // Prepare new random sequence when entering idle
	  	    static uint8_t initialized = 0;
	  	    if (!initialized) {
 8000ef0:	4b91      	ldr	r3, [pc, #580]	@ (8001138 <main+0x2d8>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d108      	bne.n	8000f0a <main+0xaa>
	  	    	srand(HAL_GetTick());  // seed RNG once per boot
 8000ef8:	f002 f820 	bl	8002f3c <HAL_GetTick>
 8000efc:	4603      	mov	r3, r0
 8000efe:	4618      	mov	r0, r3
 8000f00:	f008 fd54 	bl	80099ac <srand>
	  	    	initialized = 1;
 8000f04:	4b8c      	ldr	r3, [pc, #560]	@ (8001138 <main+0x2d8>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	701a      	strb	r2, [r3, #0]
	  	    }

	  	    for (int i = 0; i < NUM_CUES; i++) {
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000f10:	e01b      	b.n	8000f4a <main+0xea>
	  	    	cueList[i] = rand() % 4;   // 03 inclusive
 8000f12:	f008 fd79 	bl	8009a08 <rand>
 8000f16:	4603      	mov	r3, r0
 8000f18:	425a      	negs	r2, r3
 8000f1a:	f003 0303 	and.w	r3, r3, #3
 8000f1e:	f002 0203 	and.w	r2, r2, #3
 8000f22:	bf58      	it	pl
 8000f24:	4253      	negpl	r3, r2
 8000f26:	b2d9      	uxtb	r1, r3
 8000f28:	4a84      	ldr	r2, [pc, #528]	@ (800113c <main+0x2dc>)
 8000f2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f2e:	4413      	add	r3, r2
 8000f30:	460a      	mov	r2, r1
 8000f32:	701a      	strb	r2, [r3, #0]
	  	    	cueResults[i] = 0;
 8000f34:	4a82      	ldr	r2, [pc, #520]	@ (8001140 <main+0x2e0>)
 8000f36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f3a:	4413      	add	r3, r2
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	701a      	strb	r2, [r3, #0]
	  	    for (int i = 0; i < NUM_CUES; i++) {
 8000f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f44:	3301      	adds	r3, #1
 8000f46:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000f4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f4e:	2b1d      	cmp	r3, #29
 8000f50:	dddf      	ble.n	8000f12 <main+0xb2>
	  	    }
	  	    break;
 8000f52:	e185      	b.n	8001260 <main+0x400>
	  	  case GAME_STARTING:
              char m[64] = "Game start!\r\n";
 8000f54:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f58:	f5a3 7588 	sub.w	r5, r3, #272	@ 0x110
 8000f5c:	4a79      	ldr	r2, [pc, #484]	@ (8001144 <main+0x2e4>)
 8000f5e:	462b      	mov	r3, r5
 8000f60:	4614      	mov	r4, r2
 8000f62:	6820      	ldr	r0, [r4, #0]
 8000f64:	6861      	ldr	r1, [r4, #4]
 8000f66:	68a2      	ldr	r2, [r4, #8]
 8000f68:	c307      	stmia	r3!, {r0, r1, r2}
 8000f6a:	89a2      	ldrh	r2, [r4, #12]
 8000f6c:	801a      	strh	r2, [r3, #0]
 8000f6e:	f105 030e 	add.w	r3, r5, #14
 8000f72:	2232      	movs	r2, #50	@ 0x32
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f008 fee1 	bl	8009d3e <memset>
              HAL_UART_Transmit(&huart1, (uint8_t*)m, strlen(m), HAL_MAX_DELAY);
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff f93e 	bl	8000200 <strlen>
 8000f84:	4603      	mov	r3, r0
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	4639      	mov	r1, r7
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8e:	4869      	ldr	r0, [pc, #420]	@ (8001134 <main+0x2d4>)
 8000f90:	f007 fe1a 	bl	8008bc8 <HAL_UART_Transmit>

              play_start_sequence();
 8000f94:	f7ff ff00 	bl	8000d98 <play_start_sequence>
              g_state = GAME_ON;
 8000f98:	4b64      	ldr	r3, [pc, #400]	@ (800112c <main+0x2cc>)
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	701a      	strb	r2, [r3, #0]
	  		  break;
 8000f9e:	e15f      	b.n	8001260 <main+0x400>
	  	case GAME_ON:
	  	{
	  	    char msg[64];
	  	    uint32_t score = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	  	    for (int i = 0; i < NUM_CUES; i++) {
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000fac:	e116      	b.n	80011dc <main+0x37c>
	  	        playerResponded = 0;
 8000fae:	4b66      	ldr	r3, [pc, #408]	@ (8001148 <main+0x2e8>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
	  	        playerFail = 0;
 8000fb4:	4b65      	ldr	r3, [pc, #404]	@ (800114c <main+0x2ec>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]

	  	        // --- Present cue ---
				  currentCue = cueList[i];
 8000fba:	4a60      	ldr	r2, [pc, #384]	@ (800113c <main+0x2dc>)
 8000fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000fc0:	4413      	add	r3, r2
 8000fc2:	781a      	ldrb	r2, [r3, #0]
 8000fc4:	4b62      	ldr	r3, [pc, #392]	@ (8001150 <main+0x2f0>)
 8000fc6:	701a      	strb	r2, [r3, #0]
				  switch (currentCue) {
 8000fc8:	4b61      	ldr	r3, [pc, #388]	@ (8001150 <main+0x2f0>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d82f      	bhi.n	8001032 <main+0x1d2>
 8000fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd8 <main+0x178>)
 8000fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd8:	08000fe9 	.word	0x08000fe9
 8000fdc:	08000ff7 	.word	0x08000ff7
 8000fe0:	08001005 	.word	0x08001005
 8000fe4:	08001025 	.word	0x08001025
					  case CUE_SOUND1: start_note_circular(600.0f, noteBuf, &noteLen); break;
 8000fe8:	495a      	ldr	r1, [pc, #360]	@ (8001154 <main+0x2f4>)
 8000fea:	485b      	ldr	r0, [pc, #364]	@ (8001158 <main+0x2f8>)
 8000fec:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 800115c <main+0x2fc>
 8000ff0:	f7ff fe3a 	bl	8000c68 <start_note_circular>
 8000ff4:	e01d      	b.n	8001032 <main+0x1d2>
					  case CUE_SOUND2: start_note_circular(1000.0f, noteBuf, &noteLen); break;
 8000ff6:	4957      	ldr	r1, [pc, #348]	@ (8001154 <main+0x2f4>)
 8000ff8:	4857      	ldr	r0, [pc, #348]	@ (8001158 <main+0x2f8>)
 8000ffa:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8001160 <main+0x300>
 8000ffe:	f7ff fe33 	bl	8000c68 <start_note_circular>
 8001002:	e016      	b.n	8001032 <main+0x1d2>
					  case CUE_SOUND3:
						  start_note_circular(800.0f, noteBuf, &noteLen);
 8001004:	4953      	ldr	r1, [pc, #332]	@ (8001154 <main+0x2f4>)
 8001006:	4854      	ldr	r0, [pc, #336]	@ (8001158 <main+0x2f8>)
 8001008:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 8001164 <main+0x304>
 800100c:	f7ff fe2c 	bl	8000c68 <start_note_circular>
						  micLoud = 0;
 8001010:	4b55      	ldr	r3, [pc, #340]	@ (8001168 <main+0x308>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
						  HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, micBuffer, NSAMPLES);
 8001016:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800101a:	4954      	ldr	r1, [pc, #336]	@ (800116c <main+0x30c>)
 800101c:	4854      	ldr	r0, [pc, #336]	@ (8001170 <main+0x310>)
 800101e:	f002 fdd7 	bl	8003bd0 <HAL_DFSDM_FilterRegularStart_DMA>
						  break;
 8001022:	e006      	b.n	8001032 <main+0x1d2>
					  case CUE_LED:
						  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800102a:	4852      	ldr	r0, [pc, #328]	@ (8001174 <main+0x314>)
 800102c:	f003 fcf6 	bl	8004a1c <HAL_GPIO_WritePin>
						  break;
 8001030:	bf00      	nop
				  }


	  	        // --- Wait for reaction window ---
	  	        uint32_t start = HAL_GetTick();
 8001032:	f001 ff83 	bl	8002f3c <HAL_GetTick>
 8001036:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
	  	        while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 800103a:	e054      	b.n	80010e6 <main+0x286>
	  	            if (playerResponded || playerFail) {
 800103c:	4b42      	ldr	r3, [pc, #264]	@ (8001148 <main+0x2e8>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d14e      	bne.n	80010e4 <main+0x284>
 8001046:	4b41      	ldr	r3, [pc, #260]	@ (800114c <main+0x2ec>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b00      	cmp	r3, #0
 800104e:	d149      	bne.n	80010e4 <main+0x284>
	  	            	continue;
	  	            }
	  	        	if (currentCue == CUE_SOUND1 || currentCue == CUE_SOUND2) {
 8001050:	4b3f      	ldr	r3, [pc, #252]	@ (8001150 <main+0x2f0>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b00      	cmp	r3, #0
 8001058:	d004      	beq.n	8001064 <main+0x204>
 800105a:	4b3d      	ldr	r3, [pc, #244]	@ (8001150 <main+0x2f0>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b01      	cmp	r3, #1
 8001062:	d131      	bne.n	80010c8 <main+0x268>
	  	        		// poll I2C
	  	        		BSP_ACCELERO_AccGetXYZ((int16_t*)accel_data);
 8001064:	4844      	ldr	r0, [pc, #272]	@ (8001178 <main+0x318>)
 8001066:	f000 fded 	bl	8001c44 <BSP_ACCELERO_AccGetXYZ>
	  	        		HAL_Delay(5);
 800106a:	2005      	movs	r0, #5
 800106c:	f001 ff72 	bl	8002f54 <HAL_Delay>
	  	        		if (currentCue == CUE_SOUND1) {
 8001070:	4b37      	ldr	r3, [pc, #220]	@ (8001150 <main+0x2f0>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2b00      	cmp	r3, #0
 8001078:	d113      	bne.n	80010a2 <main+0x242>
	  	        			if (accel_data[0] > 500) {
 800107a:	4b3f      	ldr	r3, [pc, #252]	@ (8001178 <main+0x318>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	b21b      	sxth	r3, r3
 8001080:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001084:	dd03      	ble.n	800108e <main+0x22e>
	  	        				playerResponded = 1;
 8001086:	4b30      	ldr	r3, [pc, #192]	@ (8001148 <main+0x2e8>)
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
 800108c:	e01c      	b.n	80010c8 <main+0x268>
	  	        			}
	  	        			else if (accel_data[0] < -500) {
 800108e:	4b3a      	ldr	r3, [pc, #232]	@ (8001178 <main+0x318>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	b21b      	sxth	r3, r3
 8001094:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 8001098:	da16      	bge.n	80010c8 <main+0x268>
	  	        				playerFail = 1;
 800109a:	4b2c      	ldr	r3, [pc, #176]	@ (800114c <main+0x2ec>)
 800109c:	2201      	movs	r2, #1
 800109e:	701a      	strb	r2, [r3, #0]
 80010a0:	e012      	b.n	80010c8 <main+0x268>
	  	        			}
	  	        		} else {
	  	        			if (accel_data[0] < -500) {
 80010a2:	4b35      	ldr	r3, [pc, #212]	@ (8001178 <main+0x318>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	b21b      	sxth	r3, r3
 80010a8:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 80010ac:	da03      	bge.n	80010b6 <main+0x256>
	  	        				playerResponded = 1;
 80010ae:	4b26      	ldr	r3, [pc, #152]	@ (8001148 <main+0x2e8>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	701a      	strb	r2, [r3, #0]
 80010b4:	e008      	b.n	80010c8 <main+0x268>
	  	        			}
	  	        			else if (accel_data[0] > 500) {
 80010b6:	4b30      	ldr	r3, [pc, #192]	@ (8001178 <main+0x318>)
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80010c0:	dd02      	ble.n	80010c8 <main+0x268>
	  	        				playerFail = 1;
 80010c2:	4b22      	ldr	r3, [pc, #136]	@ (800114c <main+0x2ec>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	701a      	strb	r2, [r3, #0]
	  	        			}
	  	        		}
	  	        	}
	  	        	// microphone cue
	  	        	if (currentCue == CUE_SOUND3) {
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <main+0x2f0>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d109      	bne.n	80010e6 <main+0x286>
	  	        		if (micLoud)
 80010d2:	4b25      	ldr	r3, [pc, #148]	@ (8001168 <main+0x308>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d004      	beq.n	80010e6 <main+0x286>
	  	        		{
	  	        			playerResponded = 1;
 80010dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <main+0x2e8>)
 80010de:	2201      	movs	r2, #1
 80010e0:	701a      	strb	r2, [r3, #0]
 80010e2:	e000      	b.n	80010e6 <main+0x286>
	  	            	continue;
 80010e4:	bf00      	nop
	  	        while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 80010e6:	f001 ff29 	bl	8002f3c <HAL_GetTick>
 80010ea:	4602      	mov	r2, r0
 80010ec:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80010f6:	d3a1      	bcc.n	800103c <main+0x1dc>
	  	        		}
	  	        	}
	  	        }

	  	        // --- Evaluate result ---
	  	        if (playerResponded) {
 80010f8:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <main+0x2e8>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d03e      	beq.n	8001180 <main+0x320>
	  	            cueResults[i] = 1;
 8001102:	4a0f      	ldr	r2, [pc, #60]	@ (8001140 <main+0x2e0>)
 8001104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001108:	4413      	add	r3, r2
 800110a:	2201      	movs	r2, #1
 800110c:	701a      	strb	r2, [r3, #0]
	  	            score++;
 800110e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001112:	3301      	adds	r3, #1
 8001114:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	  	            sprintf(msg, "Cue %02d: PASS\r\n", i+1);
 8001118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800111c:	1c5a      	adds	r2, r3, #1
 800111e:	463b      	mov	r3, r7
 8001120:	4916      	ldr	r1, [pc, #88]	@ (800117c <main+0x31c>)
 8001122:	4618      	mov	r0, r3
 8001124:	f008 fda6 	bl	8009c74 <siprintf>
 8001128:	e038      	b.n	800119c <main+0x33c>
 800112a:	bf00      	nop
 800112c:	200003a0 	.word	0x200003a0
 8001130:	0800ae0c 	.word	0x0800ae0c
 8001134:	2000030c 	.word	0x2000030c
 8001138:	200013f0 	.word	0x200013f0
 800113c:	20000ba8 	.word	0x20000ba8
 8001140:	20000bc8 	.word	0x20000bc8
 8001144:	0800af00 	.word	0x0800af00
 8001148:	20000be6 	.word	0x20000be6
 800114c:	20000be7 	.word	0x20000be7
 8001150:	20000000 	.word	0x20000000
 8001154:	20000ba4 	.word	0x20000ba4
 8001158:	200003a4 	.word	0x200003a4
 800115c:	44160000 	.word	0x44160000
 8001160:	447a0000 	.word	0x447a0000
 8001164:	44480000 	.word	0x44480000
 8001168:	20000bee 	.word	0x20000bee
 800116c:	20000bf0 	.word	0x20000bf0
 8001170:	20000130 	.word	0x20000130
 8001174:	48000400 	.word	0x48000400
 8001178:	20000be8 	.word	0x20000be8
 800117c:	0800aebc 	.word	0x0800aebc
	  	        } else {
	  	            cueResults[i] = 0;
 8001180:	4a38      	ldr	r2, [pc, #224]	@ (8001264 <main+0x404>)
 8001182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001186:	4413      	add	r3, r2
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
	  	            sprintf(msg, "Cue %02d: MISS\r\n", i+1);
 800118c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	463b      	mov	r3, r7
 8001194:	4934      	ldr	r1, [pc, #208]	@ (8001268 <main+0x408>)
 8001196:	4618      	mov	r0, r3
 8001198:	f008 fd6c 	bl	8009c74 <siprintf>
	  	        }
	  	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800119c:	463b      	mov	r3, r7
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f82e 	bl	8000200 <strlen>
 80011a4:	4603      	mov	r3, r0
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	4639      	mov	r1, r7
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295
 80011ae:	482f      	ldr	r0, [pc, #188]	@ (800126c <main+0x40c>)
 80011b0:	f007 fd0a 	bl	8008bc8 <HAL_UART_Transmit>

	  	        // --- Cleanup ---
	  	        stop_playback_if_running();
 80011b4:	f7ff fd48 	bl	8000c48 <stop_playback_if_running>
	  	        // stop microphone recording if this cue used it
	  	        HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 80011b8:	482d      	ldr	r0, [pc, #180]	@ (8001270 <main+0x410>)
 80011ba:	f002 fd8b 	bl	8003cd4 <HAL_DFSDM_FilterRegularStop_DMA>
	  	        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011c4:	482b      	ldr	r0, [pc, #172]	@ (8001274 <main+0x414>)
 80011c6:	f003 fc29 	bl	8004a1c <HAL_GPIO_WritePin>
	  	        HAL_Delay(300); // small gap before next cue
 80011ca:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80011ce:	f001 fec1 	bl	8002f54 <HAL_Delay>
	  	    for (int i = 0; i < NUM_CUES; i++) {
 80011d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80011d6:	3301      	adds	r3, #1
 80011d8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80011dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80011e0:	2b1d      	cmp	r3, #29
 80011e2:	f77f aee4 	ble.w	8000fae <main+0x14e>
	  	    }

	  	    // --- Game summary ---
	  	    sprintf(msg, "\r\nFinal score: %lu / %d\r\n", score, NUM_CUES);
 80011e6:	4638      	mov	r0, r7
 80011e8:	231e      	movs	r3, #30
 80011ea:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 80011ee:	4922      	ldr	r1, [pc, #136]	@ (8001278 <main+0x418>)
 80011f0:	f008 fd40 	bl	8009c74 <siprintf>
	  	    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80011f4:	463b      	mov	r3, r7
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f802 	bl	8000200 <strlen>
 80011fc:	4603      	mov	r3, r0
 80011fe:	b29a      	uxth	r2, r3
 8001200:	4639      	mov	r1, r7
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	4819      	ldr	r0, [pc, #100]	@ (800126c <main+0x40c>)
 8001208:	f007 fcde 	bl	8008bc8 <HAL_UART_Transmit>

	  	    g_state = GAME_ENDING;
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <main+0x41c>)
 800120e:	2204      	movs	r2, #4
 8001210:	701a      	strb	r2, [r3, #0]
	  	    break;
 8001212:	e025      	b.n	8001260 <main+0x400>
	  	}
	  	  case GAME_ENDING:

	  		  play_end_sequence();
 8001214:	f7ff fdf2 	bl	8000dfc <play_end_sequence>
	  		  char msg2[] = "Game ended!\r\n\r\nPress button to restart.\r\n";
 8001218:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800121c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001220:	4a17      	ldr	r2, [pc, #92]	@ (8001280 <main+0x420>)
 8001222:	461c      	mov	r4, r3
 8001224:	4615      	mov	r5, r2
 8001226:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001228:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800122a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800122c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800122e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001232:	c403      	stmia	r4!, {r0, r1}
 8001234:	8022      	strh	r2, [r4, #0]
	  		  HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 8001236:	463b      	mov	r3, r7
 8001238:	4618      	mov	r0, r3
 800123a:	f7fe ffe1 	bl	8000200 <strlen>
 800123e:	4603      	mov	r3, r0
 8001240:	b29a      	uxth	r2, r3
 8001242:	4639      	mov	r1, r7
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
 8001248:	4808      	ldr	r0, [pc, #32]	@ (800126c <main+0x40c>)
 800124a:	f007 fcbd 	bl	8008bc8 <HAL_UART_Transmit>
	  		  g_state = GAME_DONE;
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <main+0x41c>)
 8001250:	2205      	movs	r2, #5
 8001252:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001254:	e004      	b.n	8001260 <main+0x400>
	  	  case GAME_DONE:
	  		  HAL_Delay(1);
 8001256:	2001      	movs	r0, #1
 8001258:	f001 fe7c 	bl	8002f54 <HAL_Delay>
	  		  break;
 800125c:	bf00      	nop
 800125e:	e61a      	b.n	8000e96 <main+0x36>
	  switch (g_state) {
 8001260:	e619      	b.n	8000e96 <main+0x36>
 8001262:	bf00      	nop
 8001264:	20000bc8 	.word	0x20000bc8
 8001268:	0800aed0 	.word	0x0800aed0
 800126c:	2000030c 	.word	0x2000030c
 8001270:	20000130 	.word	0x20000130
 8001274:	48000400 	.word	0x48000400
 8001278:	0800aee4 	.word	0x0800aee4
 800127c:	200003a0 	.word	0x200003a0
 8001280:	0800af10 	.word	0x0800af10

08001284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b096      	sub	sp, #88	@ 0x58
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	2244      	movs	r2, #68	@ 0x44
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f008 fd53 	bl	8009d3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	463b      	mov	r3, r7
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80012a6:	2000      	movs	r0, #0
 80012a8:	f005 fada 	bl	8006860 <HAL_PWREx_ControlVoltageScaling>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80012b2:	f000 fb31 	bl	8001918 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80012b6:	2310      	movs	r3, #16
 80012b8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012ba:	2301      	movs	r3, #1
 80012bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012c2:	2360      	movs	r3, #96	@ 0x60
 80012c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c6:	2302      	movs	r3, #2
 80012c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012ca:	2301      	movs	r3, #1
 80012cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012ce:	2301      	movs	r3, #1
 80012d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80012d2:	233c      	movs	r3, #60	@ 0x3c
 80012d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012d6:	2302      	movs	r3, #2
 80012d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012da:	2302      	movs	r3, #2
 80012dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012de:	2302      	movs	r3, #2
 80012e0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	4618      	mov	r0, r3
 80012e8:	f005 fb5e 	bl	80069a8 <HAL_RCC_OscConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012f2:	f000 fb11 	bl	8001918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f6:	230f      	movs	r3, #15
 80012f8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fa:	2303      	movs	r3, #3
 80012fc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800130a:	463b      	mov	r3, r7
 800130c:	2105      	movs	r1, #5
 800130e:	4618      	mov	r0, r3
 8001310:	f005 ff64 	bl	80071dc <HAL_RCC_ClockConfig>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800131a:	f000 fafd 	bl	8001918 <Error_Handler>
  }
}
 800131e:	bf00      	nop
 8001320:	3758      	adds	r7, #88	@ 0x58
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	@ 0x28
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800132e:	463b      	mov	r3, r7
 8001330:	2228      	movs	r2, #40	@ 0x28
 8001332:	2100      	movs	r1, #0
 8001334:	4618      	mov	r0, r3
 8001336:	f008 fd02 	bl	8009d3e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800133a:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <MX_DAC1_Init+0x60>)
 800133c:	4a13      	ldr	r2, [pc, #76]	@ (800138c <MX_DAC1_Init+0x64>)
 800133e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001340:	4811      	ldr	r0, [pc, #68]	@ (8001388 <MX_DAC1_Init+0x60>)
 8001342:	f001 ff3c 	bl	80031be <HAL_DAC_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800134c:	f000 fae4 	bl	8001918 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001354:	230a      	movs	r3, #10
 8001356:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001358:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800135c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001362:	2300      	movs	r3, #0
 8001364:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800136a:	463b      	mov	r3, r7
 800136c:	2200      	movs	r2, #0
 800136e:	4619      	mov	r1, r3
 8001370:	4805      	ldr	r0, [pc, #20]	@ (8001388 <MX_DAC1_Init+0x60>)
 8001372:	f002 f877 	bl	8003464 <HAL_DAC_ConfigChannel>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 800137c:	f000 facc 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001380:	bf00      	nop
 8001382:	3728      	adds	r7, #40	@ 0x28
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	200000bc 	.word	0x200000bc
 800138c:	40007400 	.word	0x40007400

08001390 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8001394:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 8001396:	4a2d      	ldr	r2, [pc, #180]	@ (800144c <MX_DFSDM1_Init+0xbc>)
 8001398:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800139a:	4b2b      	ldr	r3, [pc, #172]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 800139c:	2200      	movs	r2, #0
 800139e:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80013a0:	4b29      	ldr	r3, [pc, #164]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80013a6:	4b28      	ldr	r3, [pc, #160]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80013ac:	4b26      	ldr	r3, [pc, #152]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 80013ae:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80013b2:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 80013b4:	4b24      	ldr	r3, [pc, #144]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 80013b6:	2240      	movs	r2, #64	@ 0x40
 80013b8:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80013ba:	4b23      	ldr	r3, [pc, #140]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 80013bc:	2201      	movs	r2, #1
 80013be:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80013c0:	4821      	ldr	r0, [pc, #132]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 80013c2:	f002 fae5 	bl	8003990 <HAL_DFSDM_FilterInit>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 80013cc:	f000 faa4 	bl	8001918 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80013d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013d2:	4a20      	ldr	r2, [pc, #128]	@ (8001454 <MX_DFSDM1_Init+0xc4>)
 80013d4:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80013d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013d8:	2201      	movs	r2, #1
 80013da:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80013dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 117;
 80013e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013e4:	2275      	movs	r2, #117	@ 0x75
 80013e6:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80013e8:	4b19      	ldr	r3, [pc, #100]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80013ee:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80013f4:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80013fa:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001400:	4b13      	ldr	r3, [pc, #76]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 8001402:	2204      	movs	r2, #4
 8001404:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 800140c:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 800140e:	2201      	movs	r2, #1
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 8001414:	2200      	movs	r2, #0
 8001416:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 800141a:	2200      	movs	r2, #0
 800141c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800141e:	480c      	ldr	r0, [pc, #48]	@ (8001450 <MX_DFSDM1_Init+0xc0>)
 8001420:	f002 f9f6 	bl	8003810 <HAL_DFSDM_ChannelInit>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 800142a:	f000 fa75 	bl	8001918 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800142e:	2201      	movs	r2, #1
 8001430:	4909      	ldr	r1, [pc, #36]	@ (8001458 <MX_DFSDM1_Init+0xc8>)
 8001432:	4805      	ldr	r0, [pc, #20]	@ (8001448 <MX_DFSDM1_Init+0xb8>)
 8001434:	f002 fb86 	bl	8003b44 <HAL_DFSDM_FilterConfigRegChannel>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 800143e:	f000 fa6b 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000130 	.word	0x20000130
 800144c:	40016100 	.word	0x40016100
 8001450:	20000184 	.word	0x20000184
 8001454:	40016040 	.word	0x40016040
 8001458:	00020004 	.word	0x00020004

0800145c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001460:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <MX_I2C2_Init+0x74>)
 8001462:	4a1c      	ldr	r2, [pc, #112]	@ (80014d4 <MX_I2C2_Init+0x78>)
 8001464:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8001466:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <MX_I2C2_Init+0x74>)
 8001468:	4a1b      	ldr	r2, [pc, #108]	@ (80014d8 <MX_I2C2_Init+0x7c>)
 800146a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800146c:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <MX_I2C2_Init+0x74>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001472:	4b17      	ldr	r3, [pc, #92]	@ (80014d0 <MX_I2C2_Init+0x74>)
 8001474:	2201      	movs	r2, #1
 8001476:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001478:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <MX_I2C2_Init+0x74>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800147e:	4b14      	ldr	r3, [pc, #80]	@ (80014d0 <MX_I2C2_Init+0x74>)
 8001480:	2200      	movs	r2, #0
 8001482:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001484:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <MX_I2C2_Init+0x74>)
 8001486:	2200      	movs	r2, #0
 8001488:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800148a:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <MX_I2C2_Init+0x74>)
 800148c:	2200      	movs	r2, #0
 800148e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001490:	4b0f      	ldr	r3, [pc, #60]	@ (80014d0 <MX_I2C2_Init+0x74>)
 8001492:	2200      	movs	r2, #0
 8001494:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001496:	480e      	ldr	r0, [pc, #56]	@ (80014d0 <MX_I2C2_Init+0x74>)
 8001498:	f003 faf0 	bl	8004a7c <HAL_I2C_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80014a2:	f000 fa39 	bl	8001918 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014a6:	2100      	movs	r1, #0
 80014a8:	4809      	ldr	r0, [pc, #36]	@ (80014d0 <MX_I2C2_Init+0x74>)
 80014aa:	f004 f8a1 	bl	80055f0 <HAL_I2CEx_ConfigAnalogFilter>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80014b4:	f000 fa30 	bl	8001918 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80014b8:	2100      	movs	r1, #0
 80014ba:	4805      	ldr	r0, [pc, #20]	@ (80014d0 <MX_I2C2_Init+0x74>)
 80014bc:	f004 f8e3 	bl	8005686 <HAL_I2CEx_ConfigDigitalFilter>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80014c6:	f000 fa27 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	2000021c 	.word	0x2000021c
 80014d4:	40005800 	.word	0x40005800
 80014d8:	30a175ab 	.word	0x30a175ab

080014dc <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80014f0:	4b22      	ldr	r3, [pc, #136]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 80014f2:	4a23      	ldr	r2, [pc, #140]	@ (8001580 <MX_OCTOSPI1_Init+0xa4>)
 80014f4:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80014f6:	4b21      	ldr	r3, [pc, #132]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80014fc:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8001502:	4b1e      	ldr	r3, [pc, #120]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001508:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 800150a:	2220      	movs	r2, #32
 800150c:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001510:	2201      	movs	r2, #1
 8001512:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001514:	4b19      	ldr	r3, [pc, #100]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001516:	2200      	movs	r2, #0
 8001518:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800151a:	4b18      	ldr	r3, [pc, #96]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 800151c:	2200      	movs	r2, #0
 800151e:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001520:	4b16      	ldr	r3, [pc, #88]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001522:	2201      	movs	r2, #1
 8001524:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001528:	2200      	movs	r2, #0
 800152a:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 800152e:	2200      	movs	r2, #0
 8001530:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001532:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001534:	2200      	movs	r2, #0
 8001536:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 800153a:	2208      	movs	r2, #8
 800153c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 800153e:	480f      	ldr	r0, [pc, #60]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001540:	f004 f8ee 	bl	8005720 <HAL_OSPI_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_OCTOSPI1_Init+0x72>
  {
    Error_Handler();
 800154a:	f000 f9e5 	bl	8001918 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 800154e:	2301      	movs	r3, #1
 8001550:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001552:	2301      	movs	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001556:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800155a:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001562:	4619      	mov	r1, r3
 8001564:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_OCTOSPI1_Init+0xa0>)
 8001566:	f004 fbd9 	bl	8005d1c <HAL_OSPIM_Config>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_OCTOSPI1_Init+0x98>
  {
    Error_Handler();
 8001570:	f000 f9d2 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000270 	.word	0x20000270
 8001580:	a0001000 	.word	0xa0001000

08001584 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <MX_TIM2_Init+0x98>)
 80015a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015aa:	4b1c      	ldr	r3, [pc, #112]	@ (800161c <MX_TIM2_Init+0x98>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b0:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <MX_TIM2_Init+0x98>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7487;
 80015b6:	4b19      	ldr	r3, [pc, #100]	@ (800161c <MX_TIM2_Init+0x98>)
 80015b8:	f641 523f 	movw	r2, #7487	@ 0x1d3f
 80015bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015be:	4b17      	ldr	r3, [pc, #92]	@ (800161c <MX_TIM2_Init+0x98>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c4:	4b15      	ldr	r3, [pc, #84]	@ (800161c <MX_TIM2_Init+0x98>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015ca:	4814      	ldr	r0, [pc, #80]	@ (800161c <MX_TIM2_Init+0x98>)
 80015cc:	f006 fddc 	bl	8008188 <HAL_TIM_Base_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80015d6:	f000 f99f 	bl	8001918 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	4619      	mov	r1, r3
 80015e6:	480d      	ldr	r0, [pc, #52]	@ (800161c <MX_TIM2_Init+0x98>)
 80015e8:	f006 ffbc 	bl	8008564 <HAL_TIM_ConfigClockSource>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80015f2:	f000 f991 	bl	8001918 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015f6:	2320      	movs	r3, #32
 80015f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	@ (800161c <MX_TIM2_Init+0x98>)
 8001604:	f007 f9ea 	bl	80089dc <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800160e:	f000 f983 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	3720      	adds	r7, #32
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200002c0 	.word	0x200002c0

08001620 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001624:	4b22      	ldr	r3, [pc, #136]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 8001626:	4a23      	ldr	r2, [pc, #140]	@ (80016b4 <MX_USART1_UART_Init+0x94>)
 8001628:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800162a:	4b21      	ldr	r3, [pc, #132]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800162c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001630:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001632:	4b1f      	ldr	r3, [pc, #124]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001638:	4b1d      	ldr	r3, [pc, #116]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800163a:	2200      	movs	r2, #0
 800163c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800163e:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001644:	4b1a      	ldr	r3, [pc, #104]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 8001646:	220c      	movs	r2, #12
 8001648:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800164a:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800164c:	2200      	movs	r2, #0
 800164e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001650:	4b17      	ldr	r3, [pc, #92]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 8001652:	2200      	movs	r2, #0
 8001654:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001656:	4b16      	ldr	r3, [pc, #88]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 8001658:	2200      	movs	r2, #0
 800165a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800165e:	2200      	movs	r2, #0
 8001660:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001662:	4b13      	ldr	r3, [pc, #76]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 8001664:	2200      	movs	r2, #0
 8001666:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001668:	4811      	ldr	r0, [pc, #68]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800166a:	f007 fa5d 	bl	8008b28 <HAL_UART_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001674:	f000 f950 	bl	8001918 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001678:	2100      	movs	r1, #0
 800167a:	480d      	ldr	r0, [pc, #52]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800167c:	f008 f886 	bl	800978c <HAL_UARTEx_SetTxFifoThreshold>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001686:	f000 f947 	bl	8001918 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800168a:	2100      	movs	r1, #0
 800168c:	4808      	ldr	r0, [pc, #32]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800168e:	f008 f8bb 	bl	8009808 <HAL_UARTEx_SetRxFifoThreshold>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001698:	f000 f93e 	bl	8001918 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800169c:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <MX_USART1_UART_Init+0x90>)
 800169e:	f008 f83c 	bl	800971a <HAL_UARTEx_DisableFifoMode>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80016a8:	f000 f936 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	2000030c 	.word	0x2000030c
 80016b4:	40013800 	.word	0x40013800

080016b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016be:	4b16      	ldr	r3, [pc, #88]	@ (8001718 <MX_DMA_Init+0x60>)
 80016c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016c2:	4a15      	ldr	r2, [pc, #84]	@ (8001718 <MX_DMA_Init+0x60>)
 80016c4:	f043 0304 	orr.w	r3, r3, #4
 80016c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <MX_DMA_Init+0x60>)
 80016cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <MX_DMA_Init+0x60>)
 80016d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016da:	4a0f      	ldr	r2, [pc, #60]	@ (8001718 <MX_DMA_Init+0x60>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80016e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <MX_DMA_Init+0x60>)
 80016e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	603b      	str	r3, [r7, #0]
 80016ec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2100      	movs	r1, #0
 80016f2:	200b      	movs	r0, #11
 80016f4:	f001 fd2d 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016f8:	200b      	movs	r0, #11
 80016fa:	f001 fd46 	bl	800318a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2100      	movs	r1, #0
 8001702:	200c      	movs	r0, #12
 8001704:	f001 fd25 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001708:	200c      	movs	r0, #12
 800170a:	f001 fd3e 	bl	800318a <HAL_NVIC_EnableIRQ>

}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40021000 	.word	0x40021000

0800171c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001732:	4b2f      	ldr	r3, [pc, #188]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001736:	4a2e      	ldr	r2, [pc, #184]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001738:	f043 0304 	orr.w	r3, r3, #4
 800173c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800173e:	4b2c      	ldr	r3, [pc, #176]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	f003 0304 	and.w	r3, r3, #4
 8001746:	613b      	str	r3, [r7, #16]
 8001748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174a:	4b29      	ldr	r3, [pc, #164]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	4a28      	ldr	r2, [pc, #160]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001756:	4b26      	ldr	r3, [pc, #152]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001762:	4b23      	ldr	r3, [pc, #140]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	4a22      	ldr	r2, [pc, #136]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176e:	4b20      	ldr	r3, [pc, #128]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800177a:	4b1d      	ldr	r3, [pc, #116]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	4a1c      	ldr	r2, [pc, #112]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001780:	f043 0310 	orr.w	r3, r3, #16
 8001784:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001786:	4b1a      	ldr	r3, [pc, #104]	@ (80017f0 <MX_GPIO_Init+0xd4>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	f003 0310 	and.w	r3, r3, #16
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001798:	4816      	ldr	r0, [pc, #88]	@ (80017f4 <MX_GPIO_Init+0xd8>)
 800179a:	f003 f93f 	bl	8004a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800179e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	4619      	mov	r1, r3
 80017b4:	4810      	ldr	r0, [pc, #64]	@ (80017f8 <MX_GPIO_Init+0xdc>)
 80017b6:	f002 fead 	bl	8004514 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80017ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	2301      	movs	r3, #1
 80017c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	4808      	ldr	r0, [pc, #32]	@ (80017f4 <MX_GPIO_Init+0xd8>)
 80017d4:	f002 fe9e 	bl	8004514 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	2100      	movs	r1, #0
 80017dc:	2028      	movs	r0, #40	@ 0x28
 80017de:	f001 fcb8 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017e2:	2028      	movs	r0, #40	@ 0x28
 80017e4:	f001 fcd1 	bl	800318a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017e8:	bf00      	nop
 80017ea:	3728      	adds	r7, #40	@ 0x28
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40021000 	.word	0x40021000
 80017f4:	48000400 	.word	0x48000400
 80017f8:	48000800 	.word	0x48000800

080017fc <HAL_DFSDM_FilterRegConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hfilter)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
    // Scan for loud event
    micLoud = 0;
 8001804:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <HAL_DFSDM_FilterRegConvCpltCallback+0x58>)
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < NSAMPLES; i++)
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	e016      	b.n	800183e <HAL_DFSDM_FilterRegConvCpltCallback+0x42>
    {
        int32_t s = micBuffer[i] >> 8;  // top 24-bit
 8001810:	4a11      	ldr	r2, [pc, #68]	@ (8001858 <HAL_DFSDM_FilterRegConvCpltCallback+0x5c>)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001818:	121b      	asrs	r3, r3, #8
 800181a:	60bb      	str	r3, [r7, #8]
        if (s < 0) s = -s;              // absolute amplitude
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	2b00      	cmp	r3, #0
 8001820:	da02      	bge.n	8001828 <HAL_DFSDM_FilterRegConvCpltCallback+0x2c>
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	425b      	negs	r3, r3
 8001826:	60bb      	str	r3, [r7, #8]

        if (s > MIC_THRESHOLD)
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	4a0c      	ldr	r2, [pc, #48]	@ (800185c <HAL_DFSDM_FilterRegConvCpltCallback+0x60>)
 800182c:	4293      	cmp	r3, r2
 800182e:	dd03      	ble.n	8001838 <HAL_DFSDM_FilterRegConvCpltCallback+0x3c>
        {
            micLoud = 1;
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <HAL_DFSDM_FilterRegConvCpltCallback+0x58>)
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]
            break;
 8001836:	e007      	b.n	8001848 <HAL_DFSDM_FilterRegConvCpltCallback+0x4c>
    for (uint32_t i = 0; i < NSAMPLES; i++)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	3301      	adds	r3, #1
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001844:	d3e4      	bcc.n	8001810 <HAL_DFSDM_FilterRegConvCpltCallback+0x14>
        }
    }
}
 8001846:	bf00      	nop
 8001848:	bf00      	nop
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	20000bee 	.word	0x20000bee
 8001858:	20000bf0 	.word	0x20000bf0
 800185c:	000186a0 	.word	0x000186a0

08001860 <HAL_GPIO_EXTI_Callback>:
// Called automatically on button interrupt (PC13 -> EXTI15_10)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_Pin)  // confirm it was our button
 800186a:	88fb      	ldrh	r3, [r7, #6]
 800186c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001870:	d141      	bne.n	80018f6 <HAL_GPIO_EXTI_Callback+0x96>
    {
        static uint32_t last_press = 0;
        uint32_t now = HAL_GetTick();
 8001872:	f001 fb63 	bl	8002f3c <HAL_GetTick>
 8001876:	6178      	str	r0, [r7, #20]
        if (now - last_press < 250) return; // debounce
 8001878:	4b20      	ldr	r3, [pc, #128]	@ (80018fc <HAL_GPIO_EXTI_Callback+0x9c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2bf9      	cmp	r3, #249	@ 0xf9
 8001882:	d937      	bls.n	80018f4 <HAL_GPIO_EXTI_Callback+0x94>
        last_press = now;
 8001884:	4a1d      	ldr	r2, [pc, #116]	@ (80018fc <HAL_GPIO_EXTI_Callback+0x9c>)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	6013      	str	r3, [r2, #0]

        char msg2[] = "BPRESS\r\n";
 800188a:	4a1d      	ldr	r2, [pc, #116]	@ (8001900 <HAL_GPIO_EXTI_Callback+0xa0>)
 800188c:	f107 0308 	add.w	r3, r7, #8
 8001890:	ca07      	ldmia	r2, {r0, r1, r2}
 8001892:	c303      	stmia	r3!, {r0, r1}
 8001894:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 8001896:	f107 0308 	add.w	r3, r7, #8
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fcb0 	bl	8000200 <strlen>
 80018a0:	4603      	mov	r3, r0
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	f107 0108 	add.w	r1, r7, #8
 80018a8:	f04f 33ff 	mov.w	r3, #4294967295
 80018ac:	4815      	ldr	r0, [pc, #84]	@ (8001904 <HAL_GPIO_EXTI_Callback+0xa4>)
 80018ae:	f007 f98b 	bl	8008bc8 <HAL_UART_Transmit>

        if (g_state == GAME_IDLE) {
 80018b2:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <HAL_GPIO_EXTI_Callback+0xa8>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d103      	bne.n	80018c2 <HAL_GPIO_EXTI_Callback+0x62>
        	g_state = GAME_STARTING;
 80018ba:	4b13      	ldr	r3, [pc, #76]	@ (8001908 <HAL_GPIO_EXTI_Callback+0xa8>)
 80018bc:	2202      	movs	r2, #2
 80018be:	701a      	strb	r2, [r3, #0]
 80018c0:	e019      	b.n	80018f6 <HAL_GPIO_EXTI_Callback+0x96>
        }
        else if ( g_state == GAME_ON) {
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <HAL_GPIO_EXTI_Callback+0xa8>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	2b03      	cmp	r3, #3
 80018c8:	d10c      	bne.n	80018e4 <HAL_GPIO_EXTI_Callback+0x84>
        	if (currentCue == CUE_LED) {
 80018ca:	4b10      	ldr	r3, [pc, #64]	@ (800190c <HAL_GPIO_EXTI_Callback+0xac>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	d103      	bne.n	80018dc <HAL_GPIO_EXTI_Callback+0x7c>
        		playerResponded  = 1;
 80018d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <HAL_GPIO_EXTI_Callback+0xb0>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	701a      	strb	r2, [r3, #0]
 80018da:	e00c      	b.n	80018f6 <HAL_GPIO_EXTI_Callback+0x96>
        	} else {
        		playerFail = 1;
 80018dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001914 <HAL_GPIO_EXTI_Callback+0xb4>)
 80018de:	2201      	movs	r2, #1
 80018e0:	701a      	strb	r2, [r3, #0]
 80018e2:	e008      	b.n	80018f6 <HAL_GPIO_EXTI_Callback+0x96>
        	}
        }
        else if (g_state == GAME_DONE) {
 80018e4:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <HAL_GPIO_EXTI_Callback+0xa8>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b05      	cmp	r3, #5
 80018ea:	d104      	bne.n	80018f6 <HAL_GPIO_EXTI_Callback+0x96>
        	g_state = GAME_STARTING; // restart game (play notes and print "game start")
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <HAL_GPIO_EXTI_Callback+0xa8>)
 80018ee:	2202      	movs	r2, #2
 80018f0:	701a      	strb	r2, [r3, #0]
 80018f2:	e000      	b.n	80018f6 <HAL_GPIO_EXTI_Callback+0x96>
        if (now - last_press < 250) return; // debounce
 80018f4:	bf00      	nop
        }

    }
}
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	200013f4 	.word	0x200013f4
 8001900:	0800af3c 	.word	0x0800af3c
 8001904:	2000030c 	.word	0x2000030c
 8001908:	200003a0 	.word	0x200003a0
 800190c:	20000000 	.word	0x20000000
 8001910:	20000be6 	.word	0x20000be6
 8001914:	20000be7 	.word	0x20000be7

08001918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800191c:	b672      	cpsid	i
}
 800191e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <Error_Handler+0x8>

08001924 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	@ 0x28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800192c:	4b27      	ldr	r3, [pc, #156]	@ (80019cc <I2Cx_MspInit+0xa8>)
 800192e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001930:	4a26      	ldr	r2, [pc, #152]	@ (80019cc <I2Cx_MspInit+0xa8>)
 8001932:	f043 0302 	orr.w	r3, r3, #2
 8001936:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001938:	4b24      	ldr	r3, [pc, #144]	@ (80019cc <I2Cx_MspInit+0xa8>)
 800193a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001944:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001948:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800194a:	2312      	movs	r3, #18
 800194c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800194e:	2301      	movs	r3, #1
 8001950:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001952:	2303      	movs	r3, #3
 8001954:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001956:	2304      	movs	r3, #4
 8001958:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	481b      	ldr	r0, [pc, #108]	@ (80019d0 <I2Cx_MspInit+0xac>)
 8001962:	f002 fdd7 	bl	8004514 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4619      	mov	r1, r3
 800196c:	4818      	ldr	r0, [pc, #96]	@ (80019d0 <I2Cx_MspInit+0xac>)
 800196e:	f002 fdd1 	bl	8004514 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001972:	4b16      	ldr	r3, [pc, #88]	@ (80019cc <I2Cx_MspInit+0xa8>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	4a15      	ldr	r2, [pc, #84]	@ (80019cc <I2Cx_MspInit+0xa8>)
 8001978:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800197c:	6593      	str	r3, [r2, #88]	@ 0x58
 800197e:	4b13      	ldr	r3, [pc, #76]	@ (80019cc <I2Cx_MspInit+0xa8>)
 8001980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <I2Cx_MspInit+0xa8>)
 800198c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800198e:	4a0f      	ldr	r2, [pc, #60]	@ (80019cc <I2Cx_MspInit+0xa8>)
 8001990:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001994:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001996:	4b0d      	ldr	r3, [pc, #52]	@ (80019cc <I2Cx_MspInit+0xa8>)
 8001998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800199a:	4a0c      	ldr	r2, [pc, #48]	@ (80019cc <I2Cx_MspInit+0xa8>)
 800199c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80019a0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	210f      	movs	r1, #15
 80019a6:	2021      	movs	r0, #33	@ 0x21
 80019a8:	f001 fbd3 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80019ac:	2021      	movs	r0, #33	@ 0x21
 80019ae:	f001 fbec 	bl	800318a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	210f      	movs	r1, #15
 80019b6:	2022      	movs	r0, #34	@ 0x22
 80019b8:	f001 fbcb 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80019bc:	2022      	movs	r0, #34	@ 0x22
 80019be:	f001 fbe4 	bl	800318a <HAL_NVIC_EnableIRQ>
}
 80019c2:	bf00      	nop
 80019c4:	3728      	adds	r7, #40	@ 0x28
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
 80019d0:	48000400 	.word	0x48000400

080019d4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4a12      	ldr	r2, [pc, #72]	@ (8001a28 <I2Cx_Init+0x54>)
 80019e0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a11      	ldr	r2, [pc, #68]	@ (8001a2c <I2Cx_Init+0x58>)
 80019e6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2201      	movs	r2, #1
 80019f2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7ff ff89 	bl	8001924 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f003 f832 	bl	8004a7c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001a18:	2100      	movs	r1, #0
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f003 fde8 	bl	80055f0 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40005800 	.word	0x40005800
 8001a2c:	00702681 	.word	0x00702681

08001a30 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	@ 0x28
 8001a34:	af04      	add	r7, sp, #16
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	4608      	mov	r0, r1
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4603      	mov	r3, r0
 8001a40:	72fb      	strb	r3, [r7, #11]
 8001a42:	460b      	mov	r3, r1
 8001a44:	813b      	strh	r3, [r7, #8]
 8001a46:	4613      	mov	r3, r2
 8001a48:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001a4e:	7afb      	ldrb	r3, [r7, #11]
 8001a50:	b299      	uxth	r1, r3
 8001a52:	88f8      	ldrh	r0, [r7, #6]
 8001a54:	893a      	ldrh	r2, [r7, #8]
 8001a56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a5a:	9302      	str	r3, [sp, #8]
 8001a5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a5e:	9301      	str	r3, [sp, #4]
 8001a60:	6a3b      	ldr	r3, [r7, #32]
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	4603      	mov	r3, r0
 8001a66:	68f8      	ldr	r0, [r7, #12]
 8001a68:	f003 f9e6 	bl	8004e38 <HAL_I2C_Mem_Read>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001a70:	7dfb      	ldrb	r3, [r7, #23]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d004      	beq.n	8001a80 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001a76:	7afb      	ldrb	r3, [r7, #11]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	68f8      	ldr	r0, [r7, #12]
 8001a7c:	f000 f832 	bl	8001ae4 <I2Cx_Error>
  }
  return status;
 8001a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b08a      	sub	sp, #40	@ 0x28
 8001a8e:	af04      	add	r7, sp, #16
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	4608      	mov	r0, r1
 8001a94:	4611      	mov	r1, r2
 8001a96:	461a      	mov	r2, r3
 8001a98:	4603      	mov	r3, r0
 8001a9a:	72fb      	strb	r3, [r7, #11]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	813b      	strh	r3, [r7, #8]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001aa8:	7afb      	ldrb	r3, [r7, #11]
 8001aaa:	b299      	uxth	r1, r3
 8001aac:	88f8      	ldrh	r0, [r7, #6]
 8001aae:	893a      	ldrh	r2, [r7, #8]
 8001ab0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	4603      	mov	r3, r0
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f003 f8a5 	bl	8004c10 <HAL_I2C_Mem_Write>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001aca:	7dfb      	ldrb	r3, [r7, #23]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d004      	beq.n	8001ada <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001ad0:	7afb      	ldrb	r3, [r7, #11]
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f000 f805 	bl	8001ae4 <I2Cx_Error>
  }
  return status;
 8001ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f003 f85e 	bl	8004bb2 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ff6c 	bl	80019d4 <I2Cx_Init>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001b08:	4802      	ldr	r0, [pc, #8]	@ (8001b14 <SENSOR_IO_Init+0x10>)
 8001b0a:	f7ff ff63 	bl	80019d4 <I2Cx_Init>
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200013f8 	.word	0x200013f8

08001b18 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
 8001b22:	460b      	mov	r3, r1
 8001b24:	71bb      	strb	r3, [r7, #6]
 8001b26:	4613      	mov	r3, r2
 8001b28:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001b2a:	79bb      	ldrb	r3, [r7, #6]
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	79f9      	ldrb	r1, [r7, #7]
 8001b30:	2301      	movs	r3, #1
 8001b32:	9301      	str	r3, [sp, #4]
 8001b34:	1d7b      	adds	r3, r7, #5
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	2301      	movs	r3, #1
 8001b3a:	4803      	ldr	r0, [pc, #12]	@ (8001b48 <SENSOR_IO_Write+0x30>)
 8001b3c:	f7ff ffa5 	bl	8001a8a <I2Cx_WriteMultiple>
}
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200013f8 	.word	0x200013f8

08001b4c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	4603      	mov	r3, r0
 8001b54:	460a      	mov	r2, r1
 8001b56:	71fb      	strb	r3, [r7, #7]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001b60:	79bb      	ldrb	r3, [r7, #6]
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	79f9      	ldrb	r1, [r7, #7]
 8001b66:	2301      	movs	r3, #1
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	f107 030f 	add.w	r3, r7, #15
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	2301      	movs	r3, #1
 8001b72:	4804      	ldr	r0, [pc, #16]	@ (8001b84 <SENSOR_IO_Read+0x38>)
 8001b74:	f7ff ff5c 	bl	8001a30 <I2Cx_ReadMultiple>

  return read_value;
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200013f8 	.word	0x200013f8

08001b88 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af02      	add	r7, sp, #8
 8001b8e:	603a      	str	r2, [r7, #0]
 8001b90:	461a      	mov	r2, r3
 8001b92:	4603      	mov	r3, r0
 8001b94:	71fb      	strb	r3, [r7, #7]
 8001b96:	460b      	mov	r3, r1
 8001b98:	71bb      	strb	r3, [r7, #6]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001b9e:	79bb      	ldrb	r3, [r7, #6]
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	79f9      	ldrb	r1, [r7, #7]
 8001ba4:	88bb      	ldrh	r3, [r7, #4]
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	2301      	movs	r3, #1
 8001bae:	4804      	ldr	r0, [pc, #16]	@ (8001bc0 <SENSOR_IO_ReadMultiple+0x38>)
 8001bb0:	f7ff ff3e 	bl	8001a30 <I2Cx_ReadMultiple>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200013f8 	.word	0x200013f8

08001bc4 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c3c <BSP_ACCELERO_Init+0x78>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	4798      	blx	r3
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b6a      	cmp	r3, #106	@ 0x6a
 8001bdc:	d002      	beq.n	8001be4 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	73fb      	strb	r3, [r7, #15]
 8001be2:	e025      	b.n	8001c30 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001be4:	4b16      	ldr	r3, [pc, #88]	@ (8001c40 <BSP_ACCELERO_Init+0x7c>)
 8001be6:	4a15      	ldr	r2, [pc, #84]	@ (8001c3c <BSP_ACCELERO_Init+0x78>)
 8001be8:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8001bea:	2330      	movs	r3, #48	@ 0x30
 8001bec:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001bf6:	2340      	movs	r3, #64	@ 0x40
 8001bf8:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001c02:	797a      	ldrb	r2, [r7, #5]
 8001c04:	7abb      	ldrb	r3, [r7, #10]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001c0c:	7a3b      	ldrb	r3, [r7, #8]
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	021b      	lsls	r3, r3, #8
 8001c18:	b21a      	sxth	r2, r3
 8001c1a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	b21b      	sxth	r3, r3
 8001c22:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001c24:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <BSP_ACCELERO_Init+0x7c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	89ba      	ldrh	r2, [r7, #12]
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	4798      	blx	r3
  }  

  return ret;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	2000144c 	.word	0x2000144c

08001c44 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8001c4c:	4b08      	ldr	r3, [pc, #32]	@ (8001c70 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d009      	beq.n	8001c68 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d004      	beq.n	8001c68 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001c5e:	4b04      	ldr	r3, [pc, #16]	@ (8001c70 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	4798      	blx	r3
    }
  }
}
 8001c68:	bf00      	nop
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	2000144c 	.word	0x2000144c

08001c74 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8001c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001c7c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d6c <BSP_QSPI_Init+0xf8>)
 8001c7e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001c80:	4839      	ldr	r0, [pc, #228]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001c82:	f003 fdf7 	bl	8005874 <HAL_OSPI_DeInit>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e067      	b.n	8001d60 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001c90:	f000 f86e 	bl	8001d70 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001c94:	4b34      	ldr	r3, [pc, #208]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001c96:	2204      	movs	r2, #4
 8001c98:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8001c9a:	4b33      	ldr	r3, [pc, #204]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001ca0:	4b31      	ldr	r3, [pc, #196]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001ca2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001ca6:	60da      	str	r2, [r3, #12]
 8001ca8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001cac:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	fa93 f3a3 	rbit	r3, r3
 8001cb4:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001cc0:	2320      	movs	r3, #32
 8001cc2:	e003      	b.n	8001ccc <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	fab3 f383 	clz	r3, r3
 8001cca:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001cd0:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8001cd2:	4b25      	ldr	r3, [pc, #148]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001cd8:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001cde:	4b22      	ldr	r3, [pc, #136]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001ce4:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001cea:	4b1f      	ldr	r3, [pc, #124]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8001cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001d04:	4818      	ldr	r0, [pc, #96]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001d06:	f003 fd0b 	bl	8005720 <HAL_OSPI_Init>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e025      	b.n	8001d60 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8001d14:	4814      	ldr	r0, [pc, #80]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001d16:	f000 f86b 	bl	8001df0 <QSPI_ResetMemory>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8001d20:	2304      	movs	r3, #4
 8001d22:	e01d      	b.n	8001d60 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001d24:	2101      	movs	r1, #1
 8001d26:	4810      	ldr	r0, [pc, #64]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001d28:	f000 f950 	bl	8001fcc <QSPI_QuadMode>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e014      	b.n	8001d60 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001d36:	2101      	movs	r1, #1
 8001d38:	480b      	ldr	r0, [pc, #44]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001d3a:	f000 f9f3 	bl	8002124 <QSPI_HighPerfMode>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e00b      	b.n	8001d60 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8001d48:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001d4e:	4806      	ldr	r0, [pc, #24]	@ (8001d68 <BSP_QSPI_Init+0xf4>)
 8001d50:	f003 fce6 	bl	8005720 <HAL_OSPI_Init>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e000      	b.n	8001d60 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20001450 	.word	0x20001450
 8001d6c:	a0001000 	.word	0xa0001000

08001d70 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001d76:	4b1c      	ldr	r3, [pc, #112]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001d78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d7a:	4a1b      	ldr	r2, [pc, #108]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001d7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d80:	6513      	str	r3, [r2, #80]	@ 0x50
 8001d82:	4b19      	ldr	r3, [pc, #100]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001d8e:	4b16      	ldr	r3, [pc, #88]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	4a15      	ldr	r2, [pc, #84]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001d94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d98:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001d9a:	4b13      	ldr	r3, [pc, #76]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	4a12      	ldr	r2, [pc, #72]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001da0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001da4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001da6:	4b10      	ldr	r3, [pc, #64]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	4a0f      	ldr	r2, [pc, #60]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001dac:	f043 0310 	orr.w	r3, r3, #16
 8001db0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db2:	4b0d      	ldr	r3, [pc, #52]	@ (8001de8 <BSP_QSPI_MspInit+0x78>)
 8001db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db6:	f003 0310 	and.w	r3, r3, #16
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001dbe:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001dc2:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001dd0:	230a      	movs	r3, #10
 8001dd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd4:	f107 030c 	add.w	r3, r7, #12
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4804      	ldr	r0, [pc, #16]	@ (8001dec <BSP_QSPI_MspInit+0x7c>)
 8001ddc:	f002 fb9a 	bl	8004514 <HAL_GPIO_Init>
}
 8001de0:	bf00      	nop
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000
 8001dec:	48001000 	.word	0x48001000

08001df0 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b096      	sub	sp, #88	@ 0x58
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001e00:	2366      	movs	r3, #102	@ 0x66
 8001e02:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e04:	2301      	movs	r3, #1
 8001e06:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e20:	2300      	movs	r3, #0
 8001e22:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e24:	2300      	movs	r3, #0
 8001e26:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e28:	f107 0308 	add.w	r3, r7, #8
 8001e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e30:	4619      	mov	r1, r3
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f003 fd45 	bl	80058c2 <HAL_OSPI_Command>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e019      	b.n	8001e76 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001e42:	2399      	movs	r3, #153	@ 0x99
 8001e44:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e46:	f107 0308 	add.w	r3, r7, #8
 8001e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4e:	4619      	mov	r1, r3
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f003 fd36 	bl	80058c2 <HAL_OSPI_Command>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e00a      	b.n	8001e76 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001e60:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 f866 	bl	8001f36 <QSPI_AutoPollingMemReady>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e000      	b.n	8001e76 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3758      	adds	r7, #88	@ 0x58
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b09c      	sub	sp, #112	@ 0x70
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001e86:	2300      	movs	r3, #0
 8001e88:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001e8e:	2306      	movs	r3, #6
 8001e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e92:	2301      	movs	r3, #1
 8001e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e96:	2300      	movs	r3, #0
 8001e98:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001eb6:	f107 0320 	add.w	r3, r7, #32
 8001eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f003 fcfe 	bl	80058c2 <HAL_OSPI_Command>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e02e      	b.n	8001f2e <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001edc:	2310      	movs	r3, #16
 8001ede:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001ee0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ee4:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8001ee6:	2305      	movs	r3, #5
 8001ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001eea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001eee:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ef8:	f107 0320 	add.w	r3, r7, #32
 8001efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f00:	4619      	mov	r1, r3
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f003 fcdd 	bl	80058c2 <HAL_OSPI_Command>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e00d      	b.n	8001f2e <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f12:	f107 030c 	add.w	r3, r7, #12
 8001f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f003 fe67 	bl	8005bf0 <HAL_OSPI_AutoPolling>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3770      	adds	r7, #112	@ 0x70
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b09c      	sub	sp, #112	@ 0x70
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001f40:	2300      	movs	r3, #0
 8001f42:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001f44:	2300      	movs	r3, #0
 8001f46:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001f48:	2305      	movs	r3, #5
 8001f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001f50:	2300      	movs	r3, #0
 8001f52:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001f54:	2300      	movs	r3, #0
 8001f56:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001f60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f64:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8001f66:	2301      	movs	r3, #1
 8001f68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001f72:	2300      	movs	r3, #0
 8001f74:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001f76:	2300      	movs	r3, #0
 8001f78:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001f86:	2310      	movs	r3, #16
 8001f88:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001f8a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f8e:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f90:	f107 0320 	add.w	r3, r7, #32
 8001f94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f98:	4619      	mov	r1, r3
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f003 fc91 	bl	80058c2 <HAL_OSPI_Command>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e00c      	b.n	8001fc4 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001faa:	f107 030c 	add.w	r3, r7, #12
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f003 fe1c 	bl	8005bf0 <HAL_OSPI_AutoPolling>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3770      	adds	r7, #112	@ 0x70
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b098      	sub	sp, #96	@ 0x60
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001fe0:	2305      	movs	r3, #5
 8001fe2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001ff8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002002:	2300      	movs	r3, #0
 8002004:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8002006:	2301      	movs	r3, #1
 8002008:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800200a:	2300      	movs	r3, #0
 800200c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800200e:	2300      	movs	r3, #0
 8002010:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002012:	f107 0310 	add.w	r3, r7, #16
 8002016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800201a:	4619      	mov	r1, r3
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f003 fc50 	bl	80058c2 <HAL_OSPI_Command>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e077      	b.n	800211c <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800202c:	f107 030f 	add.w	r3, r7, #15
 8002030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002034:	4619      	mov	r1, r3
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f003 fd37 	bl	8005aaa <HAL_OSPI_Receive>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e06a      	b.n	800211c <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ff19 	bl	8001e7e <QSPI_WriteEnable>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e062      	b.n	800211c <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d105      	bne.n	8002068 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002062:	b2db      	uxtb	r3, r3
 8002064:	73fb      	strb	r3, [r7, #15]
 8002066:	e004      	b.n	8002072 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800206e:	b2db      	uxtb	r3, r3
 8002070:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002072:	2301      	movs	r3, #1
 8002074:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002076:	f107 0310 	add.w	r3, r7, #16
 800207a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800207e:	4619      	mov	r1, r3
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f003 fc1e 	bl	80058c2 <HAL_OSPI_Command>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e045      	b.n	800211c <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002090:	f107 030f 	add.w	r3, r7, #15
 8002094:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002098:	4619      	mov	r1, r3
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f003 fc92 	bl	80059c4 <HAL_OSPI_Transmit>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e038      	b.n	800211c <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80020aa:	f241 3188 	movw	r1, #5000	@ 0x1388
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7ff ff41 	bl	8001f36 <QSPI_AutoPollingMemReady>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e02e      	b.n	800211c <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 80020be:	2305      	movs	r3, #5
 80020c0:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020c2:	f107 0310 	add.w	r3, r7, #16
 80020c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ca:	4619      	mov	r1, r3
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f003 fbf8 	bl	80058c2 <HAL_OSPI_Command>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e01f      	b.n	800211c <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020dc:	f107 030f 	add.w	r3, r7, #15
 80020e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e4:	4619      	mov	r1, r3
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f003 fcdf 	bl	8005aaa <HAL_OSPI_Receive>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e012      	b.n	800211c <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d102      	bne.n	8002106 <QSPI_QuadMode+0x13a>
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d007      	beq.n	8002116 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800210c:	2b00      	cmp	r3, #0
 800210e:	d004      	beq.n	800211a <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e000      	b.n	800211c <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3760      	adds	r7, #96	@ 0x60
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b098      	sub	sp, #96	@ 0x60
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	460b      	mov	r3, r1
 800212e:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002130:	2300      	movs	r3, #0
 8002132:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002138:	2305      	movs	r3, #5
 800213a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800213c:	2301      	movs	r3, #1
 800213e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002140:	2300      	movs	r3, #0
 8002142:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002144:	2300      	movs	r3, #0
 8002146:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002148:	2300      	movs	r3, #0
 800214a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800214c:	2300      	movs	r3, #0
 800214e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002154:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002156:	2300      	movs	r3, #0
 8002158:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 800215e:	2301      	movs	r3, #1
 8002160:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002162:	2300      	movs	r3, #0
 8002164:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002166:	2300      	movs	r3, #0
 8002168:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002172:	4619      	mov	r1, r3
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f003 fba4 	bl	80058c2 <HAL_OSPI_Command>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e09a      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002184:	f107 030c 	add.w	r3, r7, #12
 8002188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800218c:	4619      	mov	r1, r3
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f003 fc8b 	bl	8005aaa <HAL_OSPI_Receive>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e08d      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800219e:	2315      	movs	r3, #21
 80021a0:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 80021a2:	2302      	movs	r3, #2
 80021a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021a6:	f107 0310 	add.w	r3, r7, #16
 80021aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ae:	4619      	mov	r1, r3
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f003 fb86 	bl	80058c2 <HAL_OSPI_Command>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e07c      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021c0:	f107 030c 	add.w	r3, r7, #12
 80021c4:	3301      	adds	r3, #1
 80021c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ca:	4619      	mov	r1, r3
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f003 fc6c 	bl	8005aaa <HAL_OSPI_Receive>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e06e      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff fe4e 	bl	8001e7e <QSPI_WriteEnable>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e066      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 80021ec:	78fb      	ldrb	r3, [r7, #3]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d105      	bne.n	80021fe <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80021f2:	7bbb      	ldrb	r3, [r7, #14]
 80021f4:	f043 0302 	orr.w	r3, r3, #2
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	73bb      	strb	r3, [r7, #14]
 80021fc:	e004      	b.n	8002208 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80021fe:	7bbb      	ldrb	r3, [r7, #14]
 8002200:	f023 0302 	bic.w	r3, r3, #2
 8002204:	b2db      	uxtb	r3, r3
 8002206:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002208:	2301      	movs	r3, #1
 800220a:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 800220c:	2303      	movs	r3, #3
 800220e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002210:	f107 0310 	add.w	r3, r7, #16
 8002214:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002218:	4619      	mov	r1, r3
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f003 fb51 	bl	80058c2 <HAL_OSPI_Command>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e047      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800222a:	f107 030c 	add.w	r3, r7, #12
 800222e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002232:	4619      	mov	r1, r3
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f003 fbc5 	bl	80059c4 <HAL_OSPI_Transmit>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e03a      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002244:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff fe74 	bl	8001f36 <QSPI_AutoPollingMemReady>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e030      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002258:	2315      	movs	r3, #21
 800225a:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800225c:	2302      	movs	r3, #2
 800225e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002260:	f107 0310 	add.w	r3, r7, #16
 8002264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002268:	4619      	mov	r1, r3
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f003 fb29 	bl	80058c2 <HAL_OSPI_Command>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e01f      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800227a:	f107 030c 	add.w	r3, r7, #12
 800227e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002282:	4619      	mov	r1, r3
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f003 fc10 	bl	8005aaa <HAL_OSPI_Receive>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e012      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002294:	7b7b      	ldrb	r3, [r7, #13]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d102      	bne.n	80022a4 <QSPI_HighPerfMode+0x180>
 800229e:	78fb      	ldrb	r3, [r7, #3]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d007      	beq.n	80022b4 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 80022a4:	7b7b      	ldrb	r3, [r7, #13]
 80022a6:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d004      	beq.n	80022b8 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 80022ae:	78fb      	ldrb	r3, [r7, #3]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e000      	b.n	80022ba <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3760      	adds	r7, #96	@ 0x60
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002308 <HAL_MspInit+0x44>)
 80022cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002308 <HAL_MspInit+0x44>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80022d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002308 <HAL_MspInit+0x44>)
 80022d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	607b      	str	r3, [r7, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e2:	4b09      	ldr	r3, [pc, #36]	@ (8002308 <HAL_MspInit+0x44>)
 80022e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e6:	4a08      	ldr	r2, [pc, #32]	@ (8002308 <HAL_MspInit+0x44>)
 80022e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_MspInit+0x44>)
 80022f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f6:	603b      	str	r3, [r7, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	40021000 	.word	0x40021000

0800230c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	@ 0x28
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002314:	f107 0314 	add.w	r3, r7, #20
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
 8002322:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a2b      	ldr	r2, [pc, #172]	@ (80023d8 <HAL_DAC_MspInit+0xcc>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d14f      	bne.n	80023ce <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800232e:	4b2b      	ldr	r3, [pc, #172]	@ (80023dc <HAL_DAC_MspInit+0xd0>)
 8002330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002332:	4a2a      	ldr	r2, [pc, #168]	@ (80023dc <HAL_DAC_MspInit+0xd0>)
 8002334:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002338:	6593      	str	r3, [r2, #88]	@ 0x58
 800233a:	4b28      	ldr	r3, [pc, #160]	@ (80023dc <HAL_DAC_MspInit+0xd0>)
 800233c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002346:	4b25      	ldr	r3, [pc, #148]	@ (80023dc <HAL_DAC_MspInit+0xd0>)
 8002348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234a:	4a24      	ldr	r2, [pc, #144]	@ (80023dc <HAL_DAC_MspInit+0xd0>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002352:	4b22      	ldr	r3, [pc, #136]	@ (80023dc <HAL_DAC_MspInit+0xd0>)
 8002354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800235e:	2310      	movs	r3, #16
 8002360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002362:	2303      	movs	r3, #3
 8002364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236a:	f107 0314 	add.w	r3, r7, #20
 800236e:	4619      	mov	r1, r3
 8002370:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002374:	f002 f8ce 	bl	8004514 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8002378:	4b19      	ldr	r3, [pc, #100]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 800237a:	4a1a      	ldr	r2, [pc, #104]	@ (80023e4 <HAL_DAC_MspInit+0xd8>)
 800237c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800237e:	4b18      	ldr	r3, [pc, #96]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 8002380:	2206      	movs	r2, #6
 8002382:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002384:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 8002386:	2210      	movs	r2, #16
 8002388:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 800238c:	2200      	movs	r2, #0
 800238e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002390:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 8002392:	2280      	movs	r2, #128	@ 0x80
 8002394:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002396:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 8002398:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800239c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800239e:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 80023a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023a4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80023a6:	4b0e      	ldr	r3, [pc, #56]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 80023a8:	2220      	movs	r2, #32
 80023aa:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80023ac:	4b0c      	ldr	r3, [pc, #48]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80023b2:	480b      	ldr	r0, [pc, #44]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 80023b4:	f001 fde0 	bl	8003f78 <HAL_DMA_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80023be:	f7ff faab 	bl	8001918 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a06      	ldr	r2, [pc, #24]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	4a05      	ldr	r2, [pc, #20]	@ (80023e0 <HAL_DAC_MspInit+0xd4>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80023ce:	bf00      	nop
 80023d0:	3728      	adds	r7, #40	@ 0x28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40007400 	.word	0x40007400
 80023dc:	40021000 	.word	0x40021000
 80023e0:	200000d0 	.word	0x200000d0
 80023e4:	40020008 	.word	0x40020008

080023e8 <HAL_DFSDM_FilterMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_filter: DFSDM_Filter handle pointer
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b0ae      	sub	sp, #184	@ 0xb8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002400:	f107 0310 	add.w	r3, r7, #16
 8002404:	2294      	movs	r2, #148	@ 0x94
 8002406:	2100      	movs	r1, #0
 8002408:	4618      	mov	r0, r3
 800240a:	f007 fc98 	bl	8009d3e <memset>
  if(DFSDM1_Init == 0)
 800240e:	4b45      	ldr	r3, [pc, #276]	@ (8002524 <HAL_DFSDM_FilterMspInit+0x13c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d14b      	bne.n	80024ae <HAL_DFSDM_FilterMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8002416:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800241a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800241c:	2300      	movs	r3, #0
 800241e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002422:	f107 0310 	add.w	r3, r7, #16
 8002426:	4618      	mov	r0, r3
 8002428:	f005 f996 	bl	8007758 <HAL_RCCEx_PeriphCLKConfig>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8002432:	f7ff fa71 	bl	8001918 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8002436:	4b3c      	ldr	r3, [pc, #240]	@ (8002528 <HAL_DFSDM_FilterMspInit+0x140>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	3301      	adds	r3, #1
 800243c:	4a3a      	ldr	r2, [pc, #232]	@ (8002528 <HAL_DFSDM_FilterMspInit+0x140>)
 800243e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8002440:	4b39      	ldr	r3, [pc, #228]	@ (8002528 <HAL_DFSDM_FilterMspInit+0x140>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d10b      	bne.n	8002460 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002448:	4b38      	ldr	r3, [pc, #224]	@ (800252c <HAL_DFSDM_FilterMspInit+0x144>)
 800244a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800244c:	4a37      	ldr	r2, [pc, #220]	@ (800252c <HAL_DFSDM_FilterMspInit+0x144>)
 800244e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002452:	6613      	str	r3, [r2, #96]	@ 0x60
 8002454:	4b35      	ldr	r3, [pc, #212]	@ (800252c <HAL_DFSDM_FilterMspInit+0x144>)
 8002456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002458:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002460:	4b32      	ldr	r3, [pc, #200]	@ (800252c <HAL_DFSDM_FilterMspInit+0x144>)
 8002462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002464:	4a31      	ldr	r2, [pc, #196]	@ (800252c <HAL_DFSDM_FilterMspInit+0x144>)
 8002466:	f043 0310 	orr.w	r3, r3, #16
 800246a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800246c:	4b2f      	ldr	r3, [pc, #188]	@ (800252c <HAL_DFSDM_FilterMspInit+0x144>)
 800246e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002470:	f003 0310 	and.w	r3, r3, #16
 8002474:	60bb      	str	r3, [r7, #8]
 8002476:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8002478:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800247c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002480:	2302      	movs	r3, #2
 8002482:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	2300      	movs	r3, #0
 8002488:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248c:	2300      	movs	r3, #0
 800248e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002492:	2306      	movs	r3, #6
 8002494:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002498:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800249c:	4619      	mov	r1, r3
 800249e:	4824      	ldr	r0, [pc, #144]	@ (8002530 <HAL_DFSDM_FilterMspInit+0x148>)
 80024a0:	f002 f838 	bl	8004514 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80024a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002524 <HAL_DFSDM_FilterMspInit+0x13c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	3301      	adds	r3, #1
 80024aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002524 <HAL_DFSDM_FilterMspInit+0x13c>)
 80024ac:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a20      	ldr	r2, [pc, #128]	@ (8002534 <HAL_DFSDM_FilterMspInit+0x14c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d130      	bne.n	800251a <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 80024b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024ba:	4a20      	ldr	r2, [pc, #128]	@ (800253c <HAL_DFSDM_FilterMspInit+0x154>)
 80024bc:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 80024be:	4b1e      	ldr	r3, [pc, #120]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024c0:	2256      	movs	r2, #86	@ 0x56
 80024c2:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80024d0:	4b19      	ldr	r3, [pc, #100]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024d2:	2280      	movs	r2, #128	@ 0x80
 80024d4:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024d6:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024dc:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024de:	4b16      	ldr	r3, [pc, #88]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024e4:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80024e6:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024e8:	2220      	movs	r2, #32
 80024ea:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80024ec:	4b12      	ldr	r3, [pc, #72]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80024f2:	4811      	ldr	r0, [pc, #68]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 80024f4:	f001 fd40 	bl	8003f78 <HAL_DMA_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 80024fe:	f7ff fa0b 	bl	8001918 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a0c      	ldr	r2, [pc, #48]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 8002506:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002508:	4a0b      	ldr	r2, [pc, #44]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 8002512:	629a      	str	r2, [r3, #40]	@ 0x28
 8002514:	4a08      	ldr	r2, [pc, #32]	@ (8002538 <HAL_DFSDM_FilterMspInit+0x150>)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 800251a:	bf00      	nop
 800251c:	37b8      	adds	r7, #184	@ 0xb8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200014a4 	.word	0x200014a4
 8002528:	200014a0 	.word	0x200014a0
 800252c:	40021000 	.word	0x40021000
 8002530:	48001000 	.word	0x48001000
 8002534:	40016100 	.word	0x40016100
 8002538:	200001bc 	.word	0x200001bc
 800253c:	4002001c 	.word	0x4002001c

08002540 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b0ae      	sub	sp, #184	@ 0xb8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002558:	f107 0310 	add.w	r3, r7, #16
 800255c:	2294      	movs	r2, #148	@ 0x94
 800255e:	2100      	movs	r1, #0
 8002560:	4618      	mov	r0, r3
 8002562:	f007 fbec 	bl	8009d3e <memset>
  if(DFSDM1_Init == 0)
 8002566:	4b2a      	ldr	r3, [pc, #168]	@ (8002610 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d14b      	bne.n	8002606 <HAL_DFSDM_ChannelMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800256e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002572:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002574:	2300      	movs	r3, #0
 8002576:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800257a:	f107 0310 	add.w	r3, r7, #16
 800257e:	4618      	mov	r0, r3
 8002580:	f005 f8ea 	bl	8007758 <HAL_RCCEx_PeriphCLKConfig>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800258a:	f7ff f9c5 	bl	8001918 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800258e:	4b21      	ldr	r3, [pc, #132]	@ (8002614 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	3301      	adds	r3, #1
 8002594:	4a1f      	ldr	r2, [pc, #124]	@ (8002614 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8002596:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8002598:	4b1e      	ldr	r3, [pc, #120]	@ (8002614 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d10b      	bne.n	80025b8 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80025a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002618 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80025a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002618 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80025a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80025ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002618 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80025ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025b8:	4b17      	ldr	r3, [pc, #92]	@ (8002618 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80025ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025bc:	4a16      	ldr	r2, [pc, #88]	@ (8002618 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80025be:	f043 0310 	orr.w	r3, r3, #16
 80025c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025c4:	4b14      	ldr	r3, [pc, #80]	@ (8002618 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80025c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c8:	f003 0310 	and.w	r3, r3, #16
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80025d0:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80025d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d8:	2302      	movs	r3, #2
 80025da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e4:	2300      	movs	r3, #0
 80025e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80025ea:	2306      	movs	r3, #6
 80025ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025f0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80025f4:	4619      	mov	r1, r3
 80025f6:	4809      	ldr	r0, [pc, #36]	@ (800261c <HAL_DFSDM_ChannelMspInit+0xdc>)
 80025f8:	f001 ff8c 	bl	8004514 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80025fc:	4b04      	ldr	r3, [pc, #16]	@ (8002610 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3301      	adds	r3, #1
 8002602:	4a03      	ldr	r2, [pc, #12]	@ (8002610 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8002604:	6013      	str	r3, [r2, #0]
  }

}
 8002606:	bf00      	nop
 8002608:	37b8      	adds	r7, #184	@ 0xb8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	200014a4 	.word	0x200014a4
 8002614:	200014a0 	.word	0x200014a0
 8002618:	40021000 	.word	0x40021000
 800261c:	48001000 	.word	0x48001000

08002620 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b0ae      	sub	sp, #184	@ 0xb8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002628:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	605a      	str	r2, [r3, #4]
 8002632:	609a      	str	r2, [r3, #8]
 8002634:	60da      	str	r2, [r3, #12]
 8002636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002638:	f107 0310 	add.w	r3, r7, #16
 800263c:	2294      	movs	r2, #148	@ 0x94
 800263e:	2100      	movs	r1, #0
 8002640:	4618      	mov	r0, r3
 8002642:	f007 fb7c 	bl	8009d3e <memset>
  if(hi2c->Instance==I2C2)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a21      	ldr	r2, [pc, #132]	@ (80026d0 <HAL_I2C_MspInit+0xb0>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d13b      	bne.n	80026c8 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002650:	2380      	movs	r3, #128	@ 0x80
 8002652:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002654:	2300      	movs	r3, #0
 8002656:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002658:	f107 0310 	add.w	r3, r7, #16
 800265c:	4618      	mov	r0, r3
 800265e:	f005 f87b 	bl	8007758 <HAL_RCCEx_PeriphCLKConfig>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002668:	f7ff f956 	bl	8001918 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266c:	4b19      	ldr	r3, [pc, #100]	@ (80026d4 <HAL_I2C_MspInit+0xb4>)
 800266e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002670:	4a18      	ldr	r2, [pc, #96]	@ (80026d4 <HAL_I2C_MspInit+0xb4>)
 8002672:	f043 0302 	orr.w	r3, r3, #2
 8002676:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002678:	4b16      	ldr	r3, [pc, #88]	@ (80026d4 <HAL_I2C_MspInit+0xb4>)
 800267a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002684:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002688:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800268c:	2312      	movs	r3, #18
 800268e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002698:	2303      	movs	r3, #3
 800269a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800269e:	2304      	movs	r3, #4
 80026a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80026a8:	4619      	mov	r1, r3
 80026aa:	480b      	ldr	r0, [pc, #44]	@ (80026d8 <HAL_I2C_MspInit+0xb8>)
 80026ac:	f001 ff32 	bl	8004514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80026b0:	4b08      	ldr	r3, [pc, #32]	@ (80026d4 <HAL_I2C_MspInit+0xb4>)
 80026b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b4:	4a07      	ldr	r2, [pc, #28]	@ (80026d4 <HAL_I2C_MspInit+0xb4>)
 80026b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80026bc:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <HAL_I2C_MspInit+0xb4>)
 80026be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80026c8:	bf00      	nop
 80026ca:	37b8      	adds	r7, #184	@ 0xb8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40005800 	.word	0x40005800
 80026d4:	40021000 	.word	0x40021000
 80026d8:	48000400 	.word	0x48000400

080026dc <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002718 <HAL_I2C_MspDeInit+0x3c>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d10f      	bne.n	800270e <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80026ee:	4b0b      	ldr	r3, [pc, #44]	@ (800271c <HAL_I2C_MspDeInit+0x40>)
 80026f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f2:	4a0a      	ldr	r2, [pc, #40]	@ (800271c <HAL_I2C_MspDeInit+0x40>)
 80026f4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80026f8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80026fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026fe:	4808      	ldr	r0, [pc, #32]	@ (8002720 <HAL_I2C_MspDeInit+0x44>)
 8002700:	f002 f89a 	bl	8004838 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8002704:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002708:	4805      	ldr	r0, [pc, #20]	@ (8002720 <HAL_I2C_MspDeInit+0x44>)
 800270a:	f002 f895 	bl	8004838 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800270e:	bf00      	nop
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40005800 	.word	0x40005800
 800271c:	40021000 	.word	0x40021000
 8002720:	48000400 	.word	0x48000400

08002724 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b0b0      	sub	sp, #192	@ 0xc0
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
 800273a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800273c:	f107 0318 	add.w	r3, r7, #24
 8002740:	2294      	movs	r2, #148	@ 0x94
 8002742:	2100      	movs	r1, #0
 8002744:	4618      	mov	r0, r3
 8002746:	f007 fafa 	bl	8009d3e <memset>
  if(hospi->Instance==OCTOSPI1)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a39      	ldr	r2, [pc, #228]	@ (8002834 <HAL_OSPI_MspInit+0x110>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d16a      	bne.n	800282a <HAL_OSPI_MspInit+0x106>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002754:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002758:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800275a:	2300      	movs	r3, #0
 800275c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002760:	f107 0318 	add.w	r3, r7, #24
 8002764:	4618      	mov	r0, r3
 8002766:	f004 fff7 	bl	8007758 <HAL_RCCEx_PeriphCLKConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8002770:	f7ff f8d2 	bl	8001918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002774:	4b30      	ldr	r3, [pc, #192]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 8002776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002778:	4a2f      	ldr	r2, [pc, #188]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 800277a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800277e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002780:	4b2d      	ldr	r3, [pc, #180]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 8002782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002784:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002788:	617b      	str	r3, [r7, #20]
 800278a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800278c:	4b2a      	ldr	r3, [pc, #168]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 800278e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002790:	4a29      	ldr	r2, [pc, #164]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 8002792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002796:	6513      	str	r3, [r2, #80]	@ 0x50
 8002798:	4b27      	ldr	r3, [pc, #156]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 800279a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800279c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a4:	4b24      	ldr	r3, [pc, #144]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 80027a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027a8:	4a23      	ldr	r2, [pc, #140]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 80027aa:	f043 0301 	orr.w	r3, r3, #1
 80027ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027b0:	4b21      	ldr	r3, [pc, #132]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 80027b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 80027be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 80027c2:	f043 0302 	orr.w	r3, r3, #2
 80027c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002838 <HAL_OSPI_MspInit+0x114>)
 80027ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	60bb      	str	r3, [r7, #8]
 80027d2:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> OCTOSPIM_P1_IO3
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 80027d4:	23cc      	movs	r3, #204	@ 0xcc
 80027d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e6:	2303      	movs	r3, #3
 80027e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80027ec:	230a      	movs	r3, #10
 80027ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80027f6:	4619      	mov	r1, r3
 80027f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027fc:	f001 fe8a 	bl	8004514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002800:	2303      	movs	r3, #3
 8002802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002806:	2302      	movs	r3, #2
 8002808:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002812:	2303      	movs	r3, #3
 8002814:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8002818:	230a      	movs	r3, #10
 800281a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002822:	4619      	mov	r1, r3
 8002824:	4805      	ldr	r0, [pc, #20]	@ (800283c <HAL_OSPI_MspInit+0x118>)
 8002826:	f001 fe75 	bl	8004514 <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 800282a:	bf00      	nop
 800282c:	37c0      	adds	r7, #192	@ 0xc0
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	a0001000 	.word	0xa0001000
 8002838:	40021000 	.word	0x40021000
 800283c:	48000400 	.word	0x48000400

08002840 <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a0d      	ldr	r2, [pc, #52]	@ (8002884 <HAL_OSPI_MspDeInit+0x44>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d114      	bne.n	800287c <HAL_OSPI_MspDeInit+0x3c>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8002852:	4b0d      	ldr	r3, [pc, #52]	@ (8002888 <HAL_OSPI_MspDeInit+0x48>)
 8002854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002856:	4a0c      	ldr	r2, [pc, #48]	@ (8002888 <HAL_OSPI_MspDeInit+0x48>)
 8002858:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800285c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 800285e:	4b0a      	ldr	r3, [pc, #40]	@ (8002888 <HAL_OSPI_MspDeInit+0x48>)
 8002860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002862:	4a09      	ldr	r2, [pc, #36]	@ (8002888 <HAL_OSPI_MspDeInit+0x48>)
 8002864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002868:	6513      	str	r3, [r2, #80]	@ 0x50
    PA6     ------> OCTOSPIM_P1_IO3
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7);
 800286a:	21cc      	movs	r1, #204	@ 0xcc
 800286c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002870:	f001 ffe2 	bl	8004838 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 8002874:	2103      	movs	r1, #3
 8002876:	4805      	ldr	r0, [pc, #20]	@ (800288c <HAL_OSPI_MspDeInit+0x4c>)
 8002878:	f001 ffde 	bl	8004838 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 800287c:	bf00      	nop
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	a0001000 	.word	0xa0001000
 8002888:	40021000 	.word	0x40021000
 800288c:	48000400 	.word	0x48000400

08002890 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028a0:	d113      	bne.n	80028ca <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028a2:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <HAL_TIM_Base_MspInit+0x44>)
 80028a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a6:	4a0b      	ldr	r2, [pc, #44]	@ (80028d4 <HAL_TIM_Base_MspInit+0x44>)
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80028ae:	4b09      	ldr	r3, [pc, #36]	@ (80028d4 <HAL_TIM_Base_MspInit+0x44>)
 80028b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028ba:	2200      	movs	r2, #0
 80028bc:	2100      	movs	r1, #0
 80028be:	201c      	movs	r0, #28
 80028c0:	f000 fc47 	bl	8003152 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028c4:	201c      	movs	r0, #28
 80028c6:	f000 fc60 	bl	800318a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80028ca:	bf00      	nop
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40021000 	.word	0x40021000

080028d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b0ae      	sub	sp, #184	@ 0xb8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	60da      	str	r2, [r3, #12]
 80028ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028f0:	f107 0310 	add.w	r3, r7, #16
 80028f4:	2294      	movs	r2, #148	@ 0x94
 80028f6:	2100      	movs	r1, #0
 80028f8:	4618      	mov	r0, r3
 80028fa:	f007 fa20 	bl	8009d3e <memset>
  if(huart->Instance==USART1)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a21      	ldr	r2, [pc, #132]	@ (8002988 <HAL_UART_MspInit+0xb0>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d13a      	bne.n	800297e <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002908:	2301      	movs	r3, #1
 800290a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800290c:	2300      	movs	r3, #0
 800290e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002910:	f107 0310 	add.w	r3, r7, #16
 8002914:	4618      	mov	r0, r3
 8002916:	f004 ff1f 	bl	8007758 <HAL_RCCEx_PeriphCLKConfig>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002920:	f7fe fffa 	bl	8001918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002924:	4b19      	ldr	r3, [pc, #100]	@ (800298c <HAL_UART_MspInit+0xb4>)
 8002926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002928:	4a18      	ldr	r2, [pc, #96]	@ (800298c <HAL_UART_MspInit+0xb4>)
 800292a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800292e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002930:	4b16      	ldr	r3, [pc, #88]	@ (800298c <HAL_UART_MspInit+0xb4>)
 8002932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002934:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293c:	4b13      	ldr	r3, [pc, #76]	@ (800298c <HAL_UART_MspInit+0xb4>)
 800293e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002940:	4a12      	ldr	r2, [pc, #72]	@ (800298c <HAL_UART_MspInit+0xb4>)
 8002942:	f043 0302 	orr.w	r3, r3, #2
 8002946:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002948:	4b10      	ldr	r3, [pc, #64]	@ (800298c <HAL_UART_MspInit+0xb4>)
 800294a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002954:	23c0      	movs	r3, #192	@ 0xc0
 8002956:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	2302      	movs	r3, #2
 800295c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	2300      	movs	r3, #0
 8002962:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002966:	2303      	movs	r3, #3
 8002968:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800296c:	2307      	movs	r3, #7
 800296e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002972:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002976:	4619      	mov	r1, r3
 8002978:	4805      	ldr	r0, [pc, #20]	@ (8002990 <HAL_UART_MspInit+0xb8>)
 800297a:	f001 fdcb 	bl	8004514 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800297e:	bf00      	nop
 8002980:	37b8      	adds	r7, #184	@ 0xb8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40013800 	.word	0x40013800
 800298c:	40021000 	.word	0x40021000
 8002990:	48000400 	.word	0x48000400

08002994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002998:	bf00      	nop
 800299a:	e7fd      	b.n	8002998 <NMI_Handler+0x4>

0800299c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029a0:	bf00      	nop
 80029a2:	e7fd      	b.n	80029a0 <HardFault_Handler+0x4>

080029a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029a8:	bf00      	nop
 80029aa:	e7fd      	b.n	80029a8 <MemManage_Handler+0x4>

080029ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <BusFault_Handler+0x4>

080029b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <UsageFault_Handler+0x4>

080029bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029ea:	f000 fa93 	bl	8002f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029ee:	bf00      	nop
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80029f8:	4802      	ldr	r0, [pc, #8]	@ (8002a04 <DMA1_Channel1_IRQHandler+0x10>)
 80029fa:	f001 fc3c 	bl	8004276 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200000d0 	.word	0x200000d0

08002a08 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8002a0c:	4802      	ldr	r0, [pc, #8]	@ (8002a18 <DMA1_Channel2_IRQHandler+0x10>)
 8002a0e:	f001 fc32 	bl	8004276 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	200001bc 	.word	0x200001bc

08002a1c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a20:	4802      	ldr	r0, [pc, #8]	@ (8002a2c <TIM2_IRQHandler+0x10>)
 8002a22:	f005 fc98 	bl	8008356 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200002c0 	.word	0x200002c0

08002a30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002a34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002a38:	f002 f808 	bl	8004a4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a3c:	bf00      	nop
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return 1;
 8002a44:	2301      	movs	r3, #1
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <_kill>:

int _kill(int pid, int sig)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a5a:	f007 f9bf 	bl	8009ddc <__errno>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2216      	movs	r2, #22
 8002a62:	601a      	str	r2, [r3, #0]
  return -1;
 8002a64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <_exit>:

void _exit (int status)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a78:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff ffe7 	bl	8002a50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a82:	bf00      	nop
 8002a84:	e7fd      	b.n	8002a82 <_exit+0x12>

08002a86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b086      	sub	sp, #24
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	e00a      	b.n	8002aae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a98:	f3af 8000 	nop.w
 8002a9c:	4601      	mov	r1, r0
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	60ba      	str	r2, [r7, #8]
 8002aa4:	b2ca      	uxtb	r2, r1
 8002aa6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	dbf0      	blt.n	8002a98 <_read+0x12>
  }

  return len;
 8002ab6:	687b      	ldr	r3, [r7, #4]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e009      	b.n	8002ae6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	60ba      	str	r2, [r7, #8]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	dbf1      	blt.n	8002ad2 <_write+0x12>
  }
  return len;
 8002aee:	687b      	ldr	r3, [r7, #4]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <_close>:

int _close(int file)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b20:	605a      	str	r2, [r3, #4]
  return 0;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <_isatty>:

int _isatty(int file)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b38:	2301      	movs	r3, #1
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b085      	sub	sp, #20
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b68:	4a14      	ldr	r2, [pc, #80]	@ (8002bbc <_sbrk+0x5c>)
 8002b6a:	4b15      	ldr	r3, [pc, #84]	@ (8002bc0 <_sbrk+0x60>)
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b74:	4b13      	ldr	r3, [pc, #76]	@ (8002bc4 <_sbrk+0x64>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d102      	bne.n	8002b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b7c:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <_sbrk+0x64>)
 8002b7e:	4a12      	ldr	r2, [pc, #72]	@ (8002bc8 <_sbrk+0x68>)
 8002b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b82:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <_sbrk+0x64>)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4413      	add	r3, r2
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d207      	bcs.n	8002ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b90:	f007 f924 	bl	8009ddc <__errno>
 8002b94:	4603      	mov	r3, r0
 8002b96:	220c      	movs	r2, #12
 8002b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9e:	e009      	b.n	8002bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ba0:	4b08      	ldr	r3, [pc, #32]	@ (8002bc4 <_sbrk+0x64>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ba6:	4b07      	ldr	r3, [pc, #28]	@ (8002bc4 <_sbrk+0x64>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4413      	add	r3, r2
 8002bae:	4a05      	ldr	r2, [pc, #20]	@ (8002bc4 <_sbrk+0x64>)
 8002bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	200a0000 	.word	0x200a0000
 8002bc0:	00000400 	.word	0x00000400
 8002bc4:	200014a8 	.word	0x200014a8
 8002bc8:	20001620 	.word	0x20001620

08002bcc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002bd0:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <SystemInit+0x20>)
 8002bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd6:	4a05      	ldr	r2, [pc, #20]	@ (8002bec <SystemInit+0x20>)
 8002bd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002be0:	bf00      	nop
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	e000ed00 	.word	0xe000ed00

08002bf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002bf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c28 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bf4:	f7ff ffea 	bl	8002bcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bf8:	480c      	ldr	r0, [pc, #48]	@ (8002c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8002bfa:	490d      	ldr	r1, [pc, #52]	@ (8002c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <LoopForever+0xe>)
  movs r3, #0
 8002bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c00:	e002      	b.n	8002c08 <LoopCopyDataInit>

08002c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c06:	3304      	adds	r3, #4

08002c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c0c:	d3f9      	bcc.n	8002c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c10:	4c0a      	ldr	r4, [pc, #40]	@ (8002c3c <LoopForever+0x16>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c14:	e001      	b.n	8002c1a <LoopFillZerobss>

08002c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c18:	3204      	adds	r2, #4

08002c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c1c:	d3fb      	bcc.n	8002c16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c1e:	f007 f8e3 	bl	8009de8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c22:	f7fe f91d 	bl	8000e60 <main>

08002c26 <LoopForever>:

LoopForever:
    b LoopForever
 8002c26:	e7fe      	b.n	8002c26 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002c28:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c30:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8002c34:	0800b8ac 	.word	0x0800b8ac
  ldr r2, =_sbss
 8002c38:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8002c3c:	20001620 	.word	0x20001620

08002c40 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c40:	e7fe      	b.n	8002c40 <ADC1_IRQHandler>

08002c42 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	4603      	mov	r3, r0
 8002c4a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002c50:	2110      	movs	r1, #16
 8002c52:	20d4      	movs	r0, #212	@ 0xd4
 8002c54:	f7fe ff7a 	bl	8001b4c <SENSOR_IO_Read>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002c60:	7bbb      	ldrb	r3, [r7, #14]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8002c68:	7bba      	ldrb	r2, [r7, #14]
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8002c70:	7bbb      	ldrb	r3, [r7, #14]
 8002c72:	461a      	mov	r2, r3
 8002c74:	2110      	movs	r1, #16
 8002c76:	20d4      	movs	r0, #212	@ 0xd4
 8002c78:	f7fe ff4e 	bl	8001b18 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8002c7c:	2112      	movs	r1, #18
 8002c7e:	20d4      	movs	r0, #212	@ 0xd4
 8002c80:	f7fe ff64 	bl	8001b4c <SENSOR_IO_Read>
 8002c84:	4603      	mov	r3, r0
 8002c86:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8002c88:	88fb      	ldrh	r3, [r7, #6]
 8002c8a:	0a1b      	lsrs	r3, r3, #8
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002c90:	7bbb      	ldrb	r3, [r7, #14]
 8002c92:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8002c96:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8002c98:	7bba      	ldrb	r2, [r7, #14]
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002ca0:	7bbb      	ldrb	r3, [r7, #14]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	2112      	movs	r1, #18
 8002ca6:	20d4      	movs	r0, #212	@ 0xd4
 8002ca8:	f7fe ff36 	bl	8001b18 <SENSOR_IO_Write>
}
 8002cac:	bf00      	nop
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002cbe:	2110      	movs	r1, #16
 8002cc0:	20d4      	movs	r0, #212	@ 0xd4
 8002cc2:	f7fe ff43 	bl	8001b4c <SENSOR_IO_Read>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8002cca:	79fb      	ldrb	r3, [r7, #7]
 8002ccc:	f003 030f 	and.w	r3, r3, #15
 8002cd0:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	2110      	movs	r1, #16
 8002cd8:	20d4      	movs	r0, #212	@ 0xd4
 8002cda:	f7fe ff1d 	bl	8001b18 <SENSOR_IO_Write>
}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8002cea:	f7fe ff0b 	bl	8001b04 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8002cee:	210f      	movs	r1, #15
 8002cf0:	20d4      	movs	r0, #212	@ 0xd4
 8002cf2:	f7fe ff2b 	bl	8001b4c <SENSOR_IO_Read>
 8002cf6:	4603      	mov	r3, r0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002d06:	2300      	movs	r3, #0
 8002d08:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8002d0a:	2115      	movs	r1, #21
 8002d0c:	20d4      	movs	r0, #212	@ 0xd4
 8002d0e:	f7fe ff1d 	bl	8001b4c <SENSOR_IO_Read>
 8002d12:	4603      	mov	r3, r0
 8002d14:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	f023 0310 	bic.w	r3, r3, #16
 8002d1c:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002d1e:	88fb      	ldrh	r3, [r7, #6]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	f043 0310 	orr.w	r3, r3, #16
 8002d2a:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	2115      	movs	r1, #21
 8002d32:	20d4      	movs	r0, #212	@ 0xd4
 8002d34:	f7fe fef0 	bl	8001b18 <SENSOR_IO_Write>
}
 8002d38:	bf00      	nop
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002d50:	f04f 0300 	mov.w	r3, #0
 8002d54:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002d56:	2110      	movs	r1, #16
 8002d58:	20d4      	movs	r0, #212	@ 0xd4
 8002d5a:	f7fe fef7 	bl	8001b4c <SENSOR_IO_Read>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002d62:	f107 0208 	add.w	r2, r7, #8
 8002d66:	2306      	movs	r3, #6
 8002d68:	2128      	movs	r1, #40	@ 0x28
 8002d6a:	20d4      	movs	r0, #212	@ 0xd4
 8002d6c:	f7fe ff0c 	bl	8001b88 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002d70:	2300      	movs	r3, #0
 8002d72:	77fb      	strb	r3, [r7, #31]
 8002d74:	e01a      	b.n	8002dac <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002d76:	7ffb      	ldrb	r3, [r7, #31]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	3320      	adds	r3, #32
 8002d7e:	443b      	add	r3, r7
 8002d80:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002d84:	021b      	lsls	r3, r3, #8
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	7ffa      	ldrb	r2, [r7, #31]
 8002d8a:	0052      	lsls	r2, r2, #1
 8002d8c:	3220      	adds	r2, #32
 8002d8e:	443a      	add	r2, r7
 8002d90:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002d94:	4413      	add	r3, r2
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	7ffb      	ldrb	r3, [r7, #31]
 8002d9a:	b212      	sxth	r2, r2
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	3320      	adds	r3, #32
 8002da0:	443b      	add	r3, r7
 8002da2:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002da6:	7ffb      	ldrb	r3, [r7, #31]
 8002da8:	3301      	adds	r3, #1
 8002daa:	77fb      	strb	r3, [r7, #31]
 8002dac:	7ffb      	ldrb	r3, [r7, #31]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d9e1      	bls.n	8002d76 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002db2:	7dfb      	ldrb	r3, [r7, #23]
 8002db4:	f003 030c 	and.w	r3, r3, #12
 8002db8:	2b0c      	cmp	r3, #12
 8002dba:	d829      	bhi.n	8002e10 <LSM6DSL_AccReadXYZ+0xd0>
 8002dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8002dc4 <LSM6DSL_AccReadXYZ+0x84>)
 8002dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc2:	bf00      	nop
 8002dc4:	08002df9 	.word	0x08002df9
 8002dc8:	08002e11 	.word	0x08002e11
 8002dcc:	08002e11 	.word	0x08002e11
 8002dd0:	08002e11 	.word	0x08002e11
 8002dd4:	08002e0b 	.word	0x08002e0b
 8002dd8:	08002e11 	.word	0x08002e11
 8002ddc:	08002e11 	.word	0x08002e11
 8002de0:	08002e11 	.word	0x08002e11
 8002de4:	08002dff 	.word	0x08002dff
 8002de8:	08002e11 	.word	0x08002e11
 8002dec:	08002e11 	.word	0x08002e11
 8002df0:	08002e11 	.word	0x08002e11
 8002df4:	08002e05 	.word	0x08002e05
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002df8:	4b18      	ldr	r3, [pc, #96]	@ (8002e5c <LSM6DSL_AccReadXYZ+0x11c>)
 8002dfa:	61bb      	str	r3, [r7, #24]
    break;
 8002dfc:	e008      	b.n	8002e10 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002dfe:	4b18      	ldr	r3, [pc, #96]	@ (8002e60 <LSM6DSL_AccReadXYZ+0x120>)
 8002e00:	61bb      	str	r3, [r7, #24]
    break;
 8002e02:	e005      	b.n	8002e10 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002e04:	4b17      	ldr	r3, [pc, #92]	@ (8002e64 <LSM6DSL_AccReadXYZ+0x124>)
 8002e06:	61bb      	str	r3, [r7, #24]
    break;
 8002e08:	e002      	b.n	8002e10 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8002e0a:	4b17      	ldr	r3, [pc, #92]	@ (8002e68 <LSM6DSL_AccReadXYZ+0x128>)
 8002e0c:	61bb      	str	r3, [r7, #24]
    break;    
 8002e0e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002e10:	2300      	movs	r3, #0
 8002e12:	77fb      	strb	r3, [r7, #31]
 8002e14:	e01a      	b.n	8002e4c <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002e16:	7ffb      	ldrb	r3, [r7, #31]
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	3320      	adds	r3, #32
 8002e1c:	443b      	add	r3, r7
 8002e1e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002e22:	ee07 3a90 	vmov	s15, r3
 8002e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e2a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e32:	7ffb      	ldrb	r3, [r7, #31]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e3e:	ee17 2a90 	vmov	r2, s15
 8002e42:	b212      	sxth	r2, r2
 8002e44:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002e46:	7ffb      	ldrb	r3, [r7, #31]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	77fb      	strb	r3, [r7, #31]
 8002e4c:	7ffb      	ldrb	r3, [r7, #31]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d9e1      	bls.n	8002e16 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8002e52:	bf00      	nop
 8002e54:	bf00      	nop
 8002e56:	3720      	adds	r7, #32
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	3d79db23 	.word	0x3d79db23
 8002e60:	3df9db23 	.word	0x3df9db23
 8002e64:	3e79db23 	.word	0x3e79db23
 8002e68:	3ef9db23 	.word	0x3ef9db23

08002e6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e72:	2300      	movs	r3, #0
 8002e74:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e76:	2003      	movs	r0, #3
 8002e78:	f000 f960 	bl	800313c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e7c:	200f      	movs	r0, #15
 8002e7e:	f000 f80d 	bl	8002e9c <HAL_InitTick>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d002      	beq.n	8002e8e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	71fb      	strb	r3, [r7, #7]
 8002e8c:	e001      	b.n	8002e92 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e8e:	f7ff fa19 	bl	80022c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e92:	79fb      	ldrb	r3, [r7, #7]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002ea8:	4b17      	ldr	r3, [pc, #92]	@ (8002f08 <HAL_InitTick+0x6c>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d023      	beq.n	8002ef8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002eb0:	4b16      	ldr	r3, [pc, #88]	@ (8002f0c <HAL_InitTick+0x70>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <HAL_InitTick+0x6c>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ebe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 f96d 	bl	80031a6 <HAL_SYSTICK_Config>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10f      	bne.n	8002ef2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b0f      	cmp	r3, #15
 8002ed6:	d809      	bhi.n	8002eec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee0:	f000 f937 	bl	8003152 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ee4:	4a0a      	ldr	r2, [pc, #40]	@ (8002f10 <HAL_InitTick+0x74>)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6013      	str	r3, [r2, #0]
 8002eea:	e007      	b.n	8002efc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	73fb      	strb	r3, [r7, #15]
 8002ef0:	e004      	b.n	8002efc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	73fb      	strb	r3, [r7, #15]
 8002ef6:	e001      	b.n	8002efc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20000040 	.word	0x20000040
 8002f0c:	20000004 	.word	0x20000004
 8002f10:	2000003c 	.word	0x2000003c

08002f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f18:	4b06      	ldr	r3, [pc, #24]	@ (8002f34 <HAL_IncTick+0x20>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <HAL_IncTick+0x24>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4413      	add	r3, r2
 8002f24:	4a04      	ldr	r2, [pc, #16]	@ (8002f38 <HAL_IncTick+0x24>)
 8002f26:	6013      	str	r3, [r2, #0]
}
 8002f28:	bf00      	nop
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	20000040 	.word	0x20000040
 8002f38:	200014ac 	.word	0x200014ac

08002f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f40:	4b03      	ldr	r3, [pc, #12]	@ (8002f50 <HAL_GetTick+0x14>)
 8002f42:	681b      	ldr	r3, [r3, #0]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	200014ac 	.word	0x200014ac

08002f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f5c:	f7ff ffee 	bl	8002f3c <HAL_GetTick>
 8002f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6c:	d005      	beq.n	8002f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f98 <HAL_Delay+0x44>)
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4413      	add	r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f7a:	bf00      	nop
 8002f7c:	f7ff ffde 	bl	8002f3c <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d8f7      	bhi.n	8002f7c <HAL_Delay+0x28>
  {
  }
}
 8002f8c:	bf00      	nop
 8002f8e:	bf00      	nop
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20000040 	.word	0x20000040

08002f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fac:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fce:	4a04      	ldr	r2, [pc, #16]	@ (8002fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	60d3      	str	r3, [r2, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fe8:	4b04      	ldr	r3, [pc, #16]	@ (8002ffc <__NVIC_GetPriorityGrouping+0x18>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	0a1b      	lsrs	r3, r3, #8
 8002fee:	f003 0307 	and.w	r3, r3, #7
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000ed00 	.word	0xe000ed00

08003000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300e:	2b00      	cmp	r3, #0
 8003010:	db0b      	blt.n	800302a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	f003 021f 	and.w	r2, r3, #31
 8003018:	4907      	ldr	r1, [pc, #28]	@ (8003038 <__NVIC_EnableIRQ+0x38>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	2001      	movs	r0, #1
 8003022:	fa00 f202 	lsl.w	r2, r0, r2
 8003026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	e000e100 	.word	0xe000e100

0800303c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	6039      	str	r1, [r7, #0]
 8003046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304c:	2b00      	cmp	r3, #0
 800304e:	db0a      	blt.n	8003066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	b2da      	uxtb	r2, r3
 8003054:	490c      	ldr	r1, [pc, #48]	@ (8003088 <__NVIC_SetPriority+0x4c>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	0112      	lsls	r2, r2, #4
 800305c:	b2d2      	uxtb	r2, r2
 800305e:	440b      	add	r3, r1
 8003060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003064:	e00a      	b.n	800307c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	4908      	ldr	r1, [pc, #32]	@ (800308c <__NVIC_SetPriority+0x50>)
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	3b04      	subs	r3, #4
 8003074:	0112      	lsls	r2, r2, #4
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	440b      	add	r3, r1
 800307a:	761a      	strb	r2, [r3, #24]
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000e100 	.word	0xe000e100
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	@ 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f1c3 0307 	rsb	r3, r3, #7
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	bf28      	it	cs
 80030ae:	2304      	movcs	r3, #4
 80030b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	3304      	adds	r3, #4
 80030b6:	2b06      	cmp	r3, #6
 80030b8:	d902      	bls.n	80030c0 <NVIC_EncodePriority+0x30>
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	3b03      	subs	r3, #3
 80030be:	e000      	b.n	80030c2 <NVIC_EncodePriority+0x32>
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c4:	f04f 32ff 	mov.w	r2, #4294967295
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43da      	mvns	r2, r3
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	401a      	ands	r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d8:	f04f 31ff 	mov.w	r1, #4294967295
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	fa01 f303 	lsl.w	r3, r1, r3
 80030e2:	43d9      	mvns	r1, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e8:	4313      	orrs	r3, r2
         );
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3724      	adds	r7, #36	@ 0x24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3b01      	subs	r3, #1
 8003104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003108:	d301      	bcc.n	800310e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800310a:	2301      	movs	r3, #1
 800310c:	e00f      	b.n	800312e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800310e:	4a0a      	ldr	r2, [pc, #40]	@ (8003138 <SysTick_Config+0x40>)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3b01      	subs	r3, #1
 8003114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003116:	210f      	movs	r1, #15
 8003118:	f04f 30ff 	mov.w	r0, #4294967295
 800311c:	f7ff ff8e 	bl	800303c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003120:	4b05      	ldr	r3, [pc, #20]	@ (8003138 <SysTick_Config+0x40>)
 8003122:	2200      	movs	r2, #0
 8003124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003126:	4b04      	ldr	r3, [pc, #16]	@ (8003138 <SysTick_Config+0x40>)
 8003128:	2207      	movs	r2, #7
 800312a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	e000e010 	.word	0xe000e010

0800313c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff ff29 	bl	8002f9c <__NVIC_SetPriorityGrouping>
}
 800314a:	bf00      	nop
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b086      	sub	sp, #24
 8003156:	af00      	add	r7, sp, #0
 8003158:	4603      	mov	r3, r0
 800315a:	60b9      	str	r1, [r7, #8]
 800315c:	607a      	str	r2, [r7, #4]
 800315e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003160:	2300      	movs	r3, #0
 8003162:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003164:	f7ff ff3e 	bl	8002fe4 <__NVIC_GetPriorityGrouping>
 8003168:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	6978      	ldr	r0, [r7, #20]
 8003170:	f7ff ff8e 	bl	8003090 <NVIC_EncodePriority>
 8003174:	4602      	mov	r2, r0
 8003176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800317a:	4611      	mov	r1, r2
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff5d 	bl	800303c <__NVIC_SetPriority>
}
 8003182:	bf00      	nop
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	4603      	mov	r3, r0
 8003192:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff ff31 	bl	8003000 <__NVIC_EnableIRQ>
}
 800319e:	bf00      	nop
 80031a0:	3708      	adds	r7, #8
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b082      	sub	sp, #8
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7ff ffa2 	bl	80030f8 <SysTick_Config>
 80031b4:	4603      	mov	r3, r0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e014      	b.n	80031fa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	791b      	ldrb	r3, [r3, #4]
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d105      	bne.n	80031e6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff f893 	bl	800230c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2202      	movs	r2, #2
 80031ea:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
 8003210:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003212:	2300      	movs	r3, #0
 8003214:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	795b      	ldrb	r3, [r3, #5]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d101      	bne.n	8003222 <HAL_DAC_Start_DMA+0x1e>
 800321e:	2302      	movs	r3, #2
 8003220:	e0ab      	b.n	800337a <HAL_DAC_Start_DMA+0x176>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2201      	movs	r2, #1
 8003226:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2202      	movs	r2, #2
 800322c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d12f      	bne.n	8003294 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	4a52      	ldr	r2, [pc, #328]	@ (8003384 <HAL_DAC_Start_DMA+0x180>)
 800323a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	4a51      	ldr	r2, [pc, #324]	@ (8003388 <HAL_DAC_Start_DMA+0x184>)
 8003242:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a50      	ldr	r2, [pc, #320]	@ (800338c <HAL_DAC_Start_DMA+0x188>)
 800324a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800325a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	2b08      	cmp	r3, #8
 8003260:	d013      	beq.n	800328a <HAL_DAC_Start_DMA+0x86>
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	2b08      	cmp	r3, #8
 8003266:	d845      	bhi.n	80032f4 <HAL_DAC_Start_DMA+0xf0>
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_DAC_Start_DMA+0x72>
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	2b04      	cmp	r3, #4
 8003272:	d005      	beq.n	8003280 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003274:	e03e      	b.n	80032f4 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	3308      	adds	r3, #8
 800327c:	613b      	str	r3, [r7, #16]
        break;
 800327e:	e03c      	b.n	80032fa <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	330c      	adds	r3, #12
 8003286:	613b      	str	r3, [r7, #16]
        break;
 8003288:	e037      	b.n	80032fa <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	3310      	adds	r3, #16
 8003290:	613b      	str	r3, [r7, #16]
        break;
 8003292:	e032      	b.n	80032fa <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4a3d      	ldr	r2, [pc, #244]	@ (8003390 <HAL_DAC_Start_DMA+0x18c>)
 800329a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	4a3c      	ldr	r2, [pc, #240]	@ (8003394 <HAL_DAC_Start_DMA+0x190>)
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	4a3b      	ldr	r2, [pc, #236]	@ (8003398 <HAL_DAC_Start_DMA+0x194>)
 80032aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80032ba:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	2b08      	cmp	r3, #8
 80032c0:	d013      	beq.n	80032ea <HAL_DAC_Start_DMA+0xe6>
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d817      	bhi.n	80032f8 <HAL_DAC_Start_DMA+0xf4>
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d003      	beq.n	80032d6 <HAL_DAC_Start_DMA+0xd2>
 80032ce:	6a3b      	ldr	r3, [r7, #32]
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d005      	beq.n	80032e0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80032d4:	e010      	b.n	80032f8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	3314      	adds	r3, #20
 80032dc:	613b      	str	r3, [r7, #16]
        break;
 80032de:	e00c      	b.n	80032fa <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	3318      	adds	r3, #24
 80032e6:	613b      	str	r3, [r7, #16]
        break;
 80032e8:	e007      	b.n	80032fa <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	331c      	adds	r3, #28
 80032f0:	613b      	str	r3, [r7, #16]
        break;
 80032f2:	e002      	b.n	80032fa <HAL_DAC_Start_DMA+0xf6>
        break;
 80032f4:	bf00      	nop
 80032f6:	e000      	b.n	80032fa <HAL_DAC_Start_DMA+0xf6>
        break;
 80032f8:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d111      	bne.n	8003324 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800330e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6898      	ldr	r0, [r3, #8]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	f000 fed5 	bl	80040c8 <HAL_DMA_Start_IT>
 800331e:	4603      	mov	r3, r0
 8003320:	75fb      	strb	r3, [r7, #23]
 8003322:	e010      	b.n	8003346 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003332:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	68d8      	ldr	r0, [r3, #12]
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	f000 fec3 	bl	80040c8 <HAL_DMA_Start_IT>
 8003342:	4603      	mov	r3, r0
 8003344:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800334c:	7dfb      	ldrb	r3, [r7, #23]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10c      	bne.n	800336c <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6819      	ldr	r1, [r3, #0]
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f003 0310 	and.w	r3, r3, #16
 800335e:	2201      	movs	r2, #1
 8003360:	409a      	lsls	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	601a      	str	r2, [r3, #0]
 800336a:	e005      	b.n	8003378 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	f043 0204 	orr.w	r2, r3, #4
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003378:	7dfb      	ldrb	r3, [r7, #23]
}
 800337a:	4618      	mov	r0, r3
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	080036fd 	.word	0x080036fd
 8003388:	0800371f 	.word	0x0800371f
 800338c:	0800373b 	.word	0x0800373b
 8003390:	080037a5 	.word	0x080037a5
 8003394:	080037c7 	.word	0x080037c7
 8003398:	080037e3 	.word	0x080037e3

0800339c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6819      	ldr	r1, [r3, #0]
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	f003 0310 	and.w	r3, r3, #16
 80033b2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43da      	mvns	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	400a      	ands	r2, r1
 80033c2:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6819      	ldr	r1, [r3, #0]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	f003 0310 	and.w	r3, r3, #16
 80033d0:	2201      	movs	r2, #1
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43da      	mvns	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	400a      	ands	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10d      	bne.n	8003402 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 fee7 	bl	80041be <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	e00c      	b.n	800341c <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	4618      	mov	r0, r3
 8003408:	f000 fed9 	bl	80041be <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800341a:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003426:	b480      	push	{r7}
 8003428:	b083      	sub	sp, #12
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr

0800344e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
	...

08003464 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b088      	sub	sp, #32
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	795b      	ldrb	r3, [r3, #5]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_DAC_ConfigChannel+0x1c>
 800347c:	2302      	movs	r3, #2
 800347e:	e137      	b.n	80036f0 <HAL_DAC_ConfigChannel+0x28c>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2201      	movs	r2, #1
 8003484:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2202      	movs	r2, #2
 800348a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b04      	cmp	r3, #4
 8003492:	f040 8081 	bne.w	8003598 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003496:	f7ff fd51 	bl	8002f3c <HAL_GetTick>
 800349a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d140      	bne.n	8003524 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034a2:	e018      	b.n	80034d6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80034a4:	f7ff fd4a 	bl	8002f3c <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d911      	bls.n	80034d6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00a      	beq.n	80034d6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f043 0208 	orr.w	r2, r3, #8
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2203      	movs	r2, #3
 80034d0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e10c      	b.n	80036f0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1df      	bne.n	80034a4 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80034e4:	2001      	movs	r0, #1
 80034e6:	f7ff fd35 	bl	8002f54 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	69d2      	ldr	r2, [r2, #28]
 80034f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80034f4:	e023      	b.n	800353e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80034f6:	f7ff fd21 	bl	8002f3c <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d90f      	bls.n	8003524 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800350a:	2b00      	cmp	r3, #0
 800350c:	da0a      	bge.n	8003524 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f043 0208 	orr.w	r2, r3, #8
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2203      	movs	r2, #3
 800351e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e0e5      	b.n	80036f0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800352a:	2b00      	cmp	r3, #0
 800352c:	dbe3      	blt.n	80034f6 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800352e:	2001      	movs	r0, #1
 8003530:	f7ff fd10 	bl	8002f54 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	69d2      	ldr	r2, [r2, #28]
 800353c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f003 0310 	and.w	r3, r3, #16
 800354a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800354e:	fa01 f303 	lsl.w	r3, r1, r3
 8003552:	43db      	mvns	r3, r3
 8003554:	ea02 0103 	and.w	r1, r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	6a1a      	ldr	r2, [r3, #32]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f003 0310 	and.w	r3, r3, #16
 8003562:	409a      	lsls	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	430a      	orrs	r2, r1
 800356a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f003 0310 	and.w	r3, r3, #16
 8003578:	21ff      	movs	r1, #255	@ 0xff
 800357a:	fa01 f303 	lsl.w	r3, r1, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	ea02 0103 	and.w	r1, r2, r3
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f003 0310 	and.w	r3, r3, #16
 800358e:	409a      	lsls	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d11d      	bne.n	80035dc <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a6:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f003 0310 	and.w	r3, r3, #16
 80035ae:	221f      	movs	r2, #31
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43db      	mvns	r3, r3
 80035b6:	69fa      	ldr	r2, [r7, #28]
 80035b8:	4013      	ands	r3, r2
 80035ba:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f003 0310 	and.w	r3, r3, #16
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	69fa      	ldr	r2, [r7, #28]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	69fa      	ldr	r2, [r7, #28]
 80035da:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	2207      	movs	r2, #7
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	43db      	mvns	r3, r3
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	4013      	ands	r3, r2
 80035f6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	431a      	orrs	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	4313      	orrs	r3, r2
 8003608:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	697a      	ldr	r2, [r7, #20]
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	69fa      	ldr	r2, [r7, #28]
 8003618:	4313      	orrs	r3, r2
 800361a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	69fa      	ldr	r2, [r7, #28]
 8003622:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6819      	ldr	r1, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f003 0310 	and.w	r3, r3, #16
 8003630:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	43da      	mvns	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	400a      	ands	r2, r1
 8003640:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f003 0310 	and.w	r3, r3, #16
 8003650:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	43db      	mvns	r3, r3
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	4013      	ands	r3, r2
 800365e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f003 0310 	and.w	r3, r3, #16
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	69fa      	ldr	r2, [r7, #28]
 8003674:	4313      	orrs	r3, r2
 8003676:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003680:	d104      	bne.n	800368c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003688:	61fb      	str	r3, [r7, #28]
 800368a:	e018      	b.n	80036be <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d104      	bne.n	800369e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800369a:	61fb      	str	r3, [r7, #28]
 800369c:	e00f      	b.n	80036be <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 800369e:	f003 ff63 	bl	8007568 <HAL_RCC_GetHCLKFreq>
 80036a2:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4a14      	ldr	r2, [pc, #80]	@ (80036f8 <HAL_DAC_ConfigChannel+0x294>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d904      	bls.n	80036b6 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036b2:	61fb      	str	r3, [r7, #28]
 80036b4:	e003      	b.n	80036be <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80036bc:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	69fa      	ldr	r2, [r7, #28]
 80036c4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6819      	ldr	r1, [r3, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f003 0310 	and.w	r3, r3, #16
 80036d2:	22c0      	movs	r2, #192	@ 0xc0
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	43da      	mvns	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	400a      	ands	r2, r1
 80036e0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2201      	movs	r2, #1
 80036e6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3720      	adds	r7, #32
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	04c4b400 	.word	0x04c4b400

080036fc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003708:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f7ff fe8b 	bl	8003426 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2201      	movs	r2, #1
 8003714:	711a      	strb	r2, [r3, #4]
}
 8003716:	bf00      	nop
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b084      	sub	sp, #16
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f7ff fe84 	bl	800343a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003732:	bf00      	nop
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b084      	sub	sp, #16
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003746:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	f043 0204 	orr.w	r2, r3, #4
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f7ff fe7a 	bl	800344e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	711a      	strb	r2, [r3, #4]
}
 8003760:	bf00      	nop
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f7ff ffd8 	bl	8003768 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2201      	movs	r2, #1
 80037bc:	711a      	strb	r2, [r3, #4]
}
 80037be:	bf00      	nop
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b084      	sub	sp, #16
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f7ff ffd1 	bl	800377c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b084      	sub	sp, #16
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	f043 0204 	orr.w	r2, r3, #4
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f7ff ffc7 	bl	8003790 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2201      	movs	r2, #1
 8003806:	711a      	strb	r2, [r3, #4]
}
 8003808:	bf00      	nop
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e0ac      	b.n	800397c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fab6 	bl	8003d98 <DFSDM_GetChannelFromInstance>
 800382c:	4603      	mov	r3, r0
 800382e:	4a55      	ldr	r2, [pc, #340]	@ (8003984 <HAL_DFSDM_ChannelInit+0x174>)
 8003830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e09f      	b.n	800397c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f7fe fe7f 	bl	8002540 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003842:	4b51      	ldr	r3, [pc, #324]	@ (8003988 <HAL_DFSDM_ChannelInit+0x178>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	3301      	adds	r3, #1
 8003848:	4a4f      	ldr	r2, [pc, #316]	@ (8003988 <HAL_DFSDM_ChannelInit+0x178>)
 800384a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800384c:	4b4e      	ldr	r3, [pc, #312]	@ (8003988 <HAL_DFSDM_ChannelInit+0x178>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d125      	bne.n	80038a0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003854:	4b4d      	ldr	r3, [pc, #308]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a4c      	ldr	r2, [pc, #304]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 800385a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800385e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003860:	4b4a      	ldr	r3, [pc, #296]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	4948      	ldr	r1, [pc, #288]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 800386a:	4313      	orrs	r3, r2
 800386c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800386e:	4b47      	ldr	r3, [pc, #284]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a46      	ldr	r2, [pc, #280]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 8003874:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003878:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	791b      	ldrb	r3, [r3, #4]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d108      	bne.n	8003894 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003882:	4b42      	ldr	r3, [pc, #264]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	3b01      	subs	r3, #1
 800388c:	041b      	lsls	r3, r3, #16
 800388e:	493f      	ldr	r1, [pc, #252]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 8003890:	4313      	orrs	r3, r2
 8003892:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003894:	4b3d      	ldr	r3, [pc, #244]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a3c      	ldr	r2, [pc, #240]	@ (800398c <HAL_DFSDM_ChannelInit+0x17c>)
 800389a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800389e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80038ae:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	6819      	ldr	r1, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80038be:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80038c4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 020f 	bic.w	r2, r2, #15
 80038dc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	6819      	ldr	r1, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8003904:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6899      	ldr	r1, [r3, #8]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003914:	3b01      	subs	r3, #1
 8003916:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003918:	431a      	orrs	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f002 0207 	and.w	r2, r2, #7
 8003930:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6859      	ldr	r1, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003944:	431a      	orrs	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800395c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4618      	mov	r0, r3
 800396c:	f000 fa14 	bl	8003d98 <DFSDM_GetChannelFromInstance>
 8003970:	4602      	mov	r2, r0
 8003972:	4904      	ldr	r1, [pc, #16]	@ (8003984 <HAL_DFSDM_ChannelInit+0x174>)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	200014b4 	.word	0x200014b4
 8003988:	200014b0 	.word	0x200014b0
 800398c:	40016000 	.word	0x40016000

08003990 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e0ca      	b.n	8003b38 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a66      	ldr	r2, [pc, #408]	@ (8003b40 <HAL_DFSDM_FilterInit+0x1b0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d109      	bne.n	80039c0 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d003      	beq.n	80039bc <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e0bb      	b.n	8003b38 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7fe fd05 	bl	80023e8 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 80039ec:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	7a1b      	ldrb	r3, [r3, #8]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d108      	bne.n	8003a08 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003a04:	601a      	str	r2, [r3, #0]
 8003a06:	e007      	b.n	8003a18 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003a16:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	7a5b      	ldrb	r3, [r3, #9]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d108      	bne.n	8003a32 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	e007      	b.n	8003a42 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003a40:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6812      	ldr	r2, [r2, #0]
 8003a4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a50:	f023 0308 	bic.w	r3, r3, #8
 8003a54:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d108      	bne.n	8003a70 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	6819      	ldr	r1, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	695a      	ldr	r2, [r3, #20]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	7c1b      	ldrb	r3, [r3, #16]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d108      	bne.n	8003a8a <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0210 	orr.w	r2, r2, #16
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	e007      	b.n	8003a9a <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 0210 	bic.w	r2, r2, #16
 8003a98:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	7c5b      	ldrb	r3, [r3, #17]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d108      	bne.n	8003ab4 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f042 0220 	orr.w	r2, r2, #32
 8003ab0:	601a      	str	r2, [r3, #0]
 8003ab2:	e007      	b.n	8003ac4 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f022 0220 	bic.w	r2, r2, #32
 8003ac2:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6812      	ldr	r2, [r2, #0]
 8003ace:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8003ad2:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8003ad6:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6959      	ldr	r1, [r3, #20]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003aea:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003af2:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68da      	ldr	r2, [r3, #12]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	699a      	ldr	r2, [r3, #24]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	7c1a      	ldrb	r2, [r3, #16]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 0201 	orr.w	r2, r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40016100 	.word	0x40016100

08003b44 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b50:	2300      	movs	r3, #0
 8003b52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d02e      	beq.n	8003bbc <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003b64:	2bff      	cmp	r3, #255	@ 0xff
 8003b66:	d029      	beq.n	8003bbc <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	6812      	ldr	r2, [r2, #0]
 8003b72:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003b76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b7a:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d10d      	bne.n	8003b9e <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	021b      	lsls	r3, r3, #8
 8003b8c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003b90:	431a      	orrs	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	e00a      	b.n	8003bb4 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	6819      	ldr	r1, [r3, #0]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	021b      	lsls	r3, r3, #8
 8003ba8:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8003bba:	e001      	b.n	8003bc0 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003bc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	371c      	adds	r7, #28
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
	...

08003bd0 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d002      	beq.n	8003bec <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d102      	bne.n	8003bf2 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	75fb      	strb	r3, [r7, #23]
 8003bf0:	e064      	b.n	8003cbc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bfc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c00:	d002      	beq.n	8003c08 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	75fb      	strb	r3, [r7, #23]
 8003c06:	e059      	b.n	8003cbc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10e      	bne.n	8003c2e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10a      	bne.n	8003c2e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d105      	bne.n	8003c2e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d002      	beq.n	8003c2e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	75fb      	strb	r3, [r7, #23]
 8003c2c:	e046      	b.n	8003cbc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10b      	bne.n	8003c4e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d107      	bne.n	8003c4e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c42:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003c44:	2b20      	cmp	r3, #32
 8003c46:	d102      	bne.n	8003c4e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	75fb      	strb	r3, [r7, #23]
 8003c4c:	e036      	b.n	8003cbc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d004      	beq.n	8003c62 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d12a      	bne.n	8003cb8 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c66:	4a18      	ldr	r2, [pc, #96]	@ (8003cc8 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8003c68:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6e:	4a17      	ldr	r2, [pc, #92]	@ (8003ccc <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8003c70:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8003c78:	2b20      	cmp	r3, #32
 8003c7a:	d101      	bne.n	8003c80 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8003c7c:	4a14      	ldr	r2, [pc, #80]	@ (8003cd0 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8003c7e:	e000      	b.n	8003c82 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8003c80:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c86:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	331c      	adds	r3, #28
 8003c92:	4619      	mov	r1, r3
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f000 fa16 	bl	80040c8 <HAL_DMA_Start_IT>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d006      	beq.n	8003cb0 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	22ff      	movs	r2, #255	@ 0xff
 8003ca6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003cae:	e005      	b.n	8003cbc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f8bd 	bl	8003e30 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003cb6:	e001      	b.n	8003cbc <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8003cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3718      	adds	r7, #24
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	08003d59 	.word	0x08003d59
 8003ccc:	08003d75 	.word	0x08003d75
 8003cd0:	08003d3d 	.word	0x08003d3d

08003cd4 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d007      	beq.n	8003cfa <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d002      	beq.n	8003cfa <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
 8003cf8:	e007      	b.n	8003d0a <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f000 fa5d 	bl	80041be <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f8e9 	bl	8003edc <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d48:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f7ff ffe2 	bl	8003d14 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8003d50:	bf00      	nop
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d64:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f7fd fd48 	bl	80017fc <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8003d6c:	bf00      	nop
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2203      	movs	r2, #3
 8003d86:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f7ff ffcd 	bl	8003d28 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8003d8e:	bf00      	nop
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a1c      	ldr	r2, [pc, #112]	@ (8003e14 <DFSDM_GetChannelFromInstance+0x7c>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d102      	bne.n	8003dae <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003da8:	2300      	movs	r3, #0
 8003daa:	60fb      	str	r3, [r7, #12]
 8003dac:	e02b      	b.n	8003e06 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a19      	ldr	r2, [pc, #100]	@ (8003e18 <DFSDM_GetChannelFromInstance+0x80>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d102      	bne.n	8003dbc <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003db6:	2301      	movs	r3, #1
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	e024      	b.n	8003e06 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a17      	ldr	r2, [pc, #92]	@ (8003e1c <DFSDM_GetChannelFromInstance+0x84>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d102      	bne.n	8003dca <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	60fb      	str	r3, [r7, #12]
 8003dc8:	e01d      	b.n	8003e06 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a14      	ldr	r2, [pc, #80]	@ (8003e20 <DFSDM_GetChannelFromInstance+0x88>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d102      	bne.n	8003dd8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003dd2:	2304      	movs	r3, #4
 8003dd4:	60fb      	str	r3, [r7, #12]
 8003dd6:	e016      	b.n	8003e06 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a12      	ldr	r2, [pc, #72]	@ (8003e24 <DFSDM_GetChannelFromInstance+0x8c>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d102      	bne.n	8003de6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003de0:	2305      	movs	r3, #5
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	e00f      	b.n	8003e06 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a0f      	ldr	r2, [pc, #60]	@ (8003e28 <DFSDM_GetChannelFromInstance+0x90>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d102      	bne.n	8003df4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003dee:	2306      	movs	r3, #6
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	e008      	b.n	8003e06 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a0d      	ldr	r2, [pc, #52]	@ (8003e2c <DFSDM_GetChannelFromInstance+0x94>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d102      	bne.n	8003e02 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003dfc:	2307      	movs	r3, #7
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	e001      	b.n	8003e06 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003e02:	2303      	movs	r3, #3
 8003e04:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003e06:	68fb      	ldr	r3, [r7, #12]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	40016000 	.word	0x40016000
 8003e18:	40016020 	.word	0x40016020
 8003e1c:	40016040 	.word	0x40016040
 8003e20:	40016080 	.word	0x40016080
 8003e24:	400160a0 	.word	0x400160a0
 8003e28:	400160c0 	.word	0x400160c0
 8003e2c:	400160e0 	.word	0x400160e0

08003e30 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d108      	bne.n	8003e52 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	e033      	b.n	8003eba <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0201 	bic.w	r2, r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003e70:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0201 	orr.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003e88:	2b03      	cmp	r3, #3
 8003e8a:	d116      	bne.n	8003eba <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d107      	bne.n	8003ea4 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0202 	orr.w	r2, r2, #2
 8003ea2:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d102      	bne.n	8003eb4 <DFSDM_RegConvStart+0x84>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb2:	e000      	b.n	8003eb6 <DFSDM_RegConvStart+0x86>
 8003eb4:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <DFSDM_RegConvStart+0x98>
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	e000      	b.n	8003eca <DFSDM_RegConvStart+0x9a>
 8003ec8:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 0201 	bic.w	r2, r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d107      	bne.n	8003f0c <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8003f0a:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f042 0201 	orr.w	r2, r2, #1
 8003f1a:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003f22:	2b04      	cmp	r3, #4
 8003f24:	d116      	bne.n	8003f54 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d107      	bne.n	8003f3e <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0202 	orr.w	r2, r2, #2
 8003f3c:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d102      	bne.n	8003f4e <DFSDM_RegConvStop+0x72>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4c:	e000      	b.n	8003f50 <DFSDM_RegConvStop+0x74>
 8003f4e:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d101      	bne.n	8003f62 <DFSDM_RegConvStop+0x86>
 8003f5e:	2201      	movs	r2, #1
 8003f60:	e000      	b.n	8003f64 <DFSDM_RegConvStop+0x88>
 8003f62:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
	...

08003f78 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e08d      	b.n	80040a6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	4b47      	ldr	r3, [pc, #284]	@ (80040b0 <HAL_DMA_Init+0x138>)
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d80f      	bhi.n	8003fb6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	4b45      	ldr	r3, [pc, #276]	@ (80040b4 <HAL_DMA_Init+0x13c>)
 8003f9e:	4413      	add	r3, r2
 8003fa0:	4a45      	ldr	r2, [pc, #276]	@ (80040b8 <HAL_DMA_Init+0x140>)
 8003fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa6:	091b      	lsrs	r3, r3, #4
 8003fa8:	009a      	lsls	r2, r3, #2
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a42      	ldr	r2, [pc, #264]	@ (80040bc <HAL_DMA_Init+0x144>)
 8003fb2:	641a      	str	r2, [r3, #64]	@ 0x40
 8003fb4:	e00e      	b.n	8003fd4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	461a      	mov	r2, r3
 8003fbc:	4b40      	ldr	r3, [pc, #256]	@ (80040c0 <HAL_DMA_Init+0x148>)
 8003fbe:	4413      	add	r3, r2
 8003fc0:	4a3d      	ldr	r2, [pc, #244]	@ (80040b8 <HAL_DMA_Init+0x140>)
 8003fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc6:	091b      	lsrs	r3, r3, #4
 8003fc8:	009a      	lsls	r2, r3, #2
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a3c      	ldr	r2, [pc, #240]	@ (80040c4 <HAL_DMA_Init+0x14c>)
 8003fd2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003ff8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004004:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004010:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68fa      	ldr	r2, [r7, #12]
 8004024:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 fa12 	bl	8004450 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004034:	d102      	bne.n	800403c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004044:	b2d2      	uxtb	r2, r2
 8004046:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004050:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d010      	beq.n	800407c <HAL_DMA_Init+0x104>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	2b04      	cmp	r3, #4
 8004060:	d80c      	bhi.n	800407c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fa32 	bl	80044cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004078:	605a      	str	r2, [r3, #4]
 800407a:	e008      	b.n	800408e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40020407 	.word	0x40020407
 80040b4:	bffdfff8 	.word	0xbffdfff8
 80040b8:	cccccccd 	.word	0xcccccccd
 80040bc:	40020000 	.word	0x40020000
 80040c0:	bffdfbf8 	.word	0xbffdfbf8
 80040c4:	40020400 	.word	0x40020400

080040c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_DMA_Start_IT+0x20>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e066      	b.n	80041b6 <HAL_DMA_Start_IT+0xee>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d155      	bne.n	80041a8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2202      	movs	r2, #2
 8004100:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0201 	bic.w	r2, r2, #1
 8004118:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	68b9      	ldr	r1, [r7, #8]
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 f957 	bl	80043d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412a:	2b00      	cmp	r3, #0
 800412c:	d008      	beq.n	8004140 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f042 020e 	orr.w	r2, r2, #14
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	e00f      	b.n	8004160 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0204 	bic.w	r2, r2, #4
 800414e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 020a 	orr.w	r2, r2, #10
 800415e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d007      	beq.n	800417e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004178:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800417c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004182:	2b00      	cmp	r3, #0
 8004184:	d007      	beq.n	8004196 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004194:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f042 0201 	orr.w	r2, r2, #1
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	e005      	b.n	80041b4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80041b0:	2302      	movs	r3, #2
 80041b2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80041b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3718      	adds	r7, #24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041be:	b480      	push	{r7}
 80041c0:	b085      	sub	sp, #20
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041c6:	2300      	movs	r3, #0
 80041c8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d008      	beq.n	80041e8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2204      	movs	r2, #4
 80041da:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e040      	b.n	800426a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 020e 	bic.w	r2, r2, #14
 80041f6:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004202:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004206:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 0201 	bic.w	r2, r2, #1
 8004216:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421c:	f003 021c 	and.w	r2, r3, #28
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	2101      	movs	r1, #1
 8004226:	fa01 f202 	lsl.w	r2, r1, r2
 800422a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004234:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00c      	beq.n	8004258 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004248:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800424c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004256:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004268:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800426a:	4618      	mov	r0, r3
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b084      	sub	sp, #16
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	f003 031c 	and.w	r3, r3, #28
 8004296:	2204      	movs	r2, #4
 8004298:	409a      	lsls	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4013      	ands	r3, r2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d026      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x7a>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d021      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0320 	and.w	r3, r3, #32
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d107      	bne.n	80042ca <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0204 	bic.w	r2, r2, #4
 80042c8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ce:	f003 021c 	and.w	r2, r3, #28
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d6:	2104      	movs	r1, #4
 80042d8:	fa01 f202 	lsl.w	r2, r1, r2
 80042dc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d071      	beq.n	80043ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80042ee:	e06c      	b.n	80043ca <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f4:	f003 031c 	and.w	r3, r3, #28
 80042f8:	2202      	movs	r2, #2
 80042fa:	409a      	lsls	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4013      	ands	r3, r2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d02e      	beq.n	8004362 <HAL_DMA_IRQHandler+0xec>
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d029      	beq.n	8004362 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10b      	bne.n	8004334 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 020a 	bic.w	r2, r2, #10
 800432a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004338:	f003 021c 	and.w	r2, r3, #28
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004340:	2102      	movs	r1, #2
 8004342:	fa01 f202 	lsl.w	r2, r1, r2
 8004346:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	2b00      	cmp	r3, #0
 8004356:	d038      	beq.n	80043ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004360:	e033      	b.n	80043ca <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004366:	f003 031c 	and.w	r3, r3, #28
 800436a:	2208      	movs	r2, #8
 800436c:	409a      	lsls	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	4013      	ands	r3, r2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d02a      	beq.n	80043cc <HAL_DMA_IRQHandler+0x156>
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	f003 0308 	and.w	r3, r3, #8
 800437c:	2b00      	cmp	r3, #0
 800437e:	d025      	beq.n	80043cc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 020e 	bic.w	r2, r2, #14
 800438e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004394:	f003 021c 	and.w	r2, r3, #28
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439c:	2101      	movs	r1, #1
 800439e:	fa01 f202 	lsl.w	r2, r1, r2
 80043a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d004      	beq.n	80043cc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80043ca:	bf00      	nop
 80043cc:	bf00      	nop
}
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
 80043e0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80043ea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d004      	beq.n	80043fe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80043fc:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004402:	f003 021c 	and.w	r2, r3, #28
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	2101      	movs	r1, #1
 800440c:	fa01 f202 	lsl.w	r2, r1, r2
 8004410:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	2b10      	cmp	r3, #16
 8004420:	d108      	bne.n	8004434 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004432:	e007      	b.n	8004444 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	60da      	str	r2, [r3, #12]
}
 8004444:	bf00      	nop
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	461a      	mov	r2, r3
 800445e:	4b17      	ldr	r3, [pc, #92]	@ (80044bc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004460:	429a      	cmp	r2, r3
 8004462:	d80a      	bhi.n	800447a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004468:	089b      	lsrs	r3, r3, #2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004470:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6493      	str	r3, [r2, #72]	@ 0x48
 8004478:	e007      	b.n	800448a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447e:	089b      	lsrs	r3, r3, #2
 8004480:	009a      	lsls	r2, r3, #2
 8004482:	4b0f      	ldr	r3, [pc, #60]	@ (80044c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004484:	4413      	add	r3, r2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	b2db      	uxtb	r3, r3
 8004490:	3b08      	subs	r3, #8
 8004492:	4a0c      	ldr	r2, [pc, #48]	@ (80044c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004494:	fba2 2303 	umull	r2, r3, r2, r3
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a0a      	ldr	r2, [pc, #40]	@ (80044c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80044a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f003 031f 	and.w	r3, r3, #31
 80044a8:	2201      	movs	r2, #1
 80044aa:	409a      	lsls	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80044b0:	bf00      	nop
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	40020407 	.word	0x40020407
 80044c0:	4002081c 	.word	0x4002081c
 80044c4:	cccccccd 	.word	0xcccccccd
 80044c8:	40020880 	.word	0x40020880

080044cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4b0b      	ldr	r3, [pc, #44]	@ (800450c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80044e0:	4413      	add	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	461a      	mov	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a08      	ldr	r2, [pc, #32]	@ (8004510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80044ee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	3b01      	subs	r3, #1
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2201      	movs	r2, #1
 80044fa:	409a      	lsls	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004500:	bf00      	nop
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	1000823f 	.word	0x1000823f
 8004510:	40020940 	.word	0x40020940

08004514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004514:	b480      	push	{r7}
 8004516:	b087      	sub	sp, #28
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800451e:	2300      	movs	r3, #0
 8004520:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004522:	e166      	b.n	80047f2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	2101      	movs	r1, #1
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	fa01 f303 	lsl.w	r3, r1, r3
 8004530:	4013      	ands	r3, r2
 8004532:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 8158 	beq.w	80047ec <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	2b01      	cmp	r3, #1
 8004546:	d005      	beq.n	8004554 <HAL_GPIO_Init+0x40>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f003 0303 	and.w	r3, r3, #3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d130      	bne.n	80045b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	005b      	lsls	r3, r3, #1
 800455e:	2203      	movs	r2, #3
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	43db      	mvns	r3, r3
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	4013      	ands	r3, r2
 800456a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	4313      	orrs	r3, r2
 800457c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800458a:	2201      	movs	r2, #1
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	fa02 f303 	lsl.w	r3, r2, r3
 8004592:	43db      	mvns	r3, r3
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4013      	ands	r3, r2
 8004598:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	091b      	lsrs	r3, r3, #4
 80045a0:	f003 0201 	and.w	r2, r3, #1
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f003 0303 	and.w	r3, r3, #3
 80045be:	2b03      	cmp	r3, #3
 80045c0:	d017      	beq.n	80045f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	2203      	movs	r2, #3
 80045ce:	fa02 f303 	lsl.w	r3, r2, r3
 80045d2:	43db      	mvns	r3, r3
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	4013      	ands	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	689a      	ldr	r2, [r3, #8]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	fa02 f303 	lsl.w	r3, r2, r3
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f003 0303 	and.w	r3, r3, #3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d123      	bne.n	8004646 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	08da      	lsrs	r2, r3, #3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	3208      	adds	r2, #8
 8004606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800460a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	220f      	movs	r2, #15
 8004616:	fa02 f303 	lsl.w	r3, r2, r3
 800461a:	43db      	mvns	r3, r3
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4013      	ands	r3, r2
 8004620:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	f003 0307 	and.w	r3, r3, #7
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	fa02 f303 	lsl.w	r3, r2, r3
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	4313      	orrs	r3, r2
 8004636:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	08da      	lsrs	r2, r3, #3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3208      	adds	r2, #8
 8004640:	6939      	ldr	r1, [r7, #16]
 8004642:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	2203      	movs	r2, #3
 8004652:	fa02 f303 	lsl.w	r3, r2, r3
 8004656:	43db      	mvns	r3, r3
 8004658:	693a      	ldr	r2, [r7, #16]
 800465a:	4013      	ands	r3, r2
 800465c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f003 0203 	and.w	r2, r3, #3
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	fa02 f303 	lsl.w	r3, r2, r3
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4313      	orrs	r3, r2
 8004672:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 80b2 	beq.w	80047ec <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004688:	4b61      	ldr	r3, [pc, #388]	@ (8004810 <HAL_GPIO_Init+0x2fc>)
 800468a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800468c:	4a60      	ldr	r2, [pc, #384]	@ (8004810 <HAL_GPIO_Init+0x2fc>)
 800468e:	f043 0301 	orr.w	r3, r3, #1
 8004692:	6613      	str	r3, [r2, #96]	@ 0x60
 8004694:	4b5e      	ldr	r3, [pc, #376]	@ (8004810 <HAL_GPIO_Init+0x2fc>)
 8004696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046a0:	4a5c      	ldr	r2, [pc, #368]	@ (8004814 <HAL_GPIO_Init+0x300>)
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	089b      	lsrs	r3, r3, #2
 80046a6:	3302      	adds	r3, #2
 80046a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f003 0303 	and.w	r3, r3, #3
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	220f      	movs	r2, #15
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	43db      	mvns	r3, r3
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4013      	ands	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80046ca:	d02b      	beq.n	8004724 <HAL_GPIO_Init+0x210>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a52      	ldr	r2, [pc, #328]	@ (8004818 <HAL_GPIO_Init+0x304>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d025      	beq.n	8004720 <HAL_GPIO_Init+0x20c>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a51      	ldr	r2, [pc, #324]	@ (800481c <HAL_GPIO_Init+0x308>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d01f      	beq.n	800471c <HAL_GPIO_Init+0x208>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a50      	ldr	r2, [pc, #320]	@ (8004820 <HAL_GPIO_Init+0x30c>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d019      	beq.n	8004718 <HAL_GPIO_Init+0x204>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a4f      	ldr	r2, [pc, #316]	@ (8004824 <HAL_GPIO_Init+0x310>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d013      	beq.n	8004714 <HAL_GPIO_Init+0x200>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a4e      	ldr	r2, [pc, #312]	@ (8004828 <HAL_GPIO_Init+0x314>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00d      	beq.n	8004710 <HAL_GPIO_Init+0x1fc>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a4d      	ldr	r2, [pc, #308]	@ (800482c <HAL_GPIO_Init+0x318>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d007      	beq.n	800470c <HAL_GPIO_Init+0x1f8>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a4c      	ldr	r2, [pc, #304]	@ (8004830 <HAL_GPIO_Init+0x31c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d101      	bne.n	8004708 <HAL_GPIO_Init+0x1f4>
 8004704:	2307      	movs	r3, #7
 8004706:	e00e      	b.n	8004726 <HAL_GPIO_Init+0x212>
 8004708:	2308      	movs	r3, #8
 800470a:	e00c      	b.n	8004726 <HAL_GPIO_Init+0x212>
 800470c:	2306      	movs	r3, #6
 800470e:	e00a      	b.n	8004726 <HAL_GPIO_Init+0x212>
 8004710:	2305      	movs	r3, #5
 8004712:	e008      	b.n	8004726 <HAL_GPIO_Init+0x212>
 8004714:	2304      	movs	r3, #4
 8004716:	e006      	b.n	8004726 <HAL_GPIO_Init+0x212>
 8004718:	2303      	movs	r3, #3
 800471a:	e004      	b.n	8004726 <HAL_GPIO_Init+0x212>
 800471c:	2302      	movs	r3, #2
 800471e:	e002      	b.n	8004726 <HAL_GPIO_Init+0x212>
 8004720:	2301      	movs	r3, #1
 8004722:	e000      	b.n	8004726 <HAL_GPIO_Init+0x212>
 8004724:	2300      	movs	r3, #0
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	f002 0203 	and.w	r2, r2, #3
 800472c:	0092      	lsls	r2, r2, #2
 800472e:	4093      	lsls	r3, r2
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	4313      	orrs	r3, r2
 8004734:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004736:	4937      	ldr	r1, [pc, #220]	@ (8004814 <HAL_GPIO_Init+0x300>)
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	089b      	lsrs	r3, r3, #2
 800473c:	3302      	adds	r3, #2
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004744:	4b3b      	ldr	r3, [pc, #236]	@ (8004834 <HAL_GPIO_Init+0x320>)
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	43db      	mvns	r3, r3
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	4013      	ands	r3, r2
 8004752:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004760:	693a      	ldr	r2, [r7, #16]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	4313      	orrs	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004768:	4a32      	ldr	r2, [pc, #200]	@ (8004834 <HAL_GPIO_Init+0x320>)
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800476e:	4b31      	ldr	r3, [pc, #196]	@ (8004834 <HAL_GPIO_Init+0x320>)
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	43db      	mvns	r3, r3
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4013      	ands	r3, r2
 800477c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004792:	4a28      	ldr	r2, [pc, #160]	@ (8004834 <HAL_GPIO_Init+0x320>)
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004798:	4b26      	ldr	r3, [pc, #152]	@ (8004834 <HAL_GPIO_Init+0x320>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	43db      	mvns	r3, r3
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4013      	ands	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80047bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004834 <HAL_GPIO_Init+0x320>)
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80047c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004834 <HAL_GPIO_Init+0x320>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	43db      	mvns	r3, r3
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	4013      	ands	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047e6:	4a13      	ldr	r2, [pc, #76]	@ (8004834 <HAL_GPIO_Init+0x320>)
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	3301      	adds	r3, #1
 80047f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	fa22 f303 	lsr.w	r3, r2, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f47f ae91 	bne.w	8004524 <HAL_GPIO_Init+0x10>
  }
}
 8004802:	bf00      	nop
 8004804:	bf00      	nop
 8004806:	371c      	adds	r7, #28
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	40021000 	.word	0x40021000
 8004814:	40010000 	.word	0x40010000
 8004818:	48000400 	.word	0x48000400
 800481c:	48000800 	.word	0x48000800
 8004820:	48000c00 	.word	0x48000c00
 8004824:	48001000 	.word	0x48001000
 8004828:	48001400 	.word	0x48001400
 800482c:	48001800 	.word	0x48001800
 8004830:	48001c00 	.word	0x48001c00
 8004834:	40010400 	.word	0x40010400

08004838 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004846:	e0c9      	b.n	80049dc <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004848:	2201      	movs	r2, #1
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	683a      	ldr	r2, [r7, #0]
 8004852:	4013      	ands	r3, r2
 8004854:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	2b00      	cmp	r3, #0
 800485a:	f000 80bc 	beq.w	80049d6 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800485e:	4a66      	ldr	r2, [pc, #408]	@ (80049f8 <HAL_GPIO_DeInit+0x1c0>)
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	089b      	lsrs	r3, r3, #2
 8004864:	3302      	adds	r3, #2
 8004866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800486a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f003 0303 	and.w	r3, r3, #3
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	220f      	movs	r2, #15
 8004876:	fa02 f303 	lsl.w	r3, r2, r3
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4013      	ands	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004886:	d02b      	beq.n	80048e0 <HAL_GPIO_DeInit+0xa8>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a5c      	ldr	r2, [pc, #368]	@ (80049fc <HAL_GPIO_DeInit+0x1c4>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d025      	beq.n	80048dc <HAL_GPIO_DeInit+0xa4>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a5b      	ldr	r2, [pc, #364]	@ (8004a00 <HAL_GPIO_DeInit+0x1c8>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d01f      	beq.n	80048d8 <HAL_GPIO_DeInit+0xa0>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a5a      	ldr	r2, [pc, #360]	@ (8004a04 <HAL_GPIO_DeInit+0x1cc>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d019      	beq.n	80048d4 <HAL_GPIO_DeInit+0x9c>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a59      	ldr	r2, [pc, #356]	@ (8004a08 <HAL_GPIO_DeInit+0x1d0>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d013      	beq.n	80048d0 <HAL_GPIO_DeInit+0x98>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a58      	ldr	r2, [pc, #352]	@ (8004a0c <HAL_GPIO_DeInit+0x1d4>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d00d      	beq.n	80048cc <HAL_GPIO_DeInit+0x94>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a57      	ldr	r2, [pc, #348]	@ (8004a10 <HAL_GPIO_DeInit+0x1d8>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d007      	beq.n	80048c8 <HAL_GPIO_DeInit+0x90>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a56      	ldr	r2, [pc, #344]	@ (8004a14 <HAL_GPIO_DeInit+0x1dc>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d101      	bne.n	80048c4 <HAL_GPIO_DeInit+0x8c>
 80048c0:	2307      	movs	r3, #7
 80048c2:	e00e      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048c4:	2308      	movs	r3, #8
 80048c6:	e00c      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048c8:	2306      	movs	r3, #6
 80048ca:	e00a      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048cc:	2305      	movs	r3, #5
 80048ce:	e008      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048d0:	2304      	movs	r3, #4
 80048d2:	e006      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048d4:	2303      	movs	r3, #3
 80048d6:	e004      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048d8:	2302      	movs	r3, #2
 80048da:	e002      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <HAL_GPIO_DeInit+0xaa>
 80048e0:	2300      	movs	r3, #0
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	f002 0203 	and.w	r2, r2, #3
 80048e8:	0092      	lsls	r2, r2, #2
 80048ea:	4093      	lsls	r3, r2
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d132      	bne.n	8004958 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80048f2:	4b49      	ldr	r3, [pc, #292]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	43db      	mvns	r3, r3
 80048fa:	4947      	ldr	r1, [pc, #284]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 80048fc:	4013      	ands	r3, r2
 80048fe:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004900:	4b45      	ldr	r3, [pc, #276]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	43db      	mvns	r3, r3
 8004908:	4943      	ldr	r1, [pc, #268]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 800490a:	4013      	ands	r3, r2
 800490c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800490e:	4b42      	ldr	r3, [pc, #264]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 8004910:	68da      	ldr	r2, [r3, #12]
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	43db      	mvns	r3, r3
 8004916:	4940      	ldr	r1, [pc, #256]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 8004918:	4013      	ands	r3, r2
 800491a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800491c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	43db      	mvns	r3, r3
 8004924:	493c      	ldr	r1, [pc, #240]	@ (8004a18 <HAL_GPIO_DeInit+0x1e0>)
 8004926:	4013      	ands	r3, r2
 8004928:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f003 0303 	and.w	r3, r3, #3
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	220f      	movs	r2, #15
 8004934:	fa02 f303 	lsl.w	r3, r2, r3
 8004938:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800493a:	4a2f      	ldr	r2, [pc, #188]	@ (80049f8 <HAL_GPIO_DeInit+0x1c0>)
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	089b      	lsrs	r3, r3, #2
 8004940:	3302      	adds	r3, #2
 8004942:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	43da      	mvns	r2, r3
 800494a:	482b      	ldr	r0, [pc, #172]	@ (80049f8 <HAL_GPIO_DeInit+0x1c0>)
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	089b      	lsrs	r3, r3, #2
 8004950:	400a      	ands	r2, r1
 8004952:	3302      	adds	r3, #2
 8004954:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	2103      	movs	r1, #3
 8004962:	fa01 f303 	lsl.w	r3, r1, r3
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	08da      	lsrs	r2, r3, #3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	3208      	adds	r2, #8
 8004974:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	220f      	movs	r2, #15
 8004982:	fa02 f303 	lsl.w	r3, r2, r3
 8004986:	43db      	mvns	r3, r3
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	08d2      	lsrs	r2, r2, #3
 800498c:	4019      	ands	r1, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	3208      	adds	r2, #8
 8004992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	2103      	movs	r1, #3
 80049a0:	fa01 f303 	lsl.w	r3, r1, r3
 80049a4:	43db      	mvns	r3, r3
 80049a6:	401a      	ands	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	2101      	movs	r1, #1
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	fa01 f303 	lsl.w	r3, r1, r3
 80049b8:	43db      	mvns	r3, r3
 80049ba:	401a      	ands	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68da      	ldr	r2, [r3, #12]
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	005b      	lsls	r3, r3, #1
 80049c8:	2103      	movs	r1, #3
 80049ca:	fa01 f303 	lsl.w	r3, r1, r3
 80049ce:	43db      	mvns	r3, r3
 80049d0:	401a      	ands	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	3301      	adds	r3, #1
 80049da:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	fa22 f303 	lsr.w	r3, r2, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f47f af2f 	bne.w	8004848 <HAL_GPIO_DeInit+0x10>
  }
}
 80049ea:	bf00      	nop
 80049ec:	bf00      	nop
 80049ee:	371c      	adds	r7, #28
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr
 80049f8:	40010000 	.word	0x40010000
 80049fc:	48000400 	.word	0x48000400
 8004a00:	48000800 	.word	0x48000800
 8004a04:	48000c00 	.word	0x48000c00
 8004a08:	48001000 	.word	0x48001000
 8004a0c:	48001400 	.word	0x48001400
 8004a10:	48001800 	.word	0x48001800
 8004a14:	48001c00 	.word	0x48001c00
 8004a18:	40010400 	.word	0x40010400

08004a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	807b      	strh	r3, [r7, #2]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a2c:	787b      	ldrb	r3, [r7, #1]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a32:	887a      	ldrh	r2, [r7, #2]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a38:	e002      	b.n	8004a40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a3a:	887a      	ldrh	r2, [r7, #2]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	4603      	mov	r3, r0
 8004a54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a56:	4b08      	ldr	r3, [pc, #32]	@ (8004a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a58:	695a      	ldr	r2, [r3, #20]
 8004a5a:	88fb      	ldrh	r3, [r7, #6]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d006      	beq.n	8004a70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a62:	4a05      	ldr	r2, [pc, #20]	@ (8004a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a64:	88fb      	ldrh	r3, [r7, #6]
 8004a66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a68:	88fb      	ldrh	r3, [r7, #6]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fc fef8 	bl	8001860 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a70:	bf00      	nop
 8004a72:	3708      	adds	r7, #8
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40010400 	.word	0x40010400

08004a7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e08d      	b.n	8004baa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fd fdbc 	bl	8002620 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2224      	movs	r2, #36	@ 0x24
 8004aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0201 	bic.w	r2, r2, #1
 8004abe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685a      	ldr	r2, [r3, #4]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004acc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689a      	ldr	r2, [r3, #8]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004adc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d107      	bne.n	8004af6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689a      	ldr	r2, [r3, #8]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004af2:	609a      	str	r2, [r3, #8]
 8004af4:	e006      	b.n	8004b04 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004b02:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d108      	bne.n	8004b1e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b1a:	605a      	str	r2, [r3, #4]
 8004b1c:	e007      	b.n	8004b2e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	685a      	ldr	r2, [r3, #4]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b2c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	6812      	ldr	r2, [r2, #0]
 8004b38:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004b3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b40:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68da      	ldr	r2, [r3, #12]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b50:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	69d9      	ldr	r1, [r3, #28]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1a      	ldr	r2, [r3, #32]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0201 	orr.w	r2, r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2220      	movs	r2, #32
 8004b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3708      	adds	r7, #8
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	b082      	sub	sp, #8
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e021      	b.n	8004c08 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2224      	movs	r2, #36	@ 0x24
 8004bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f022 0201 	bic.w	r2, r2, #1
 8004bda:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f7fd fd7d 	bl	80026dc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3708      	adds	r7, #8
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b088      	sub	sp, #32
 8004c14:	af02      	add	r7, sp, #8
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	4608      	mov	r0, r1
 8004c1a:	4611      	mov	r1, r2
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	4603      	mov	r3, r0
 8004c20:	817b      	strh	r3, [r7, #10]
 8004c22:	460b      	mov	r3, r1
 8004c24:	813b      	strh	r3, [r7, #8]
 8004c26:	4613      	mov	r3, r2
 8004c28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	2b20      	cmp	r3, #32
 8004c34:	f040 80f9 	bne.w	8004e2a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c38:	6a3b      	ldr	r3, [r7, #32]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d002      	beq.n	8004c44 <HAL_I2C_Mem_Write+0x34>
 8004c3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d105      	bne.n	8004c50 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c4a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e0ed      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d101      	bne.n	8004c5e <HAL_I2C_Mem_Write+0x4e>
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	e0e6      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004c66:	f7fe f969 	bl	8002f3c <HAL_GetTick>
 8004c6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	9300      	str	r3, [sp, #0]
 8004c70:	2319      	movs	r3, #25
 8004c72:	2201      	movs	r2, #1
 8004c74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f000 fac3 	bl	8005204 <I2C_WaitOnFlagUntilTimeout>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e0d1      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2221      	movs	r2, #33	@ 0x21
 8004c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2240      	movs	r2, #64	@ 0x40
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6a3a      	ldr	r2, [r7, #32]
 8004ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ca8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cb0:	88f8      	ldrh	r0, [r7, #6]
 8004cb2:	893a      	ldrh	r2, [r7, #8]
 8004cb4:	8979      	ldrh	r1, [r7, #10]
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	9301      	str	r3, [sp, #4]
 8004cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cbc:	9300      	str	r3, [sp, #0]
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 f9d3 	bl	800506c <I2C_RequestMemoryWrite>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d005      	beq.n	8004cd8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e0a9      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	2bff      	cmp	r3, #255	@ 0xff
 8004ce0:	d90e      	bls.n	8004d00 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	22ff      	movs	r2, #255	@ 0xff
 8004ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	8979      	ldrh	r1, [r7, #10]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fc47 	bl	800558c <I2C_TransferConfig>
 8004cfe:	e00f      	b.n	8004d20 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d0e:	b2da      	uxtb	r2, r3
 8004d10:	8979      	ldrh	r1, [r7, #10]
 8004d12:	2300      	movs	r3, #0
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f000 fc36 	bl	800558c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f000 fac6 	bl	80052b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e07b      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d38:	781a      	ldrb	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d44:	1c5a      	adds	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	3b01      	subs	r3, #1
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d034      	beq.n	8004dd8 <HAL_I2C_Mem_Write+0x1c8>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d130      	bne.n	8004dd8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	2180      	movs	r1, #128	@ 0x80
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 fa3f 	bl	8005204 <I2C_WaitOnFlagUntilTimeout>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d001      	beq.n	8004d90 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e04d      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2bff      	cmp	r3, #255	@ 0xff
 8004d98:	d90e      	bls.n	8004db8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	22ff      	movs	r2, #255	@ 0xff
 8004d9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da4:	b2da      	uxtb	r2, r3
 8004da6:	8979      	ldrh	r1, [r7, #10]
 8004da8:	2300      	movs	r3, #0
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f000 fbeb 	bl	800558c <I2C_TransferConfig>
 8004db6:	e00f      	b.n	8004dd8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dbc:	b29a      	uxth	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	8979      	ldrh	r1, [r7, #10]
 8004dca:	2300      	movs	r3, #0
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 fbda 	bl	800558c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d19e      	bne.n	8004d20 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 faac 	bl	8005344 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e01a      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6859      	ldr	r1, [r3, #4]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	4b0a      	ldr	r3, [pc, #40]	@ (8004e34 <HAL_I2C_Mem_Write+0x224>)
 8004e0a:	400b      	ands	r3, r1
 8004e0c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e26:	2300      	movs	r3, #0
 8004e28:	e000      	b.n	8004e2c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004e2a:	2302      	movs	r3, #2
  }
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3718      	adds	r7, #24
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	fe00e800 	.word	0xfe00e800

08004e38 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b088      	sub	sp, #32
 8004e3c:	af02      	add	r7, sp, #8
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	4608      	mov	r0, r1
 8004e42:	4611      	mov	r1, r2
 8004e44:	461a      	mov	r2, r3
 8004e46:	4603      	mov	r3, r0
 8004e48:	817b      	strh	r3, [r7, #10]
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	813b      	strh	r3, [r7, #8]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	f040 80fd 	bne.w	800505a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e60:	6a3b      	ldr	r3, [r7, #32]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d002      	beq.n	8004e6c <HAL_I2C_Mem_Read+0x34>
 8004e66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d105      	bne.n	8004e78 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e72:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e0f1      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_I2C_Mem_Read+0x4e>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e0ea      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e8e:	f7fe f855 	bl	8002f3c <HAL_GetTick>
 8004e92:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	2319      	movs	r3, #25
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f000 f9af 	bl	8005204 <I2C_WaitOnFlagUntilTimeout>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d001      	beq.n	8004eb0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e0d5      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2222      	movs	r2, #34	@ 0x22
 8004eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2240      	movs	r2, #64	@ 0x40
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6a3a      	ldr	r2, [r7, #32]
 8004eca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ed0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ed8:	88f8      	ldrh	r0, [r7, #6]
 8004eda:	893a      	ldrh	r2, [r7, #8]
 8004edc:	8979      	ldrh	r1, [r7, #10]
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	9301      	str	r3, [sp, #4]
 8004ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ee4:	9300      	str	r3, [sp, #0]
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 f913 	bl	8005114 <I2C_RequestMemoryRead>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d005      	beq.n	8004f00 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e0ad      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	2bff      	cmp	r3, #255	@ 0xff
 8004f08:	d90e      	bls.n	8004f28 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	8979      	ldrh	r1, [r7, #10]
 8004f18:	4b52      	ldr	r3, [pc, #328]	@ (8005064 <HAL_I2C_Mem_Read+0x22c>)
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 fb33 	bl	800558c <I2C_TransferConfig>
 8004f26:	e00f      	b.n	8004f48 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	8979      	ldrh	r1, [r7, #10]
 8004f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8005064 <HAL_I2C_Mem_Read+0x22c>)
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 fb22 	bl	800558c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	9300      	str	r3, [sp, #0]
 8004f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4e:	2200      	movs	r2, #0
 8004f50:	2104      	movs	r1, #4
 8004f52:	68f8      	ldr	r0, [r7, #12]
 8004f54:	f000 f956 	bl	8005204 <I2C_WaitOnFlagUntilTimeout>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e07c      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	b2d2      	uxtb	r2, r2
 8004f6e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f74:	1c5a      	adds	r2, r3, #1
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d034      	beq.n	8005008 <HAL_I2C_Mem_Read+0x1d0>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d130      	bne.n	8005008 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fac:	2200      	movs	r2, #0
 8004fae:	2180      	movs	r1, #128	@ 0x80
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f000 f927 	bl	8005204 <I2C_WaitOnFlagUntilTimeout>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d001      	beq.n	8004fc0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e04d      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2bff      	cmp	r3, #255	@ 0xff
 8004fc8:	d90e      	bls.n	8004fe8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	8979      	ldrh	r1, [r7, #10]
 8004fd8:	2300      	movs	r3, #0
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 fad3 	bl	800558c <I2C_TransferConfig>
 8004fe6:	e00f      	b.n	8005008 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	8979      	ldrh	r1, [r7, #10]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	9300      	str	r3, [sp, #0]
 8004ffe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 fac2 	bl	800558c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500c:	b29b      	uxth	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d19a      	bne.n	8004f48 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 f994 	bl	8005344 <I2C_WaitOnSTOPFlagUntilTimeout>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e01a      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2220      	movs	r2, #32
 800502c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6859      	ldr	r1, [r3, #4]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	4b0b      	ldr	r3, [pc, #44]	@ (8005068 <HAL_I2C_Mem_Read+0x230>)
 800503a:	400b      	ands	r3, r1
 800503c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2220      	movs	r2, #32
 8005042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	e000      	b.n	800505c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800505a:	2302      	movs	r3, #2
  }
}
 800505c:	4618      	mov	r0, r3
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	80002400 	.word	0x80002400
 8005068:	fe00e800 	.word	0xfe00e800

0800506c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af02      	add	r7, sp, #8
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	4608      	mov	r0, r1
 8005076:	4611      	mov	r1, r2
 8005078:	461a      	mov	r2, r3
 800507a:	4603      	mov	r3, r0
 800507c:	817b      	strh	r3, [r7, #10]
 800507e:	460b      	mov	r3, r1
 8005080:	813b      	strh	r3, [r7, #8]
 8005082:	4613      	mov	r3, r2
 8005084:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005086:	88fb      	ldrh	r3, [r7, #6]
 8005088:	b2da      	uxtb	r2, r3
 800508a:	8979      	ldrh	r1, [r7, #10]
 800508c:	4b20      	ldr	r3, [pc, #128]	@ (8005110 <I2C_RequestMemoryWrite+0xa4>)
 800508e:	9300      	str	r3, [sp, #0]
 8005090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 fa79 	bl	800558c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800509a:	69fa      	ldr	r2, [r7, #28]
 800509c:	69b9      	ldr	r1, [r7, #24]
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 f909 	bl	80052b6 <I2C_WaitOnTXISFlagUntilTimeout>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d001      	beq.n	80050ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e02c      	b.n	8005108 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050ae:	88fb      	ldrh	r3, [r7, #6]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d105      	bne.n	80050c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050b4:	893b      	ldrh	r3, [r7, #8]
 80050b6:	b2da      	uxtb	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80050be:	e015      	b.n	80050ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80050c0:	893b      	ldrh	r3, [r7, #8]
 80050c2:	0a1b      	lsrs	r3, r3, #8
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ce:	69fa      	ldr	r2, [r7, #28]
 80050d0:	69b9      	ldr	r1, [r7, #24]
 80050d2:	68f8      	ldr	r0, [r7, #12]
 80050d4:	f000 f8ef 	bl	80052b6 <I2C_WaitOnTXISFlagUntilTimeout>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e012      	b.n	8005108 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050e2:	893b      	ldrh	r3, [r7, #8]
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	2200      	movs	r2, #0
 80050f4:	2180      	movs	r1, #128	@ 0x80
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 f884 	bl	8005204 <I2C_WaitOnFlagUntilTimeout>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d001      	beq.n	8005106 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e000      	b.n	8005108 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	80002000 	.word	0x80002000

08005114 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b086      	sub	sp, #24
 8005118:	af02      	add	r7, sp, #8
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	4608      	mov	r0, r1
 800511e:	4611      	mov	r1, r2
 8005120:	461a      	mov	r2, r3
 8005122:	4603      	mov	r3, r0
 8005124:	817b      	strh	r3, [r7, #10]
 8005126:	460b      	mov	r3, r1
 8005128:	813b      	strh	r3, [r7, #8]
 800512a:	4613      	mov	r3, r2
 800512c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800512e:	88fb      	ldrh	r3, [r7, #6]
 8005130:	b2da      	uxtb	r2, r3
 8005132:	8979      	ldrh	r1, [r7, #10]
 8005134:	4b20      	ldr	r3, [pc, #128]	@ (80051b8 <I2C_RequestMemoryRead+0xa4>)
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	2300      	movs	r3, #0
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 fa26 	bl	800558c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005140:	69fa      	ldr	r2, [r7, #28]
 8005142:	69b9      	ldr	r1, [r7, #24]
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 f8b6 	bl	80052b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e02c      	b.n	80051ae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005154:	88fb      	ldrh	r3, [r7, #6]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d105      	bne.n	8005166 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800515a:	893b      	ldrh	r3, [r7, #8]
 800515c:	b2da      	uxtb	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	629a      	str	r2, [r3, #40]	@ 0x28
 8005164:	e015      	b.n	8005192 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005166:	893b      	ldrh	r3, [r7, #8]
 8005168:	0a1b      	lsrs	r3, r3, #8
 800516a:	b29b      	uxth	r3, r3
 800516c:	b2da      	uxtb	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005174:	69fa      	ldr	r2, [r7, #28]
 8005176:	69b9      	ldr	r1, [r7, #24]
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 f89c 	bl	80052b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e012      	b.n	80051ae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005188:	893b      	ldrh	r3, [r7, #8]
 800518a:	b2da      	uxtb	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	2200      	movs	r2, #0
 800519a:	2140      	movs	r1, #64	@ 0x40
 800519c:	68f8      	ldr	r0, [r7, #12]
 800519e:	f000 f831 	bl	8005204 <I2C_WaitOnFlagUntilTimeout>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e000      	b.n	80051ae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	80002000 	.word	0x80002000

080051bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	d103      	bne.n	80051da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2200      	movs	r2, #0
 80051d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d007      	beq.n	80051f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699a      	ldr	r2, [r3, #24]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	619a      	str	r2, [r3, #24]
  }
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	4613      	mov	r3, r2
 8005212:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005214:	e03b      	b.n	800528e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	6839      	ldr	r1, [r7, #0]
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 f8d6 	bl	80053cc <I2C_IsErrorOccurred>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e041      	b.n	80052ae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005230:	d02d      	beq.n	800528e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005232:	f7fd fe83 	bl	8002f3c <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	429a      	cmp	r2, r3
 8005240:	d302      	bcc.n	8005248 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d122      	bne.n	800528e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699a      	ldr	r2, [r3, #24]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4013      	ands	r3, r2
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	429a      	cmp	r2, r3
 8005256:	bf0c      	ite	eq
 8005258:	2301      	moveq	r3, #1
 800525a:	2300      	movne	r3, #0
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	429a      	cmp	r2, r3
 8005264:	d113      	bne.n	800528e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800526a:	f043 0220 	orr.w	r2, r3, #32
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e00f      	b.n	80052ae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	699a      	ldr	r2, [r3, #24]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	4013      	ands	r3, r2
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	429a      	cmp	r2, r3
 800529c:	bf0c      	ite	eq
 800529e:	2301      	moveq	r3, #1
 80052a0:	2300      	movne	r3, #0
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	461a      	mov	r2, r3
 80052a6:	79fb      	ldrb	r3, [r7, #7]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d0b4      	beq.n	8005216 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b084      	sub	sp, #16
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	60f8      	str	r0, [r7, #12]
 80052be:	60b9      	str	r1, [r7, #8]
 80052c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052c2:	e033      	b.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	68b9      	ldr	r1, [r7, #8]
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f000 f87f 	bl	80053cc <I2C_IsErrorOccurred>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e031      	b.n	800533c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052de:	d025      	beq.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052e0:	f7fd fe2c 	bl	8002f3c <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d302      	bcc.n	80052f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d11a      	bne.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b02      	cmp	r3, #2
 8005302:	d013      	beq.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005308:	f043 0220 	orr.w	r2, r3, #32
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e007      	b.n	800533c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b02      	cmp	r3, #2
 8005338:	d1c4      	bne.n	80052c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005350:	e02f      	b.n	80053b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	68b9      	ldr	r1, [r7, #8]
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f000 f838 	bl	80053cc <I2C_IsErrorOccurred>
 800535c:	4603      	mov	r3, r0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d001      	beq.n	8005366 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e02d      	b.n	80053c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005366:	f7fd fde9 	bl	8002f3c <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	429a      	cmp	r2, r3
 8005374:	d302      	bcc.n	800537c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d11a      	bne.n	80053b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	f003 0320 	and.w	r3, r3, #32
 8005386:	2b20      	cmp	r3, #32
 8005388:	d013      	beq.n	80053b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800538e:	f043 0220 	orr.w	r2, r3, #32
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2220      	movs	r2, #32
 800539a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e007      	b.n	80053c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b20      	cmp	r3, #32
 80053be:	d1c8      	bne.n	8005352 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
	...

080053cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b08a      	sub	sp, #40	@ 0x28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053d8:	2300      	movs	r3, #0
 80053da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80053e6:	2300      	movs	r3, #0
 80053e8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	f003 0310 	and.w	r3, r3, #16
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d068      	beq.n	80054ca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2210      	movs	r2, #16
 80053fe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005400:	e049      	b.n	8005496 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005408:	d045      	beq.n	8005496 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800540a:	f7fd fd97 	bl	8002f3c <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	429a      	cmp	r2, r3
 8005418:	d302      	bcc.n	8005420 <I2C_IsErrorOccurred+0x54>
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d13a      	bne.n	8005496 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800542a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005432:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800543e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005442:	d121      	bne.n	8005488 <I2C_IsErrorOccurred+0xbc>
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800544a:	d01d      	beq.n	8005488 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800544c:	7cfb      	ldrb	r3, [r7, #19]
 800544e:	2b20      	cmp	r3, #32
 8005450:	d01a      	beq.n	8005488 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	685a      	ldr	r2, [r3, #4]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005460:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005462:	f7fd fd6b 	bl	8002f3c <HAL_GetTick>
 8005466:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005468:	e00e      	b.n	8005488 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800546a:	f7fd fd67 	bl	8002f3c <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	2b19      	cmp	r3, #25
 8005476:	d907      	bls.n	8005488 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005478:	6a3b      	ldr	r3, [r7, #32]
 800547a:	f043 0320 	orr.w	r3, r3, #32
 800547e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005486:	e006      	b.n	8005496 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	f003 0320 	and.w	r3, r3, #32
 8005492:	2b20      	cmp	r3, #32
 8005494:	d1e9      	bne.n	800546a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	f003 0320 	and.w	r3, r3, #32
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d003      	beq.n	80054ac <I2C_IsErrorOccurred+0xe0>
 80054a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d0aa      	beq.n	8005402 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80054ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d103      	bne.n	80054bc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2220      	movs	r2, #32
 80054ba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80054bc:	6a3b      	ldr	r3, [r7, #32]
 80054be:	f043 0304 	orr.w	r3, r3, #4
 80054c2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00b      	beq.n	80054f4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	f043 0301 	orr.w	r3, r3, #1
 80054e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00b      	beq.n	8005516 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	f043 0308 	orr.w	r3, r3, #8
 8005504:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800550e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00b      	beq.n	8005538 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005520:	6a3b      	ldr	r3, [r7, #32]
 8005522:	f043 0302 	orr.w	r3, r3, #2
 8005526:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005530:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005538:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01c      	beq.n	800557a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f7ff fe3b 	bl	80051bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6859      	ldr	r1, [r3, #4]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	4b0d      	ldr	r3, [pc, #52]	@ (8005588 <I2C_IsErrorOccurred+0x1bc>)
 8005552:	400b      	ands	r3, r1
 8005554:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800555a:	6a3b      	ldr	r3, [r7, #32]
 800555c:	431a      	orrs	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2220      	movs	r2, #32
 8005566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800557a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800557e:	4618      	mov	r0, r3
 8005580:	3728      	adds	r7, #40	@ 0x28
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	fe00e800 	.word	0xfe00e800

0800558c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	607b      	str	r3, [r7, #4]
 8005596:	460b      	mov	r3, r1
 8005598:	817b      	strh	r3, [r7, #10]
 800559a:	4613      	mov	r3, r2
 800559c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800559e:	897b      	ldrh	r3, [r7, #10]
 80055a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055a4:	7a7b      	ldrb	r3, [r7, #9]
 80055a6:	041b      	lsls	r3, r3, #16
 80055a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055ac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055b2:	6a3b      	ldr	r3, [r7, #32]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80055ba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	0d5b      	lsrs	r3, r3, #21
 80055c6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80055ca:	4b08      	ldr	r3, [pc, #32]	@ (80055ec <I2C_TransferConfig+0x60>)
 80055cc:	430b      	orrs	r3, r1
 80055ce:	43db      	mvns	r3, r3
 80055d0:	ea02 0103 	and.w	r1, r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	430a      	orrs	r2, r1
 80055dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80055de:	bf00      	nop
 80055e0:	371c      	adds	r7, #28
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	03ff63ff 	.word	0x03ff63ff

080055f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b20      	cmp	r3, #32
 8005604:	d138      	bne.n	8005678 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800560c:	2b01      	cmp	r3, #1
 800560e:	d101      	bne.n	8005614 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005610:	2302      	movs	r3, #2
 8005612:	e032      	b.n	800567a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2224      	movs	r2, #36	@ 0x24
 8005620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f022 0201 	bic.w	r2, r2, #1
 8005632:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005642:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6819      	ldr	r1, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f042 0201 	orr.w	r2, r2, #1
 8005662:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2220      	movs	r2, #32
 8005668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005674:	2300      	movs	r3, #0
 8005676:	e000      	b.n	800567a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005678:	2302      	movs	r3, #2
  }
}
 800567a:	4618      	mov	r0, r3
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr

08005686 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005686:	b480      	push	{r7}
 8005688:	b085      	sub	sp, #20
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
 800568e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b20      	cmp	r3, #32
 800569a:	d139      	bne.n	8005710 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d101      	bne.n	80056aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80056a6:	2302      	movs	r3, #2
 80056a8:	e033      	b.n	8005712 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2224      	movs	r2, #36	@ 0x24
 80056b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0201 	bic.w	r2, r2, #1
 80056c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80056d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	021b      	lsls	r3, r3, #8
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800570c:	2300      	movs	r3, #0
 800570e:	e000      	b.n	8005712 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005710:	2302      	movs	r3, #2
  }
}
 8005712:	4618      	mov	r0, r3
 8005714:	3714      	adds	r7, #20
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
	...

08005720 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af02      	add	r7, sp, #8
 8005726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005728:	2300      	movs	r3, #0
 800572a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800572c:	f7fd fc06 	bl	8002f3c <HAL_GetTick>
 8005730:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d102      	bne.n	800573e <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	73fb      	strb	r3, [r7, #15]
 800573c:	e092      	b.n	8005864 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005748:	2b00      	cmp	r3, #0
 800574a:	f040 808b 	bne.w	8005864 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7fc ffe8 	bl	8002724 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8005754:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 fad0 	bl	8005cfe <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	4b42      	ldr	r3, [pc, #264]	@ (8005870 <HAL_OSPI_Init+0x150>)
 8005766:	4013      	ands	r3, r2
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	68d1      	ldr	r1, [r2, #12]
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	6912      	ldr	r2, [r2, #16]
 8005770:	3a01      	subs	r2, #1
 8005772:	0412      	lsls	r2, r2, #16
 8005774:	4311      	orrs	r1, r2
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	6952      	ldr	r2, [r2, #20]
 800577a:	3a01      	subs	r2, #1
 800577c:	0212      	lsls	r2, r2, #8
 800577e:	4311      	orrs	r1, r2
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005784:	4311      	orrs	r1, r2
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	69d2      	ldr	r2, [r2, #28]
 800578a:	4311      	orrs	r1, r2
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	6812      	ldr	r2, [r2, #0]
 8005790:	430b      	orrs	r3, r1
 8005792:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	0412      	lsls	r2, r2, #16
 800579e:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	021a      	lsls	r2, r3, #8
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	2200      	movs	r2, #0
 80057c4:	2120      	movs	r1, #32
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fde0 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 80057cc:	4603      	mov	r3, r0
 80057ce:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d146      	bne.n	8005864 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a1b      	ldr	r3, [r3, #32]
 80057e4:	1e5a      	subs	r2, r3, #1
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	430a      	orrs	r2, r1
 80057ec:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800580c:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005818:	431a      	orrs	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d107      	bne.n	800584c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689a      	ldr	r2, [r3, #8]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f042 0202 	orr.w	r2, r2, #2
 800584a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005854:	d103      	bne.n	800585e <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2201      	movs	r2, #1
 800585a:	645a      	str	r2, [r3, #68]	@ 0x44
 800585c:	e002      	b.n	8005864 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2202      	movs	r2, #2
 8005862:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8005864:	7bfb      	ldrb	r3, [r7, #15]
}
 8005866:	4618      	mov	r0, r3
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	f8e0f8f4 	.word	0xf8e0f8f4

08005874 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800587c:	2300      	movs	r3, #0
 800587e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d102      	bne.n	800588c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	73fb      	strb	r3, [r7, #15]
 800588a:	e015      	b.n	80058b8 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f022 0201 	bic.w	r2, r2, #1
 800589a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689a      	ldr	r2, [r3, #8]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 0202 	bic.w	r2, r2, #2
 80058aa:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7fc ffc7 	bl	8002840 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 80058b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3710      	adds	r7, #16
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}

080058c2 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b08a      	sub	sp, #40	@ 0x28
 80058c6:	af02      	add	r7, sp, #8
 80058c8:	60f8      	str	r0, [r7, #12]
 80058ca:	60b9      	str	r1, [r7, #8]
 80058cc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80058ce:	f7fd fb35 	bl	8002f3c <HAL_GetTick>
 80058d2:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d8:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058de:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d104      	bne.n	80058f0 <HAL_OSPI_Command+0x2e>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058ee:	d10d      	bne.n	800590c <HAL_OSPI_Command+0x4a>
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	2b14      	cmp	r3, #20
 80058f4:	d103      	bne.n	80058fe <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d006      	beq.n	800590c <HAL_OSPI_Command+0x4a>
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	2b24      	cmp	r3, #36	@ 0x24
 8005902:	d153      	bne.n	80059ac <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d14f      	bne.n	80059ac <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	2200      	movs	r2, #0
 8005914:	2120      	movs	r1, #32
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f000 fd38 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8005920:	7ffb      	ldrb	r3, [r7, #31]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d148      	bne.n	80059b8 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800592c:	68b9      	ldr	r1, [r7, #8]
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 fd64 	bl	80063fc <OSPI_ConfigCmd>
 8005934:	4603      	mov	r3, r0
 8005936:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005938:	7ffb      	ldrb	r3, [r7, #31]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d13c      	bne.n	80059b8 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10e      	bne.n	8005964 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	2201      	movs	r2, #1
 800594e:	2102      	movs	r1, #2
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 fd1b 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 8005956:	4603      	mov	r3, r0
 8005958:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2202      	movs	r2, #2
 8005960:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8005962:	e029      	b.n	80059b8 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d103      	bne.n	8005974 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2204      	movs	r2, #4
 8005970:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005972:	e021      	b.n	80059b8 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d10b      	bne.n	8005994 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005980:	2b24      	cmp	r3, #36	@ 0x24
 8005982:	d103      	bne.n	800598c <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2204      	movs	r2, #4
 8005988:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800598a:	e015      	b.n	80059b8 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2214      	movs	r2, #20
 8005990:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005992:	e011      	b.n	80059b8 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005998:	2b14      	cmp	r3, #20
 800599a:	d103      	bne.n	80059a4 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2204      	movs	r2, #4
 80059a0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80059a2:	e009      	b.n	80059b8 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2224      	movs	r2, #36	@ 0x24
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80059aa:	e005      	b.n	80059b8 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2210      	movs	r2, #16
 80059b4:	649a      	str	r2, [r3, #72]	@ 0x48
 80059b6:	e000      	b.n	80059ba <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 80059b8:	bf00      	nop
  }

  /* Return function status */
  return status;
 80059ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3720      	adds	r7, #32
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b08a      	sub	sp, #40	@ 0x28
 80059c8:	af02      	add	r7, sp, #8
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80059d0:	f7fd fab4 	bl	8002f3c <HAL_GetTick>
 80059d4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3350      	adds	r3, #80	@ 0x50
 80059dc:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d105      	bne.n	80059f0 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2208      	movs	r2, #8
 80059ec:	649a      	str	r2, [r3, #72]	@ 0x48
 80059ee:	e057      	b.n	8005aa0 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f4:	2b04      	cmp	r3, #4
 80059f6:	d14e      	bne.n	8005a96 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005a20:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	2104      	movs	r1, #4
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 fcad 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 8005a32:	4603      	mov	r3, r0
 8005a34:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005a36:	7ffb      	ldrb	r3, [r7, #31]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d113      	bne.n	8005a64 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a40:	781a      	ldrb	r2, [r3, #0]
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a4a:	1c5a      	adds	r2, r3, #1
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a54:	1e5a      	subs	r2, r3, #1
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1df      	bne.n	8005a22 <HAL_OSPI_Transmit+0x5e>
 8005a62:	e000      	b.n	8005a66 <HAL_OSPI_Transmit+0xa2>
          break;
 8005a64:	bf00      	nop

      if (status == HAL_OK)
 8005a66:	7ffb      	ldrb	r3, [r7, #31]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d119      	bne.n	8005aa0 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	2201      	movs	r2, #1
 8005a74:	2102      	movs	r1, #2
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f000 fc88 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005a80:	7ffb      	ldrb	r3, [r7, #31]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10c      	bne.n	8005aa0 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2202      	movs	r2, #2
 8005a92:	645a      	str	r2, [r3, #68]	@ 0x44
 8005a94:	e004      	b.n	8005aa0 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2210      	movs	r2, #16
 8005a9e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005aa0:	7ffb      	ldrb	r3, [r7, #31]
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3720      	adds	r7, #32
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}

08005aaa <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8005aaa:	b580      	push	{r7, lr}
 8005aac:	b08c      	sub	sp, #48	@ 0x30
 8005aae:	af02      	add	r7, sp, #8
 8005ab0:	60f8      	str	r0, [r7, #12]
 8005ab2:	60b9      	str	r1, [r7, #8]
 8005ab4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005ab6:	f7fd fa41 	bl	8002f3c <HAL_GetTick>
 8005aba:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	3350      	adds	r3, #80	@ 0x50
 8005ac2:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aca:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005ad4:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d106      	bne.n	8005aea <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2208      	movs	r2, #8
 8005ae6:	649a      	str	r2, [r3, #72]	@ 0x48
 8005ae8:	e07c      	b.n	8005be4 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d172      	bne.n	8005bd8 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	68ba      	ldr	r2, [r7, #8]
 8005b0a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005b1e:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b28:	d104      	bne.n	8005b34 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	649a      	str	r2, [r3, #72]	@ 0x48
 8005b32:	e011      	b.n	8005b58 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d004      	beq.n	8005b4e <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	69ba      	ldr	r2, [r7, #24]
 8005b4a:	649a      	str	r2, [r3, #72]	@ 0x48
 8005b4c:	e004      	b.n	8005b58 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	6a3b      	ldr	r3, [r7, #32]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	2106      	movs	r1, #6
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 fc12 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8005b6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d114      	bne.n	8005ba0 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	7812      	ldrb	r2, [r2, #0]
 8005b7e:	b2d2      	uxtb	r2, r2
 8005b80:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b90:	1e5a      	subs	r2, r3, #1
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1dc      	bne.n	8005b58 <HAL_OSPI_Receive+0xae>
 8005b9e:	e000      	b.n	8005ba2 <HAL_OSPI_Receive+0xf8>
          break;
 8005ba0:	bf00      	nop

      if (status == HAL_OK)
 8005ba2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d11c      	bne.n	8005be4 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	2102      	movs	r1, #2
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f000 fbe9 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8005bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d10d      	bne.n	8005be4 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2202      	movs	r2, #2
 8005bce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	645a      	str	r2, [r3, #68]	@ 0x44
 8005bd6:	e005      	b.n	8005be4 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2210      	movs	r2, #16
 8005be2:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005be4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3728      	adds	r7, #40	@ 0x28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b08a      	sub	sp, #40	@ 0x28
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005bfc:	f7fd f99e 	bl	8002f3c <HAL_GetTick>
 8005c00:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c08:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005c12:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c18:	2b04      	cmp	r3, #4
 8005c1a:	d164      	bne.n	8005ce6 <HAL_OSPI_AutoPolling+0xf6>
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c24:	d15f      	bne.n	8005ce6 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	2120      	movs	r1, #32
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f000 fbab 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 8005c36:	4603      	mov	r3, r0
 8005c38:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8005c3a:	7ffb      	ldrb	r3, [r7, #31]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d158      	bne.n	8005cf2 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68ba      	ldr	r2, [r7, #8]
 8005c46:	6812      	ldr	r2, [r2, #0]
 8005c48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68ba      	ldr	r2, [r7, #8]
 8005c52:	6852      	ldr	r2, [r2, #4]
 8005c54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	6912      	ldr	r2, [r2, #16]
 8005c60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	6899      	ldr	r1, [r3, #8]
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	430b      	orrs	r3, r1
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005c82:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c8c:	d104      	bne.n	8005c98 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	649a      	str	r2, [r3, #72]	@ 0x48
 8005c96:	e011      	b.n	8005cbc <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005ca0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d004      	beq.n	8005cb2 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	649a      	str	r2, [r3, #72]	@ 0x48
 8005cb0:	e004      	b.n	8005cbc <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	2108      	movs	r1, #8
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 fb60 	bl	800638c <OSPI_WaitFlagStateUntilTimeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005cd0:	7ffb      	ldrb	r3, [r7, #31]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10d      	bne.n	8005cf2 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2208      	movs	r2, #8
 8005cdc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005ce4:	e005      	b.n	8005cf2 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2210      	movs	r2, #16
 8005cee:	649a      	str	r2, [r3, #72]	@ 0x48
 8005cf0:	e000      	b.n	8005cf4 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8005cf2:	bf00      	nop
  }

  /* Return function status */
  return status;
 8005cf4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3720      	adds	r7, #32
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}

08005cfe <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8005cfe:	b480      	push	{r7}
 8005d00:	b083      	sub	sp, #12
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	6078      	str	r0, [r7, #4]
 8005d06:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	683a      	ldr	r2, [r7, #0]
 8005d0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b092      	sub	sp, #72	@ 0x48
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a08      	ldr	r2, [pc, #32]	@ (8005d5c <HAL_OSPIM_Config+0x40>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d105      	bne.n	8005d4a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 8005d42:	2301      	movs	r3, #1
 8005d44:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8005d48:	e004      	b.n	8005d54 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8005d54:	2300      	movs	r3, #0
 8005d56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005d5a:	e01f      	b.n	8005d9c <HAL_OSPIM_Config+0x80>
 8005d5c:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8005d60:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005d64:	3301      	adds	r3, #1
 8005d66:	b2d8      	uxtb	r0, r3
 8005d68:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005d6c:	f107 0114 	add.w	r1, r7, #20
 8005d70:	4613      	mov	r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	440b      	add	r3, r1
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	f000 fca0 	bl	80066c0 <OSPIM_GetConfig>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d005      	beq.n	8005d92 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2208      	movs	r2, #8
 8005d90:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8005d92:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005d96:	3301      	adds	r3, #1
 8005d98:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005d9c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d9dd      	bls.n	8005d60 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8005da4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f040 82e3 	bne.w	8006374 <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8005dae:	4bc5      	ldr	r3, [pc, #788]	@ (80060c4 <HAL_OSPIM_Config+0x3a8>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00b      	beq.n	8005dd2 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005dba:	4bc2      	ldr	r3, [pc, #776]	@ (80060c4 <HAL_OSPIM_Config+0x3a8>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4ac1      	ldr	r2, [pc, #772]	@ (80060c4 <HAL_OSPIM_Config+0x3a8>)
 8005dc0:	f023 0301 	bic.w	r3, r3, #1
 8005dc4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8005dc6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005dca:	f043 0301 	orr.w	r3, r3, #1
 8005dce:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8005dd2:	4bbd      	ldr	r3, [pc, #756]	@ (80060c8 <HAL_OSPIM_Config+0x3ac>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00b      	beq.n	8005df6 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005dde:	4bba      	ldr	r3, [pc, #744]	@ (80060c8 <HAL_OSPIM_Config+0x3ac>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4ab9      	ldr	r2, [pc, #740]	@ (80060c8 <HAL_OSPIM_Config+0x3ac>)
 8005de4:	f023 0301 	bic.w	r3, r3, #1
 8005de8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8005dea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005dee:	f043 0302 	orr.w	r3, r3, #2
 8005df2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005df6:	49b5      	ldr	r1, [pc, #724]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005df8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	4413      	add	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	3348      	adds	r3, #72	@ 0x48
 8005e04:	443b      	add	r3, r7
 8005e06:	3b2c      	subs	r3, #44	@ 0x2c
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	440b      	add	r3, r1
 8005e10:	6859      	ldr	r1, [r3, #4]
 8005e12:	48ae      	ldr	r0, [pc, #696]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005e14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e16:	4613      	mov	r3, r2
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	4413      	add	r3, r2
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	3348      	adds	r3, #72	@ 0x48
 8005e20:	443b      	add	r3, r7
 8005e22:	3b2c      	subs	r3, #44	@ 0x2c
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3b01      	subs	r3, #1
 8005e28:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4403      	add	r3, r0
 8005e30:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8005e32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e34:	4613      	mov	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	3348      	adds	r3, #72	@ 0x48
 8005e3e:	443b      	add	r3, r7
 8005e40:	3b34      	subs	r3, #52	@ 0x34
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 80a1 	beq.w	8005f8c <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8005e4a:	49a0      	ldr	r1, [pc, #640]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005e4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e4e:	4613      	mov	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	3348      	adds	r3, #72	@ 0x48
 8005e58:	443b      	add	r3, r7
 8005e5a:	3b34      	subs	r3, #52	@ 0x34
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	440b      	add	r3, r1
 8005e64:	6859      	ldr	r1, [r3, #4]
 8005e66:	4899      	ldr	r0, [pc, #612]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005e68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e6a:	4613      	mov	r3, r2
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	4413      	add	r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	3348      	adds	r3, #72	@ 0x48
 8005e74:	443b      	add	r3, r7
 8005e76:	3b34      	subs	r3, #52	@ 0x34
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	f021 0201 	bic.w	r2, r1, #1
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4403      	add	r3, r0
 8005e84:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8005e86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e88:	4613      	mov	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	3348      	adds	r3, #72	@ 0x48
 8005e92:	443b      	add	r3, r7
 8005e94:	3b30      	subs	r3, #48	@ 0x30
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d01d      	beq.n	8005ed8 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8005e9c:	498b      	ldr	r1, [pc, #556]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005e9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	3348      	adds	r3, #72	@ 0x48
 8005eaa:	443b      	add	r3, r7
 8005eac:	3b30      	subs	r3, #48	@ 0x30
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3b01      	subs	r3, #1
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	6859      	ldr	r1, [r3, #4]
 8005eb8:	4884      	ldr	r0, [pc, #528]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005eba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	3348      	adds	r3, #72	@ 0x48
 8005ec6:	443b      	add	r3, r7
 8005ec8:	3b30      	subs	r3, #48	@ 0x30
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	f021 0210 	bic.w	r2, r1, #16
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4403      	add	r3, r0
 8005ed6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005ed8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005eda:	4613      	mov	r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	3348      	adds	r3, #72	@ 0x48
 8005ee4:	443b      	add	r3, r7
 8005ee6:	3b28      	subs	r3, #40	@ 0x28
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d021      	beq.n	8005f32 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8005eee:	4977      	ldr	r1, [pc, #476]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005ef0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4413      	add	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	3348      	adds	r3, #72	@ 0x48
 8005efc:	443b      	add	r3, r7
 8005efe:	3b28      	subs	r3, #40	@ 0x28
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3b01      	subs	r3, #1
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	440b      	add	r3, r1
 8005f0c:	6859      	ldr	r1, [r3, #4]
 8005f0e:	486f      	ldr	r0, [pc, #444]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005f10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f12:	4613      	mov	r3, r2
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	4413      	add	r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	3348      	adds	r3, #72	@ 0x48
 8005f1c:	443b      	add	r3, r7
 8005f1e:	3b28      	subs	r3, #40	@ 0x28
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	3b01      	subs	r3, #1
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4403      	add	r3, r0
 8005f30:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005f32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f34:	4613      	mov	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	4413      	add	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	3348      	adds	r3, #72	@ 0x48
 8005f3e:	443b      	add	r3, r7
 8005f40:	3b24      	subs	r3, #36	@ 0x24
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d021      	beq.n	8005f8c <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8005f48:	4960      	ldr	r1, [pc, #384]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005f4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	3348      	adds	r3, #72	@ 0x48
 8005f56:	443b      	add	r3, r7
 8005f58:	3b24      	subs	r3, #36	@ 0x24
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	440b      	add	r3, r1
 8005f66:	6859      	ldr	r1, [r3, #4]
 8005f68:	4858      	ldr	r0, [pc, #352]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8005f6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4413      	add	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	3348      	adds	r3, #72	@ 0x48
 8005f76:	443b      	add	r3, r7
 8005f78:	3b24      	subs	r3, #36	@ 0x24
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	4403      	add	r3, r0
 8005f8a:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	6819      	ldr	r1, [r3, #0]
 8005f90:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005f94:	4613      	mov	r3, r2
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	4413      	add	r3, r2
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	3348      	adds	r3, #72	@ 0x48
 8005f9e:	443b      	add	r3, r7
 8005fa0:	3b34      	subs	r3, #52	@ 0x34
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4299      	cmp	r1, r3
 8005fa6:	d03c      	beq.n	8006022 <HAL_OSPIM_Config+0x306>
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	6899      	ldr	r1, [r3, #8]
 8005fac:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	3348      	adds	r3, #72	@ 0x48
 8005fba:	443b      	add	r3, r7
 8005fbc:	3b2c      	subs	r3, #44	@ 0x2c
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4299      	cmp	r1, r3
 8005fc2:	d02e      	beq.n	8006022 <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	6859      	ldr	r1, [r3, #4]
 8005fc8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005fcc:	4613      	mov	r3, r2
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	4413      	add	r3, r2
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	3348      	adds	r3, #72	@ 0x48
 8005fd6:	443b      	add	r3, r7
 8005fd8:	3b30      	subs	r3, #48	@ 0x30
 8005fda:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8005fdc:	4299      	cmp	r1, r3
 8005fde:	d103      	bne.n	8005fe8 <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d11c      	bne.n	8006022 <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	68d9      	ldr	r1, [r3, #12]
 8005fec:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	3348      	adds	r3, #72	@ 0x48
 8005ffa:	443b      	add	r3, r7
 8005ffc:	3b28      	subs	r3, #40	@ 0x28
 8005ffe:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8006000:	4299      	cmp	r1, r3
 8006002:	d00e      	beq.n	8006022 <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	6919      	ldr	r1, [r3, #16]
 8006008:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800600c:	4613      	mov	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4413      	add	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	3348      	adds	r3, #72	@ 0x48
 8006016:	443b      	add	r3, r7
 8006018:	3b24      	subs	r3, #36	@ 0x24
 800601a:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800601c:	4299      	cmp	r1, r3
 800601e:	f040 80d4 	bne.w	80061ca <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8006022:	492a      	ldr	r1, [pc, #168]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8006024:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006028:	4613      	mov	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	3348      	adds	r3, #72	@ 0x48
 8006032:	443b      	add	r3, r7
 8006034:	3b34      	subs	r3, #52	@ 0x34
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	3b01      	subs	r3, #1
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	440b      	add	r3, r1
 800603e:	6859      	ldr	r1, [r3, #4]
 8006040:	4822      	ldr	r0, [pc, #136]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 8006042:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006046:	4613      	mov	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4413      	add	r3, r2
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	3348      	adds	r3, #72	@ 0x48
 8006050:	443b      	add	r3, r7
 8006052:	3b34      	subs	r3, #52	@ 0x34
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	3b01      	subs	r3, #1
 8006058:	f021 0201 	bic.w	r2, r1, #1
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4403      	add	r3, r0
 8006060:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8006062:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006066:	4613      	mov	r3, r2
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	4413      	add	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	3348      	adds	r3, #72	@ 0x48
 8006070:	443b      	add	r3, r7
 8006072:	3b30      	subs	r3, #48	@ 0x30
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d01f      	beq.n	80060ba <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800607a:	4914      	ldr	r1, [pc, #80]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 800607c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006080:	4613      	mov	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	3348      	adds	r3, #72	@ 0x48
 800608a:	443b      	add	r3, r7
 800608c:	3b30      	subs	r3, #48	@ 0x30
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3b01      	subs	r3, #1
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	440b      	add	r3, r1
 8006096:	6859      	ldr	r1, [r3, #4]
 8006098:	480c      	ldr	r0, [pc, #48]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 800609a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800609e:	4613      	mov	r3, r2
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	4413      	add	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	3348      	adds	r3, #72	@ 0x48
 80060a8:	443b      	add	r3, r7
 80060aa:	3b30      	subs	r3, #48	@ 0x30
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	3b01      	subs	r3, #1
 80060b0:	f021 0210 	bic.w	r2, r1, #16
 80060b4:	009b      	lsls	r3, r3, #2
 80060b6:	4403      	add	r3, r0
 80060b8:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80060ba:	4904      	ldr	r1, [pc, #16]	@ (80060cc <HAL_OSPIM_Config+0x3b0>)
 80060bc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80060c0:	e006      	b.n	80060d0 <HAL_OSPIM_Config+0x3b4>
 80060c2:	bf00      	nop
 80060c4:	a0001000 	.word	0xa0001000
 80060c8:	a0001400 	.word	0xa0001400
 80060cc:	50061c00 	.word	0x50061c00
 80060d0:	4613      	mov	r3, r2
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4413      	add	r3, r2
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	3348      	adds	r3, #72	@ 0x48
 80060da:	443b      	add	r3, r7
 80060dc:	3b2c      	subs	r3, #44	@ 0x2c
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	3b01      	subs	r3, #1
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	440b      	add	r3, r1
 80060e6:	6859      	ldr	r1, [r3, #4]
 80060e8:	48a5      	ldr	r0, [pc, #660]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80060ea:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80060ee:	4613      	mov	r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	4413      	add	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	3348      	adds	r3, #72	@ 0x48
 80060f8:	443b      	add	r3, r7
 80060fa:	3b2c      	subs	r3, #44	@ 0x2c
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	3b01      	subs	r3, #1
 8006100:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4403      	add	r3, r0
 8006108:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800610a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800610e:	4613      	mov	r3, r2
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	4413      	add	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	3348      	adds	r3, #72	@ 0x48
 8006118:	443b      	add	r3, r7
 800611a:	3b28      	subs	r3, #40	@ 0x28
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d023      	beq.n	800616a <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006122:	4997      	ldr	r1, [pc, #604]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 8006124:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006128:	4613      	mov	r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	4413      	add	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	3348      	adds	r3, #72	@ 0x48
 8006132:	443b      	add	r3, r7
 8006134:	3b28      	subs	r3, #40	@ 0x28
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	3b01      	subs	r3, #1
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	440b      	add	r3, r1
 8006142:	6859      	ldr	r1, [r3, #4]
 8006144:	488e      	ldr	r0, [pc, #568]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 8006146:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800614a:	4613      	mov	r3, r2
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	4413      	add	r3, r2
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	3348      	adds	r3, #72	@ 0x48
 8006154:	443b      	add	r3, r7
 8006156:	3b28      	subs	r3, #40	@ 0x28
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3b01      	subs	r3, #1
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4403      	add	r3, r0
 8006168:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800616a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800616e:	4613      	mov	r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4413      	add	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	3348      	adds	r3, #72	@ 0x48
 8006178:	443b      	add	r3, r7
 800617a:	3b24      	subs	r3, #36	@ 0x24
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d023      	beq.n	80061ca <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006182:	497f      	ldr	r1, [pc, #508]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 8006184:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006188:	4613      	mov	r3, r2
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	4413      	add	r3, r2
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	3348      	adds	r3, #72	@ 0x48
 8006192:	443b      	add	r3, r7
 8006194:	3b24      	subs	r3, #36	@ 0x24
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	3b01      	subs	r3, #1
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	440b      	add	r3, r1
 80061a2:	6859      	ldr	r1, [r3, #4]
 80061a4:	4876      	ldr	r0, [pc, #472]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80061a6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80061aa:	4613      	mov	r3, r2
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	4413      	add	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	3348      	adds	r3, #72	@ 0x48
 80061b4:	443b      	add	r3, r7
 80061b6:	3b24      	subs	r3, #36	@ 0x24
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	3b01      	subs	r3, #1
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4403      	add	r3, r0
 80061c8:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80061ca:	4a6d      	ldr	r2, [pc, #436]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	3b01      	subs	r3, #1
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	4413      	add	r3, r2
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061de:	025b      	lsls	r3, r3, #9
 80061e0:	431a      	orrs	r2, r3
 80061e2:	4967      	ldr	r1, [pc, #412]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	3b01      	subs	r3, #1
 80061ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	440b      	add	r3, r1
 80061f2:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80061f4:	4a62      	ldr	r2, [pc, #392]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	3b01      	subs	r3, #1
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4413      	add	r3, r2
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f023 0203 	bic.w	r2, r3, #3
 8006206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	431a      	orrs	r2, r3
 800620c:	495c      	ldr	r1, [pc, #368]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3b01      	subs	r3, #1
 8006214:	f042 0201 	orr.w	r2, r2, #1
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	440b      	add	r3, r1
 800621c:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d014      	beq.n	8006250 <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8006226:	4a56      	ldr	r2, [pc, #344]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	3b01      	subs	r3, #1
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	4413      	add	r3, r2
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800623a:	015b      	lsls	r3, r3, #5
 800623c:	431a      	orrs	r2, r3
 800623e:	4950      	ldr	r1, [pc, #320]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	3b01      	subs	r3, #1
 8006246:	f042 0210 	orr.w	r2, r2, #16
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	440b      	add	r3, r1
 800624e:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d019      	beq.n	8006290 <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800625c:	4a48      	ldr	r2, [pc, #288]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	3b01      	subs	r3, #1
 8006264:	f003 0301 	and.w	r3, r3, #1
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4413      	add	r3, r2
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006274:	049b      	lsls	r3, r3, #18
 8006276:	431a      	orrs	r2, r3
 8006278:	4941      	ldr	r1, [pc, #260]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	3b01      	subs	r3, #1
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	440b      	add	r3, r1
 800628c:	605a      	str	r2, [r3, #4]
 800628e:	e01c      	b.n	80062ca <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d018      	beq.n	80062ca <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006298:	4a39      	ldr	r2, [pc, #228]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	3b01      	subs	r3, #1
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	4413      	add	r3, r2
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80062ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062b0:	069b      	lsls	r3, r3, #26
 80062b2:	431a      	orrs	r2, r3
 80062b4:	4932      	ldr	r1, [pc, #200]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	3b01      	subs	r3, #1
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	440b      	add	r3, r1
 80062c8:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d019      	beq.n	800630a <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80062d6:	4a2a      	ldr	r2, [pc, #168]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	3b01      	subs	r3, #1
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80062ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ee:	049b      	lsls	r3, r3, #18
 80062f0:	431a      	orrs	r2, r3
 80062f2:	4923      	ldr	r1, [pc, #140]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	3b01      	subs	r3, #1
 80062fa:	f003 0301 	and.w	r3, r3, #1
 80062fe:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	440b      	add	r3, r1
 8006306:	605a      	str	r2, [r3, #4]
 8006308:	e01c      	b.n	8006344 <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d018      	beq.n	8006344 <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006312:	4a1b      	ldr	r2, [pc, #108]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	3b01      	subs	r3, #1
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8006328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800632a:	069b      	lsls	r3, r3, #26
 800632c:	431a      	orrs	r2, r3
 800632e:	4914      	ldr	r1, [pc, #80]	@ (8006380 <HAL_OSPIM_Config+0x664>)
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	3b01      	subs	r3, #1
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	440b      	add	r3, r1
 8006342:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8006344:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b00      	cmp	r3, #0
 800634e:	d005      	beq.n	800635c <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8006350:	4b0c      	ldr	r3, [pc, #48]	@ (8006384 <HAL_OSPIM_Config+0x668>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a0b      	ldr	r2, [pc, #44]	@ (8006384 <HAL_OSPIM_Config+0x668>)
 8006356:	f043 0301 	orr.w	r3, r3, #1
 800635a:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800635c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d005      	beq.n	8006374 <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8006368:	4b07      	ldr	r3, [pc, #28]	@ (8006388 <HAL_OSPIM_Config+0x66c>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a06      	ldr	r2, [pc, #24]	@ (8006388 <HAL_OSPIM_Config+0x66c>)
 800636e:	f043 0301 	orr.w	r3, r3, #1
 8006372:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8006374:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006378:	4618      	mov	r0, r3
 800637a:	3748      	adds	r7, #72	@ 0x48
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	50061c00 	.word	0x50061c00
 8006384:	a0001000 	.word	0xa0001000
 8006388:	a0001400 	.word	0xa0001400

0800638c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	603b      	str	r3, [r7, #0]
 8006398:	4613      	mov	r3, r2
 800639a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800639c:	e01a      	b.n	80063d4 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a4:	d016      	beq.n	80063d4 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a6:	f7fc fdc9 	bl	8002f3c <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	69ba      	ldr	r2, [r7, #24]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d302      	bcc.n	80063bc <OSPI_WaitFlagStateUntilTimeout+0x30>
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d10b      	bne.n	80063d4 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063c2:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063c8:	f043 0201 	orr.w	r2, r3, #1
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e00e      	b.n	80063f2 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6a1a      	ldr	r2, [r3, #32]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	4013      	ands	r3, r2
 80063de:	2b00      	cmp	r3, #0
 80063e0:	bf14      	ite	ne
 80063e2:	2301      	movne	r3, #1
 80063e4:	2300      	moveq	r3, #0
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	461a      	mov	r2, r3
 80063ea:	79fb      	ldrb	r3, [r7, #7]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d1d6      	bne.n	800639e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b089      	sub	sp, #36	@ 0x24
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006406:	2300      	movs	r3, #0
 8006408:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006418:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10a      	bne.n	8006438 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	430a      	orrs	r2, r1
 8006436:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2b02      	cmp	r3, #2
 800643e:	d114      	bne.n	800646a <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006448:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8006452:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800645c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	e013      	b.n	8006492 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006472:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800647c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8006486:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8006490:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800649a:	431a      	orrs	r2, r3
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d012      	beq.n	80064ce <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c0:	4319      	orrs	r1, r3
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c6:	430b      	orrs	r3, r1
 80064c8:	431a      	orrs	r2, r3
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f023 021f 	bic.w	r2, r3, #31
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064da:	431a      	orrs	r2, r3
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d009      	beq.n	80064fc <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d105      	bne.n	80064fc <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	3a01      	subs	r2, #1
 80064fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 8099 	beq.w	8006638 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d055      	beq.n	80065ba <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006512:	2b00      	cmp	r3, #0
 8006514:	d01e      	beq.n	8006554 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	4b68      	ldr	r3, [pc, #416]	@ (80066bc <OSPI_ConfigCmd+0x2c0>)
 800651c:	4013      	ands	r3, r2
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	68d1      	ldr	r1, [r2, #12]
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	6952      	ldr	r2, [r2, #20]
 8006526:	4311      	orrs	r1, r2
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	6912      	ldr	r2, [r2, #16]
 800652c:	4311      	orrs	r1, r2
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	69d2      	ldr	r2, [r2, #28]
 8006532:	4311      	orrs	r1, r2
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006538:	4311      	orrs	r1, r2
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	6a12      	ldr	r2, [r2, #32]
 800653e:	4311      	orrs	r1, r2
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006544:	4311      	orrs	r1, r2
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800654a:	430a      	orrs	r2, r1
 800654c:	431a      	orrs	r2, r3
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	601a      	str	r2, [r3, #0]
 8006552:	e028      	b.n	80065a6 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800655c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006560:	683a      	ldr	r2, [r7, #0]
 8006562:	68d1      	ldr	r1, [r2, #12]
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	6952      	ldr	r2, [r2, #20]
 8006568:	4311      	orrs	r1, r2
 800656a:	683a      	ldr	r2, [r7, #0]
 800656c:	6912      	ldr	r2, [r2, #16]
 800656e:	4311      	orrs	r1, r2
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	69d2      	ldr	r2, [r2, #28]
 8006574:	4311      	orrs	r1, r2
 8006576:	683a      	ldr	r2, [r7, #0]
 8006578:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800657a:	4311      	orrs	r1, r2
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	6a12      	ldr	r2, [r2, #32]
 8006580:	430a      	orrs	r2, r1
 8006582:	431a      	orrs	r2, r3
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006590:	d109      	bne.n	80065a6 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006596:	2b08      	cmp	r3, #8
 8006598:	d105      	bne.n	80065a6 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	689a      	ldr	r2, [r3, #8]
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	683a      	ldr	r2, [r7, #0]
 80065b4:	6992      	ldr	r2, [r2, #24]
 80065b6:	649a      	str	r2, [r3, #72]	@ 0x48
 80065b8:	e078      	b.n	80066ac <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d017      	beq.n	80065f2 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80065ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	68d1      	ldr	r1, [r2, #12]
 80065d2:	683a      	ldr	r2, [r7, #0]
 80065d4:	6952      	ldr	r2, [r2, #20]
 80065d6:	4311      	orrs	r1, r2
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	6912      	ldr	r2, [r2, #16]
 80065dc:	4311      	orrs	r1, r2
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80065e2:	4311      	orrs	r1, r2
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80065e8:	430a      	orrs	r2, r1
 80065ea:	431a      	orrs	r2, r3
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	601a      	str	r2, [r3, #0]
 80065f0:	e01d      	b.n	800662e <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	68d9      	ldr	r1, [r3, #12]
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	4319      	orrs	r1, r3
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	430b      	orrs	r3, r1
 800660a:	431a      	orrs	r2, r3
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006614:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006618:	d109      	bne.n	800662e <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800661e:	2b08      	cmp	r3, #8
 8006620:	d105      	bne.n	800662e <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	689a      	ldr	r2, [r3, #8]
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	601a      	str	r2, [r3, #0]
 8006636:	e039      	b.n	80066ac <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	69db      	ldr	r3, [r3, #28]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d030      	beq.n	80066a2 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006644:	2b00      	cmp	r3, #0
 8006646:	d017      	beq.n	8006678 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006650:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	69d1      	ldr	r1, [r2, #28]
 8006658:	683a      	ldr	r2, [r7, #0]
 800665a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800665c:	4311      	orrs	r1, r2
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	6a12      	ldr	r2, [r2, #32]
 8006662:	4311      	orrs	r1, r2
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006668:	4311      	orrs	r1, r2
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800666e:	430a      	orrs	r2, r1
 8006670:	431a      	orrs	r2, r3
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	601a      	str	r2, [r3, #0]
 8006676:	e00e      	b.n	8006696 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	69d9      	ldr	r1, [r3, #28]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	4319      	orrs	r1, r3
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	430b      	orrs	r3, r1
 8006690:	431a      	orrs	r2, r3
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	683a      	ldr	r2, [r7, #0]
 800669c:	6992      	ldr	r2, [r2, #24]
 800669e:	649a      	str	r2, [r3, #72]	@ 0x48
 80066a0:	e004      	b.n	80066ac <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2208      	movs	r2, #8
 80066aa:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80066ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3724      	adds	r7, #36	@ 0x24
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	f0ffc0c0 	.word	0xf0ffc0c0

080066c0 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	6039      	str	r1, [r7, #0]
 80066ca:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80066cc:	2300      	movs	r3, #0
 80066ce:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80066d0:	2300      	movs	r3, #0
 80066d2:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80066d4:	79fb      	ldrb	r3, [r7, #7]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d005      	beq.n	80066e6 <OSPIM_GetConfig+0x26>
 80066da:	79fb      	ldrb	r3, [r7, #7]
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d802      	bhi.n	80066e6 <OSPIM_GetConfig+0x26>
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d102      	bne.n	80066ec <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	75fb      	strb	r3, [r7, #23]
 80066ea:	e08e      	b.n	800680a <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	2200      	movs	r2, #0
 80066f0:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2200      	movs	r2, #0
 80066f6:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	2200      	movs	r2, #0
 80066fc:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	2200      	movs	r2, #0
 8006702:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	2200      	movs	r2, #0
 8006708:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800670a:	79fb      	ldrb	r3, [r7, #7]
 800670c:	2b02      	cmp	r3, #2
 800670e:	d101      	bne.n	8006714 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8006710:	4b41      	ldr	r3, [pc, #260]	@ (8006818 <OSPIM_GetConfig+0x158>)
 8006712:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8006714:	2300      	movs	r3, #0
 8006716:	60fb      	str	r3, [r7, #12]
 8006718:	e074      	b.n	8006804 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 800671a:	4a40      	ldr	r2, [pc, #256]	@ (800681c <OSPIM_GetConfig+0x15c>)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4413      	add	r3, r2
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	f003 0301 	and.w	r3, r3, #1
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00a      	beq.n	8006746 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8006730:	68ba      	ldr	r2, [r7, #8]
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	4053      	eors	r3, r2
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b00      	cmp	r3, #0
 800673c:	d103      	bne.n	8006746 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	1c5a      	adds	r2, r3, #1
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	f003 0310 	and.w	r3, r3, #16
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00a      	beq.n	8006766 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	4053      	eors	r3, r2
 8006756:	f003 0320 	and.w	r3, r3, #32
 800675a:	2b00      	cmp	r3, #0
 800675c:	d103      	bne.n	8006766 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00a      	beq.n	8006786 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8006770:	68ba      	ldr	r2, [r7, #8]
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	4053      	eors	r3, r2
 8006776:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800677a:	2b00      	cmp	r3, #0
 800677c:	d103      	bne.n	8006786 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	1c5a      	adds	r2, r3, #1
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d018      	beq.n	80067c2 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8006790:	68ba      	ldr	r2, [r7, #8]
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	4053      	eors	r3, r2
 8006796:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d111      	bne.n	80067c2 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d106      	bne.n	80067b6 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	3301      	adds	r3, #1
 80067ac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	60da      	str	r2, [r3, #12]
 80067b4:	e005      	b.n	80067c2 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	3301      	adds	r3, #1
 80067ba:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d018      	beq.n	80067fe <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 80067cc:	68ba      	ldr	r2, [r7, #8]
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	4053      	eors	r3, r2
 80067d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d111      	bne.n	80067fe <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d106      	bne.n	80067f2 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	3301      	adds	r3, #1
 80067e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	611a      	str	r2, [r3, #16]
 80067f0:	e005      	b.n	80067fe <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	3301      	adds	r3, #1
 80067f6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3301      	adds	r3, #1
 8006802:	60fb      	str	r3, [r7, #12]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b01      	cmp	r3, #1
 8006808:	d987      	bls.n	800671a <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 800680a:	7dfb      	ldrb	r3, [r7, #23]
}
 800680c:	4618      	mov	r0, r3
 800680e:	371c      	adds	r7, #28
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr
 8006818:	04040222 	.word	0x04040222
 800681c:	50061c00 	.word	0x50061c00

08006820 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006824:	4b0d      	ldr	r3, [pc, #52]	@ (800685c <HAL_PWREx_GetVoltageRange+0x3c>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800682c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006830:	d102      	bne.n	8006838 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8006832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006836:	e00b      	b.n	8006850 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8006838:	4b08      	ldr	r3, [pc, #32]	@ (800685c <HAL_PWREx_GetVoltageRange+0x3c>)
 800683a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800683e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006842:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006846:	d102      	bne.n	800684e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8006848:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800684c:	e000      	b.n	8006850 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800684e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8006850:	4618      	mov	r0, r3
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	40007000 	.word	0x40007000

08006860 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006860:	b480      	push	{r7}
 8006862:	b085      	sub	sp, #20
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d141      	bne.n	80068f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800686e:	4b4b      	ldr	r3, [pc, #300]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006876:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800687a:	d131      	bne.n	80068e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800687c:	4b47      	ldr	r3, [pc, #284]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800687e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006882:	4a46      	ldr	r2, [pc, #280]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006888:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800688c:	4b43      	ldr	r3, [pc, #268]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006894:	4a41      	ldr	r2, [pc, #260]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006896:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800689a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800689c:	4b40      	ldr	r3, [pc, #256]	@ (80069a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2232      	movs	r2, #50	@ 0x32
 80068a2:	fb02 f303 	mul.w	r3, r2, r3
 80068a6:	4a3f      	ldr	r2, [pc, #252]	@ (80069a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80068a8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ac:	0c9b      	lsrs	r3, r3, #18
 80068ae:	3301      	adds	r3, #1
 80068b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068b2:	e002      	b.n	80068ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	3b01      	subs	r3, #1
 80068b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068ba:	4b38      	ldr	r3, [pc, #224]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068c6:	d102      	bne.n	80068ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1f2      	bne.n	80068b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80068ce:	4b33      	ldr	r3, [pc, #204]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068da:	d158      	bne.n	800698e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e057      	b.n	8006990 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80068e0:	4b2e      	ldr	r3, [pc, #184]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068e6:	4a2d      	ldr	r2, [pc, #180]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80068f0:	e04d      	b.n	800698e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068f8:	d141      	bne.n	800697e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80068fa:	4b28      	ldr	r3, [pc, #160]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006902:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006906:	d131      	bne.n	800696c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006908:	4b24      	ldr	r3, [pc, #144]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800690a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800690e:	4a23      	ldr	r2, [pc, #140]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006910:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006914:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006918:	4b20      	ldr	r3, [pc, #128]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006920:	4a1e      	ldr	r2, [pc, #120]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006922:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006926:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006928:	4b1d      	ldr	r3, [pc, #116]	@ (80069a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2232      	movs	r2, #50	@ 0x32
 800692e:	fb02 f303 	mul.w	r3, r2, r3
 8006932:	4a1c      	ldr	r2, [pc, #112]	@ (80069a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006934:	fba2 2303 	umull	r2, r3, r2, r3
 8006938:	0c9b      	lsrs	r3, r3, #18
 800693a:	3301      	adds	r3, #1
 800693c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800693e:	e002      	b.n	8006946 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	3b01      	subs	r3, #1
 8006944:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006946:	4b15      	ldr	r3, [pc, #84]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800694e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006952:	d102      	bne.n	800695a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1f2      	bne.n	8006940 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800695a:	4b10      	ldr	r3, [pc, #64]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800695c:	695b      	ldr	r3, [r3, #20]
 800695e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006966:	d112      	bne.n	800698e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e011      	b.n	8006990 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800696c:	4b0b      	ldr	r3, [pc, #44]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800696e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006972:	4a0a      	ldr	r2, [pc, #40]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006978:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800697c:	e007      	b.n	800698e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800697e:	4b07      	ldr	r3, [pc, #28]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006986:	4a05      	ldr	r2, [pc, #20]	@ (800699c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006988:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800698c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	40007000 	.word	0x40007000
 80069a0:	20000004 	.word	0x20000004
 80069a4:	431bde83 	.word	0x431bde83

080069a8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b088      	sub	sp, #32
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d102      	bne.n	80069bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	f000 bc08 	b.w	80071cc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069bc:	4b96      	ldr	r3, [pc, #600]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	f003 030c 	and.w	r3, r3, #12
 80069c4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069c6:	4b94      	ldr	r3, [pc, #592]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	f003 0303 	and.w	r3, r3, #3
 80069ce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0310 	and.w	r3, r3, #16
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f000 80e4 	beq.w	8006ba6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d007      	beq.n	80069f4 <HAL_RCC_OscConfig+0x4c>
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	2b0c      	cmp	r3, #12
 80069e8:	f040 808b 	bne.w	8006b02 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	f040 8087 	bne.w	8006b02 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80069f4:	4b88      	ldr	r3, [pc, #544]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0302 	and.w	r3, r3, #2
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d005      	beq.n	8006a0c <HAL_RCC_OscConfig+0x64>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	699b      	ldr	r3, [r3, #24]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d101      	bne.n	8006a0c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e3df      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a1a      	ldr	r2, [r3, #32]
 8006a10:	4b81      	ldr	r3, [pc, #516]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0308 	and.w	r3, r3, #8
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d004      	beq.n	8006a26 <HAL_RCC_OscConfig+0x7e>
 8006a1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a24:	e005      	b.n	8006a32 <HAL_RCC_OscConfig+0x8a>
 8006a26:	4b7c      	ldr	r3, [pc, #496]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a2c:	091b      	lsrs	r3, r3, #4
 8006a2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d223      	bcs.n	8006a7e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f000 fdcc 	bl	80075d8 <RCC_SetFlashLatencyFromMSIRange>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d001      	beq.n	8006a4a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e3c0      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a4a:	4b73      	ldr	r3, [pc, #460]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a72      	ldr	r2, [pc, #456]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a50:	f043 0308 	orr.w	r3, r3, #8
 8006a54:	6013      	str	r3, [r2, #0]
 8006a56:	4b70      	ldr	r3, [pc, #448]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a1b      	ldr	r3, [r3, #32]
 8006a62:	496d      	ldr	r1, [pc, #436]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a68:	4b6b      	ldr	r3, [pc, #428]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	021b      	lsls	r3, r3, #8
 8006a76:	4968      	ldr	r1, [pc, #416]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	604b      	str	r3, [r1, #4]
 8006a7c:	e025      	b.n	8006aca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a7e:	4b66      	ldr	r3, [pc, #408]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a65      	ldr	r2, [pc, #404]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a84:	f043 0308 	orr.w	r3, r3, #8
 8006a88:	6013      	str	r3, [r2, #0]
 8006a8a:	4b63      	ldr	r3, [pc, #396]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	4960      	ldr	r1, [pc, #384]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a9c:	4b5e      	ldr	r3, [pc, #376]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	021b      	lsls	r3, r3, #8
 8006aaa:	495b      	ldr	r1, [pc, #364]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006aac:	4313      	orrs	r3, r2
 8006aae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d109      	bne.n	8006aca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	4618      	mov	r0, r3
 8006abc:	f000 fd8c 	bl	80075d8 <RCC_SetFlashLatencyFromMSIRange>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e380      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006aca:	f000 fcc1 	bl	8007450 <HAL_RCC_GetSysClockFreq>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	4b51      	ldr	r3, [pc, #324]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	091b      	lsrs	r3, r3, #4
 8006ad6:	f003 030f 	and.w	r3, r3, #15
 8006ada:	4950      	ldr	r1, [pc, #320]	@ (8006c1c <HAL_RCC_OscConfig+0x274>)
 8006adc:	5ccb      	ldrb	r3, [r1, r3]
 8006ade:	f003 031f 	and.w	r3, r3, #31
 8006ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ae6:	4a4e      	ldr	r2, [pc, #312]	@ (8006c20 <HAL_RCC_OscConfig+0x278>)
 8006ae8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006aea:	4b4e      	ldr	r3, [pc, #312]	@ (8006c24 <HAL_RCC_OscConfig+0x27c>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7fc f9d4 	bl	8002e9c <HAL_InitTick>
 8006af4:	4603      	mov	r3, r0
 8006af6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006af8:	7bfb      	ldrb	r3, [r7, #15]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d052      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006afe:	7bfb      	ldrb	r3, [r7, #15]
 8006b00:	e364      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d032      	beq.n	8006b70 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006b0a:	4b43      	ldr	r3, [pc, #268]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a42      	ldr	r2, [pc, #264]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b10:	f043 0301 	orr.w	r3, r3, #1
 8006b14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006b16:	f7fc fa11 	bl	8002f3c <HAL_GetTick>
 8006b1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b1c:	e008      	b.n	8006b30 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006b1e:	f7fc fa0d 	bl	8002f3c <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d901      	bls.n	8006b30 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	e34d      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b30:	4b39      	ldr	r3, [pc, #228]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 0302 	and.w	r3, r3, #2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d0f0      	beq.n	8006b1e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006b3c:	4b36      	ldr	r3, [pc, #216]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a35      	ldr	r2, [pc, #212]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b42:	f043 0308 	orr.w	r3, r3, #8
 8006b46:	6013      	str	r3, [r2, #0]
 8006b48:	4b33      	ldr	r3, [pc, #204]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	4930      	ldr	r1, [pc, #192]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b56:	4313      	orrs	r3, r2
 8006b58:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	021b      	lsls	r3, r3, #8
 8006b68:	492b      	ldr	r1, [pc, #172]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	604b      	str	r3, [r1, #4]
 8006b6e:	e01a      	b.n	8006ba6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006b70:	4b29      	ldr	r3, [pc, #164]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a28      	ldr	r2, [pc, #160]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b76:	f023 0301 	bic.w	r3, r3, #1
 8006b7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006b7c:	f7fc f9de 	bl	8002f3c <HAL_GetTick>
 8006b80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006b82:	e008      	b.n	8006b96 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006b84:	f7fc f9da 	bl	8002f3c <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	d901      	bls.n	8006b96 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e31a      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006b96:	4b20      	ldr	r3, [pc, #128]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 0302 	and.w	r3, r3, #2
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1f0      	bne.n	8006b84 <HAL_RCC_OscConfig+0x1dc>
 8006ba2:	e000      	b.n	8006ba6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006ba4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d073      	beq.n	8006c9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d005      	beq.n	8006bc4 <HAL_RCC_OscConfig+0x21c>
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	2b0c      	cmp	r3, #12
 8006bbc:	d10e      	bne.n	8006bdc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	2b03      	cmp	r3, #3
 8006bc2:	d10b      	bne.n	8006bdc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bc4:	4b14      	ldr	r3, [pc, #80]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d063      	beq.n	8006c98 <HAL_RCC_OscConfig+0x2f0>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d15f      	bne.n	8006c98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e2f7      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006be4:	d106      	bne.n	8006bf4 <HAL_RCC_OscConfig+0x24c>
 8006be6:	4b0c      	ldr	r3, [pc, #48]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a0b      	ldr	r2, [pc, #44]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006bec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bf0:	6013      	str	r3, [r2, #0]
 8006bf2:	e025      	b.n	8006c40 <HAL_RCC_OscConfig+0x298>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006bfc:	d114      	bne.n	8006c28 <HAL_RCC_OscConfig+0x280>
 8006bfe:	4b06      	ldr	r3, [pc, #24]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a05      	ldr	r2, [pc, #20]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006c04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c08:	6013      	str	r3, [r2, #0]
 8006c0a:	4b03      	ldr	r3, [pc, #12]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a02      	ldr	r2, [pc, #8]	@ (8006c18 <HAL_RCC_OscConfig+0x270>)
 8006c10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c14:	6013      	str	r3, [r2, #0]
 8006c16:	e013      	b.n	8006c40 <HAL_RCC_OscConfig+0x298>
 8006c18:	40021000 	.word	0x40021000
 8006c1c:	0800af48 	.word	0x0800af48
 8006c20:	20000004 	.word	0x20000004
 8006c24:	2000003c 	.word	0x2000003c
 8006c28:	4ba0      	ldr	r3, [pc, #640]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a9f      	ldr	r2, [pc, #636]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006c2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c32:	6013      	str	r3, [r2, #0]
 8006c34:	4b9d      	ldr	r3, [pc, #628]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a9c      	ldr	r2, [pc, #624]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006c3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d013      	beq.n	8006c70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c48:	f7fc f978 	bl	8002f3c <HAL_GetTick>
 8006c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c4e:	e008      	b.n	8006c62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c50:	f7fc f974 	bl	8002f3c <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	2b64      	cmp	r3, #100	@ 0x64
 8006c5c:	d901      	bls.n	8006c62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e2b4      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c62:	4b92      	ldr	r3, [pc, #584]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d0f0      	beq.n	8006c50 <HAL_RCC_OscConfig+0x2a8>
 8006c6e:	e014      	b.n	8006c9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c70:	f7fc f964 	bl	8002f3c <HAL_GetTick>
 8006c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c76:	e008      	b.n	8006c8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c78:	f7fc f960 	bl	8002f3c <HAL_GetTick>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	1ad3      	subs	r3, r2, r3
 8006c82:	2b64      	cmp	r3, #100	@ 0x64
 8006c84:	d901      	bls.n	8006c8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e2a0      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c8a:	4b88      	ldr	r3, [pc, #544]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1f0      	bne.n	8006c78 <HAL_RCC_OscConfig+0x2d0>
 8006c96:	e000      	b.n	8006c9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0302 	and.w	r3, r3, #2
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d060      	beq.n	8006d68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	2b04      	cmp	r3, #4
 8006caa:	d005      	beq.n	8006cb8 <HAL_RCC_OscConfig+0x310>
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	2b0c      	cmp	r3, #12
 8006cb0:	d119      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d116      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006cb8:	4b7c      	ldr	r3, [pc, #496]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d005      	beq.n	8006cd0 <HAL_RCC_OscConfig+0x328>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d101      	bne.n	8006cd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e27d      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cd0:	4b76      	ldr	r3, [pc, #472]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	061b      	lsls	r3, r3, #24
 8006cde:	4973      	ldr	r1, [pc, #460]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ce4:	e040      	b.n	8006d68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d023      	beq.n	8006d36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006cee:	4b6f      	ldr	r3, [pc, #444]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a6e      	ldr	r2, [pc, #440]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cfa:	f7fc f91f 	bl	8002f3c <HAL_GetTick>
 8006cfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d00:	e008      	b.n	8006d14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d02:	f7fc f91b 	bl	8002f3c <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d901      	bls.n	8006d14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e25b      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d14:	4b65      	ldr	r3, [pc, #404]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d0f0      	beq.n	8006d02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d20:	4b62      	ldr	r3, [pc, #392]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	061b      	lsls	r3, r3, #24
 8006d2e:	495f      	ldr	r1, [pc, #380]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	604b      	str	r3, [r1, #4]
 8006d34:	e018      	b.n	8006d68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d36:	4b5d      	ldr	r3, [pc, #372]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a5c      	ldr	r2, [pc, #368]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d42:	f7fc f8fb 	bl	8002f3c <HAL_GetTick>
 8006d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d48:	e008      	b.n	8006d5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d4a:	f7fc f8f7 	bl	8002f3c <HAL_GetTick>
 8006d4e:	4602      	mov	r2, r0
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	1ad3      	subs	r3, r2, r3
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d901      	bls.n	8006d5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	e237      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d5c:	4b53      	ldr	r3, [pc, #332]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1f0      	bne.n	8006d4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0308 	and.w	r3, r3, #8
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d03c      	beq.n	8006dee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	695b      	ldr	r3, [r3, #20]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d01c      	beq.n	8006db6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d7c:	4b4b      	ldr	r3, [pc, #300]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d82:	4a4a      	ldr	r2, [pc, #296]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006d84:	f043 0301 	orr.w	r3, r3, #1
 8006d88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d8c:	f7fc f8d6 	bl	8002f3c <HAL_GetTick>
 8006d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d92:	e008      	b.n	8006da6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d94:	f7fc f8d2 	bl	8002f3c <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d901      	bls.n	8006da6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e212      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006da6:	4b41      	ldr	r3, [pc, #260]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006da8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dac:	f003 0302 	and.w	r3, r3, #2
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d0ef      	beq.n	8006d94 <HAL_RCC_OscConfig+0x3ec>
 8006db4:	e01b      	b.n	8006dee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006db6:	4b3d      	ldr	r3, [pc, #244]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006db8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dbc:	4a3b      	ldr	r2, [pc, #236]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006dbe:	f023 0301 	bic.w	r3, r3, #1
 8006dc2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dc6:	f7fc f8b9 	bl	8002f3c <HAL_GetTick>
 8006dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006dcc:	e008      	b.n	8006de0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006dce:	f7fc f8b5 	bl	8002f3c <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	d901      	bls.n	8006de0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e1f5      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006de0:	4b32      	ldr	r3, [pc, #200]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1ef      	bne.n	8006dce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0304 	and.w	r3, r3, #4
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f000 80a6 	beq.w	8006f48 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006e00:	4b2a      	ldr	r3, [pc, #168]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10d      	bne.n	8006e28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e0c:	4b27      	ldr	r3, [pc, #156]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e10:	4a26      	ldr	r2, [pc, #152]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e16:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e18:	4b24      	ldr	r3, [pc, #144]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e20:	60bb      	str	r3, [r7, #8]
 8006e22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e24:	2301      	movs	r3, #1
 8006e26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e28:	4b21      	ldr	r3, [pc, #132]	@ (8006eb0 <HAL_RCC_OscConfig+0x508>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d118      	bne.n	8006e66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e34:	4b1e      	ldr	r3, [pc, #120]	@ (8006eb0 <HAL_RCC_OscConfig+0x508>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a1d      	ldr	r2, [pc, #116]	@ (8006eb0 <HAL_RCC_OscConfig+0x508>)
 8006e3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e40:	f7fc f87c 	bl	8002f3c <HAL_GetTick>
 8006e44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e46:	e008      	b.n	8006e5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e48:	f7fc f878 	bl	8002f3c <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e1b8      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e5a:	4b15      	ldr	r3, [pc, #84]	@ (8006eb0 <HAL_RCC_OscConfig+0x508>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d0f0      	beq.n	8006e48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d108      	bne.n	8006e80 <HAL_RCC_OscConfig+0x4d8>
 8006e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e74:	4a0d      	ldr	r2, [pc, #52]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e76:	f043 0301 	orr.w	r3, r3, #1
 8006e7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e7e:	e029      	b.n	8006ed4 <HAL_RCC_OscConfig+0x52c>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	2b05      	cmp	r3, #5
 8006e86:	d115      	bne.n	8006eb4 <HAL_RCC_OscConfig+0x50c>
 8006e88:	4b08      	ldr	r3, [pc, #32]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e8e:	4a07      	ldr	r2, [pc, #28]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e90:	f043 0304 	orr.w	r3, r3, #4
 8006e94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e98:	4b04      	ldr	r3, [pc, #16]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e9e:	4a03      	ldr	r2, [pc, #12]	@ (8006eac <HAL_RCC_OscConfig+0x504>)
 8006ea0:	f043 0301 	orr.w	r3, r3, #1
 8006ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ea8:	e014      	b.n	8006ed4 <HAL_RCC_OscConfig+0x52c>
 8006eaa:	bf00      	nop
 8006eac:	40021000 	.word	0x40021000
 8006eb0:	40007000 	.word	0x40007000
 8006eb4:	4b9d      	ldr	r3, [pc, #628]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eba:	4a9c      	ldr	r2, [pc, #624]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006ebc:	f023 0301 	bic.w	r3, r3, #1
 8006ec0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ec4:	4b99      	ldr	r3, [pc, #612]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eca:	4a98      	ldr	r2, [pc, #608]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006ecc:	f023 0304 	bic.w	r3, r3, #4
 8006ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d016      	beq.n	8006f0a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006edc:	f7fc f82e 	bl	8002f3c <HAL_GetTick>
 8006ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ee2:	e00a      	b.n	8006efa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ee4:	f7fc f82a 	bl	8002f3c <HAL_GetTick>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	1ad3      	subs	r3, r2, r3
 8006eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d901      	bls.n	8006efa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	e168      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006efa:	4b8c      	ldr	r3, [pc, #560]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f00:	f003 0302 	and.w	r3, r3, #2
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d0ed      	beq.n	8006ee4 <HAL_RCC_OscConfig+0x53c>
 8006f08:	e015      	b.n	8006f36 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f0a:	f7fc f817 	bl	8002f3c <HAL_GetTick>
 8006f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f10:	e00a      	b.n	8006f28 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f12:	f7fc f813 	bl	8002f3c <HAL_GetTick>
 8006f16:	4602      	mov	r2, r0
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	1ad3      	subs	r3, r2, r3
 8006f1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d901      	bls.n	8006f28 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e151      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f28:	4b80      	ldr	r3, [pc, #512]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1ed      	bne.n	8006f12 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f36:	7ffb      	ldrb	r3, [r7, #31]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d105      	bne.n	8006f48 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f3c:	4b7b      	ldr	r3, [pc, #492]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f40:	4a7a      	ldr	r2, [pc, #488]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f46:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 0320 	and.w	r3, r3, #32
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d03c      	beq.n	8006fce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d01c      	beq.n	8006f96 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006f5c:	4b73      	ldr	r3, [pc, #460]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f62:	4a72      	ldr	r2, [pc, #456]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f64:	f043 0301 	orr.w	r3, r3, #1
 8006f68:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f6c:	f7fb ffe6 	bl	8002f3c <HAL_GetTick>
 8006f70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006f72:	e008      	b.n	8006f86 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006f74:	f7fb ffe2 	bl	8002f3c <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d901      	bls.n	8006f86 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e122      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006f86:	4b69      	ldr	r3, [pc, #420]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f8c:	f003 0302 	and.w	r3, r3, #2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d0ef      	beq.n	8006f74 <HAL_RCC_OscConfig+0x5cc>
 8006f94:	e01b      	b.n	8006fce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006f96:	4b65      	ldr	r3, [pc, #404]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f9c:	4a63      	ldr	r2, [pc, #396]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006f9e:	f023 0301 	bic.w	r3, r3, #1
 8006fa2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fa6:	f7fb ffc9 	bl	8002f3c <HAL_GetTick>
 8006faa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006fac:	e008      	b.n	8006fc0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006fae:	f7fb ffc5 	bl	8002f3c <HAL_GetTick>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d901      	bls.n	8006fc0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e105      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006fc0:	4b5a      	ldr	r3, [pc, #360]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006fc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fc6:	f003 0302 	and.w	r3, r3, #2
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d1ef      	bne.n	8006fae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 80f9 	beq.w	80071ca <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fdc:	2b02      	cmp	r3, #2
 8006fde:	f040 80cf 	bne.w	8007180 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006fe2:	4b52      	ldr	r3, [pc, #328]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f003 0203 	and.w	r2, r3, #3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d12c      	bne.n	8007050 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007000:	3b01      	subs	r3, #1
 8007002:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007004:	429a      	cmp	r2, r3
 8007006:	d123      	bne.n	8007050 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007012:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007014:	429a      	cmp	r2, r3
 8007016:	d11b      	bne.n	8007050 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007022:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007024:	429a      	cmp	r2, r3
 8007026:	d113      	bne.n	8007050 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007032:	085b      	lsrs	r3, r3, #1
 8007034:	3b01      	subs	r3, #1
 8007036:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007038:	429a      	cmp	r2, r3
 800703a:	d109      	bne.n	8007050 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007046:	085b      	lsrs	r3, r3, #1
 8007048:	3b01      	subs	r3, #1
 800704a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800704c:	429a      	cmp	r2, r3
 800704e:	d071      	beq.n	8007134 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	2b0c      	cmp	r3, #12
 8007054:	d068      	beq.n	8007128 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007056:	4b35      	ldr	r3, [pc, #212]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d105      	bne.n	800706e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007062:	4b32      	ldr	r3, [pc, #200]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e0ac      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007072:	4b2e      	ldr	r3, [pc, #184]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a2d      	ldr	r2, [pc, #180]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 8007078:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800707c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800707e:	f7fb ff5d 	bl	8002f3c <HAL_GetTick>
 8007082:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007084:	e008      	b.n	8007098 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007086:	f7fb ff59 	bl	8002f3c <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	2b02      	cmp	r3, #2
 8007092:	d901      	bls.n	8007098 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8007094:	2303      	movs	r3, #3
 8007096:	e099      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007098:	4b24      	ldr	r3, [pc, #144]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1f0      	bne.n	8007086 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80070a4:	4b21      	ldr	r3, [pc, #132]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 80070a6:	68da      	ldr	r2, [r3, #12]
 80070a8:	4b21      	ldr	r3, [pc, #132]	@ (8007130 <HAL_RCC_OscConfig+0x788>)
 80070aa:	4013      	ands	r3, r2
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80070b4:	3a01      	subs	r2, #1
 80070b6:	0112      	lsls	r2, r2, #4
 80070b8:	4311      	orrs	r1, r2
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80070be:	0212      	lsls	r2, r2, #8
 80070c0:	4311      	orrs	r1, r2
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80070c6:	0852      	lsrs	r2, r2, #1
 80070c8:	3a01      	subs	r2, #1
 80070ca:	0552      	lsls	r2, r2, #21
 80070cc:	4311      	orrs	r1, r2
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80070d2:	0852      	lsrs	r2, r2, #1
 80070d4:	3a01      	subs	r2, #1
 80070d6:	0652      	lsls	r2, r2, #25
 80070d8:	4311      	orrs	r1, r2
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80070de:	06d2      	lsls	r2, r2, #27
 80070e0:	430a      	orrs	r2, r1
 80070e2:	4912      	ldr	r1, [pc, #72]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80070e8:	4b10      	ldr	r3, [pc, #64]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a0f      	ldr	r2, [pc, #60]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 80070ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80070f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80070f4:	4b0d      	ldr	r3, [pc, #52]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	4a0c      	ldr	r2, [pc, #48]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 80070fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80070fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007100:	f7fb ff1c 	bl	8002f3c <HAL_GetTick>
 8007104:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007106:	e008      	b.n	800711a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007108:	f7fb ff18 	bl	8002f3c <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	2b02      	cmp	r3, #2
 8007114:	d901      	bls.n	800711a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8007116:	2303      	movs	r3, #3
 8007118:	e058      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800711a:	4b04      	ldr	r3, [pc, #16]	@ (800712c <HAL_RCC_OscConfig+0x784>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d0f0      	beq.n	8007108 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007126:	e050      	b.n	80071ca <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e04f      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
 800712c:	40021000 	.word	0x40021000
 8007130:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007134:	4b27      	ldr	r3, [pc, #156]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d144      	bne.n	80071ca <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007140:	4b24      	ldr	r3, [pc, #144]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a23      	ldr	r2, [pc, #140]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 8007146:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800714a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800714c:	4b21      	ldr	r3, [pc, #132]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	4a20      	ldr	r2, [pc, #128]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 8007152:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007156:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007158:	f7fb fef0 	bl	8002f3c <HAL_GetTick>
 800715c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800715e:	e008      	b.n	8007172 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007160:	f7fb feec 	bl	8002f3c <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	2b02      	cmp	r3, #2
 800716c:	d901      	bls.n	8007172 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e02c      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007172:	4b18      	ldr	r3, [pc, #96]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800717a:	2b00      	cmp	r3, #0
 800717c:	d0f0      	beq.n	8007160 <HAL_RCC_OscConfig+0x7b8>
 800717e:	e024      	b.n	80071ca <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	2b0c      	cmp	r3, #12
 8007184:	d01f      	beq.n	80071c6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007186:	4b13      	ldr	r3, [pc, #76]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a12      	ldr	r2, [pc, #72]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 800718c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007192:	f7fb fed3 	bl	8002f3c <HAL_GetTick>
 8007196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007198:	e008      	b.n	80071ac <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800719a:	f7fb fecf 	bl	8002f3c <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d901      	bls.n	80071ac <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	e00f      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80071ac:	4b09      	ldr	r3, [pc, #36]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1f0      	bne.n	800719a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80071b8:	4b06      	ldr	r3, [pc, #24]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 80071ba:	68da      	ldr	r2, [r3, #12]
 80071bc:	4905      	ldr	r1, [pc, #20]	@ (80071d4 <HAL_RCC_OscConfig+0x82c>)
 80071be:	4b06      	ldr	r3, [pc, #24]	@ (80071d8 <HAL_RCC_OscConfig+0x830>)
 80071c0:	4013      	ands	r3, r2
 80071c2:	60cb      	str	r3, [r1, #12]
 80071c4:	e001      	b.n	80071ca <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e000      	b.n	80071cc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3720      	adds	r7, #32
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	40021000 	.word	0x40021000
 80071d8:	feeefffc 	.word	0xfeeefffc

080071dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b086      	sub	sp, #24
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80071e6:	2300      	movs	r3, #0
 80071e8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d101      	bne.n	80071f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80071f0:	2301      	movs	r3, #1
 80071f2:	e11d      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80071f4:	4b90      	ldr	r3, [pc, #576]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 030f 	and.w	r3, r3, #15
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	429a      	cmp	r2, r3
 8007200:	d910      	bls.n	8007224 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007202:	4b8d      	ldr	r3, [pc, #564]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f023 020f 	bic.w	r2, r3, #15
 800720a:	498b      	ldr	r1, [pc, #556]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	4313      	orrs	r3, r2
 8007210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007212:	4b89      	ldr	r3, [pc, #548]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 030f 	and.w	r3, r3, #15
 800721a:	683a      	ldr	r2, [r7, #0]
 800721c:	429a      	cmp	r2, r3
 800721e:	d001      	beq.n	8007224 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e105      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f003 0302 	and.w	r3, r3, #2
 800722c:	2b00      	cmp	r3, #0
 800722e:	d010      	beq.n	8007252 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689a      	ldr	r2, [r3, #8]
 8007234:	4b81      	ldr	r3, [pc, #516]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800723c:	429a      	cmp	r2, r3
 800723e:	d908      	bls.n	8007252 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007240:	4b7e      	ldr	r3, [pc, #504]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	497b      	ldr	r1, [pc, #492]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 800724e:	4313      	orrs	r3, r2
 8007250:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0301 	and.w	r3, r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	d079      	beq.n	8007352 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	2b03      	cmp	r3, #3
 8007264:	d11e      	bne.n	80072a4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007266:	4b75      	ldr	r3, [pc, #468]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d101      	bne.n	8007276 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e0dc      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007276:	f000 fa09 	bl	800768c <RCC_GetSysClockFreqFromPLLSource>
 800727a:	4603      	mov	r3, r0
 800727c:	4a70      	ldr	r2, [pc, #448]	@ (8007440 <HAL_RCC_ClockConfig+0x264>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d946      	bls.n	8007310 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007282:	4b6e      	ldr	r3, [pc, #440]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d140      	bne.n	8007310 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800728e:	4b6b      	ldr	r3, [pc, #428]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007296:	4a69      	ldr	r2, [pc, #420]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800729c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800729e:	2380      	movs	r3, #128	@ 0x80
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	e035      	b.n	8007310 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d107      	bne.n	80072bc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072ac:	4b63      	ldr	r3, [pc, #396]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d115      	bne.n	80072e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e0b9      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d107      	bne.n	80072d4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072c4:	4b5d      	ldr	r3, [pc, #372]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 0302 	and.w	r3, r3, #2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d109      	bne.n	80072e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e0ad      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072d4:	4b59      	ldr	r3, [pc, #356]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d101      	bne.n	80072e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e0a5      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80072e4:	f000 f8b4 	bl	8007450 <HAL_RCC_GetSysClockFreq>
 80072e8:	4603      	mov	r3, r0
 80072ea:	4a55      	ldr	r2, [pc, #340]	@ (8007440 <HAL_RCC_ClockConfig+0x264>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d90f      	bls.n	8007310 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80072f0:	4b52      	ldr	r3, [pc, #328]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d109      	bne.n	8007310 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80072fc:	4b4f      	ldr	r3, [pc, #316]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007304:	4a4d      	ldr	r2, [pc, #308]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800730a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800730c:	2380      	movs	r3, #128	@ 0x80
 800730e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007310:	4b4a      	ldr	r3, [pc, #296]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f023 0203 	bic.w	r2, r3, #3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	4947      	ldr	r1, [pc, #284]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 800731e:	4313      	orrs	r3, r2
 8007320:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007322:	f7fb fe0b 	bl	8002f3c <HAL_GetTick>
 8007326:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007328:	e00a      	b.n	8007340 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800732a:	f7fb fe07 	bl	8002f3c <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007338:	4293      	cmp	r3, r2
 800733a:	d901      	bls.n	8007340 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e077      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007340:	4b3e      	ldr	r3, [pc, #248]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	f003 020c 	and.w	r2, r3, #12
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	429a      	cmp	r2, r3
 8007350:	d1eb      	bne.n	800732a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	2b80      	cmp	r3, #128	@ 0x80
 8007356:	d105      	bne.n	8007364 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007358:	4b38      	ldr	r3, [pc, #224]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	4a37      	ldr	r2, [pc, #220]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 800735e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007362:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0302 	and.w	r3, r3, #2
 800736c:	2b00      	cmp	r3, #0
 800736e:	d010      	beq.n	8007392 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	689a      	ldr	r2, [r3, #8]
 8007374:	4b31      	ldr	r3, [pc, #196]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800737c:	429a      	cmp	r2, r3
 800737e:	d208      	bcs.n	8007392 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007380:	4b2e      	ldr	r3, [pc, #184]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	492b      	ldr	r1, [pc, #172]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 800738e:	4313      	orrs	r3, r2
 8007390:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007392:	4b29      	ldr	r3, [pc, #164]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 030f 	and.w	r3, r3, #15
 800739a:	683a      	ldr	r2, [r7, #0]
 800739c:	429a      	cmp	r2, r3
 800739e:	d210      	bcs.n	80073c2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073a0:	4b25      	ldr	r3, [pc, #148]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f023 020f 	bic.w	r2, r3, #15
 80073a8:	4923      	ldr	r1, [pc, #140]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073b0:	4b21      	ldr	r3, [pc, #132]	@ (8007438 <HAL_RCC_ClockConfig+0x25c>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 030f 	and.w	r3, r3, #15
 80073b8:	683a      	ldr	r2, [r7, #0]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d001      	beq.n	80073c2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e036      	b.n	8007430 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0304 	and.w	r3, r3, #4
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d008      	beq.n	80073e0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073ce:	4b1b      	ldr	r3, [pc, #108]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	4918      	ldr	r1, [pc, #96]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d009      	beq.n	8007400 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073ec:	4b13      	ldr	r3, [pc, #76]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	00db      	lsls	r3, r3, #3
 80073fa:	4910      	ldr	r1, [pc, #64]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 80073fc:	4313      	orrs	r3, r2
 80073fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007400:	f000 f826 	bl	8007450 <HAL_RCC_GetSysClockFreq>
 8007404:	4602      	mov	r2, r0
 8007406:	4b0d      	ldr	r3, [pc, #52]	@ (800743c <HAL_RCC_ClockConfig+0x260>)
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	091b      	lsrs	r3, r3, #4
 800740c:	f003 030f 	and.w	r3, r3, #15
 8007410:	490c      	ldr	r1, [pc, #48]	@ (8007444 <HAL_RCC_ClockConfig+0x268>)
 8007412:	5ccb      	ldrb	r3, [r1, r3]
 8007414:	f003 031f 	and.w	r3, r3, #31
 8007418:	fa22 f303 	lsr.w	r3, r2, r3
 800741c:	4a0a      	ldr	r2, [pc, #40]	@ (8007448 <HAL_RCC_ClockConfig+0x26c>)
 800741e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007420:	4b0a      	ldr	r3, [pc, #40]	@ (800744c <HAL_RCC_ClockConfig+0x270>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4618      	mov	r0, r3
 8007426:	f7fb fd39 	bl	8002e9c <HAL_InitTick>
 800742a:	4603      	mov	r3, r0
 800742c:	73fb      	strb	r3, [r7, #15]

  return status;
 800742e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007430:	4618      	mov	r0, r3
 8007432:	3718      	adds	r7, #24
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}
 8007438:	40022000 	.word	0x40022000
 800743c:	40021000 	.word	0x40021000
 8007440:	04c4b400 	.word	0x04c4b400
 8007444:	0800af48 	.word	0x0800af48
 8007448:	20000004 	.word	0x20000004
 800744c:	2000003c 	.word	0x2000003c

08007450 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007450:	b480      	push	{r7}
 8007452:	b089      	sub	sp, #36	@ 0x24
 8007454:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007456:	2300      	movs	r3, #0
 8007458:	61fb      	str	r3, [r7, #28]
 800745a:	2300      	movs	r3, #0
 800745c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800745e:	4b3e      	ldr	r3, [pc, #248]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	f003 030c 	and.w	r3, r3, #12
 8007466:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007468:	4b3b      	ldr	r3, [pc, #236]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	f003 0303 	and.w	r3, r3, #3
 8007470:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d005      	beq.n	8007484 <HAL_RCC_GetSysClockFreq+0x34>
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	2b0c      	cmp	r3, #12
 800747c:	d121      	bne.n	80074c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2b01      	cmp	r3, #1
 8007482:	d11e      	bne.n	80074c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007484:	4b34      	ldr	r3, [pc, #208]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0308 	and.w	r3, r3, #8
 800748c:	2b00      	cmp	r3, #0
 800748e:	d107      	bne.n	80074a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007490:	4b31      	ldr	r3, [pc, #196]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 8007492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007496:	0a1b      	lsrs	r3, r3, #8
 8007498:	f003 030f 	and.w	r3, r3, #15
 800749c:	61fb      	str	r3, [r7, #28]
 800749e:	e005      	b.n	80074ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80074a0:	4b2d      	ldr	r3, [pc, #180]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	091b      	lsrs	r3, r3, #4
 80074a6:	f003 030f 	and.w	r3, r3, #15
 80074aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80074ac:	4a2b      	ldr	r2, [pc, #172]	@ (800755c <HAL_RCC_GetSysClockFreq+0x10c>)
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d10d      	bne.n	80074d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80074bc:	69fb      	ldr	r3, [r7, #28]
 80074be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80074c0:	e00a      	b.n	80074d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	2b04      	cmp	r3, #4
 80074c6:	d102      	bne.n	80074ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80074c8:	4b25      	ldr	r3, [pc, #148]	@ (8007560 <HAL_RCC_GetSysClockFreq+0x110>)
 80074ca:	61bb      	str	r3, [r7, #24]
 80074cc:	e004      	b.n	80074d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	2b08      	cmp	r3, #8
 80074d2:	d101      	bne.n	80074d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80074d4:	4b23      	ldr	r3, [pc, #140]	@ (8007564 <HAL_RCC_GetSysClockFreq+0x114>)
 80074d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	2b0c      	cmp	r3, #12
 80074dc:	d134      	bne.n	8007548 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80074de:	4b1e      	ldr	r3, [pc, #120]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	f003 0303 	and.w	r3, r3, #3
 80074e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	d003      	beq.n	80074f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	2b03      	cmp	r3, #3
 80074f2:	d003      	beq.n	80074fc <HAL_RCC_GetSysClockFreq+0xac>
 80074f4:	e005      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80074f6:	4b1a      	ldr	r3, [pc, #104]	@ (8007560 <HAL_RCC_GetSysClockFreq+0x110>)
 80074f8:	617b      	str	r3, [r7, #20]
      break;
 80074fa:	e005      	b.n	8007508 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80074fc:	4b19      	ldr	r3, [pc, #100]	@ (8007564 <HAL_RCC_GetSysClockFreq+0x114>)
 80074fe:	617b      	str	r3, [r7, #20]
      break;
 8007500:	e002      	b.n	8007508 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	617b      	str	r3, [r7, #20]
      break;
 8007506:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007508:	4b13      	ldr	r3, [pc, #76]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	091b      	lsrs	r3, r3, #4
 800750e:	f003 030f 	and.w	r3, r3, #15
 8007512:	3301      	adds	r3, #1
 8007514:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007516:	4b10      	ldr	r3, [pc, #64]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	0a1b      	lsrs	r3, r3, #8
 800751c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007520:	697a      	ldr	r2, [r7, #20]
 8007522:	fb03 f202 	mul.w	r2, r3, r2
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	fbb2 f3f3 	udiv	r3, r2, r3
 800752c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800752e:	4b0a      	ldr	r3, [pc, #40]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x108>)
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	0e5b      	lsrs	r3, r3, #25
 8007534:	f003 0303 	and.w	r3, r3, #3
 8007538:	3301      	adds	r3, #1
 800753a:	005b      	lsls	r3, r3, #1
 800753c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800753e:	697a      	ldr	r2, [r7, #20]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	fbb2 f3f3 	udiv	r3, r2, r3
 8007546:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007548:	69bb      	ldr	r3, [r7, #24]
}
 800754a:	4618      	mov	r0, r3
 800754c:	3724      	adds	r7, #36	@ 0x24
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	40021000 	.word	0x40021000
 800755c:	0800af60 	.word	0x0800af60
 8007560:	00f42400 	.word	0x00f42400
 8007564:	007a1200 	.word	0x007a1200

08007568 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007568:	b480      	push	{r7}
 800756a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800756c:	4b03      	ldr	r3, [pc, #12]	@ (800757c <HAL_RCC_GetHCLKFreq+0x14>)
 800756e:	681b      	ldr	r3, [r3, #0]
}
 8007570:	4618      	mov	r0, r3
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	20000004 	.word	0x20000004

08007580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007584:	f7ff fff0 	bl	8007568 <HAL_RCC_GetHCLKFreq>
 8007588:	4602      	mov	r2, r0
 800758a:	4b06      	ldr	r3, [pc, #24]	@ (80075a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	0a1b      	lsrs	r3, r3, #8
 8007590:	f003 0307 	and.w	r3, r3, #7
 8007594:	4904      	ldr	r1, [pc, #16]	@ (80075a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007596:	5ccb      	ldrb	r3, [r1, r3]
 8007598:	f003 031f 	and.w	r3, r3, #31
 800759c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	40021000 	.word	0x40021000
 80075a8:	0800af58 	.word	0x0800af58

080075ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80075b0:	f7ff ffda 	bl	8007568 <HAL_RCC_GetHCLKFreq>
 80075b4:	4602      	mov	r2, r0
 80075b6:	4b06      	ldr	r3, [pc, #24]	@ (80075d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	0adb      	lsrs	r3, r3, #11
 80075bc:	f003 0307 	and.w	r3, r3, #7
 80075c0:	4904      	ldr	r1, [pc, #16]	@ (80075d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80075c2:	5ccb      	ldrb	r3, [r1, r3]
 80075c4:	f003 031f 	and.w	r3, r3, #31
 80075c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	40021000 	.word	0x40021000
 80075d4:	0800af58 	.word	0x0800af58

080075d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80075e0:	2300      	movs	r3, #0
 80075e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80075e4:	4b27      	ldr	r3, [pc, #156]	@ (8007684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d003      	beq.n	80075f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80075f0:	f7ff f916 	bl	8006820 <HAL_PWREx_GetVoltageRange>
 80075f4:	6178      	str	r0, [r7, #20]
 80075f6:	e014      	b.n	8007622 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80075f8:	4b22      	ldr	r3, [pc, #136]	@ (8007684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075fc:	4a21      	ldr	r2, [pc, #132]	@ (8007684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007602:	6593      	str	r3, [r2, #88]	@ 0x58
 8007604:	4b1f      	ldr	r3, [pc, #124]	@ (8007684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800760c:	60fb      	str	r3, [r7, #12]
 800760e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007610:	f7ff f906 	bl	8006820 <HAL_PWREx_GetVoltageRange>
 8007614:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007616:	4b1b      	ldr	r3, [pc, #108]	@ (8007684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800761a:	4a1a      	ldr	r2, [pc, #104]	@ (8007684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800761c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007620:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007628:	d10b      	bne.n	8007642 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b80      	cmp	r3, #128	@ 0x80
 800762e:	d913      	bls.n	8007658 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2ba0      	cmp	r3, #160	@ 0xa0
 8007634:	d902      	bls.n	800763c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007636:	2302      	movs	r3, #2
 8007638:	613b      	str	r3, [r7, #16]
 800763a:	e00d      	b.n	8007658 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800763c:	2301      	movs	r3, #1
 800763e:	613b      	str	r3, [r7, #16]
 8007640:	e00a      	b.n	8007658 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b7f      	cmp	r3, #127	@ 0x7f
 8007646:	d902      	bls.n	800764e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8007648:	2302      	movs	r3, #2
 800764a:	613b      	str	r3, [r7, #16]
 800764c:	e004      	b.n	8007658 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2b70      	cmp	r3, #112	@ 0x70
 8007652:	d101      	bne.n	8007658 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007654:	2301      	movs	r3, #1
 8007656:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007658:	4b0b      	ldr	r3, [pc, #44]	@ (8007688 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f023 020f 	bic.w	r2, r3, #15
 8007660:	4909      	ldr	r1, [pc, #36]	@ (8007688 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	4313      	orrs	r3, r2
 8007666:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007668:	4b07      	ldr	r3, [pc, #28]	@ (8007688 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 030f 	and.w	r3, r3, #15
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	429a      	cmp	r2, r3
 8007674:	d001      	beq.n	800767a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e000      	b.n	800767c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3718      	adds	r7, #24
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	40021000 	.word	0x40021000
 8007688:	40022000 	.word	0x40022000

0800768c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800768c:	b480      	push	{r7}
 800768e:	b087      	sub	sp, #28
 8007690:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007692:	4b2d      	ldr	r3, [pc, #180]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	f003 0303 	and.w	r3, r3, #3
 800769a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2b03      	cmp	r3, #3
 80076a0:	d00b      	beq.n	80076ba <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b03      	cmp	r3, #3
 80076a6:	d825      	bhi.n	80076f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d008      	beq.n	80076c0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d11f      	bne.n	80076f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80076b4:	4b25      	ldr	r3, [pc, #148]	@ (800774c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80076b6:	613b      	str	r3, [r7, #16]
    break;
 80076b8:	e01f      	b.n	80076fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80076ba:	4b25      	ldr	r3, [pc, #148]	@ (8007750 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80076bc:	613b      	str	r3, [r7, #16]
    break;
 80076be:	e01c      	b.n	80076fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80076c0:	4b21      	ldr	r3, [pc, #132]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0308 	and.w	r3, r3, #8
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d107      	bne.n	80076dc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80076cc:	4b1e      	ldr	r3, [pc, #120]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80076ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076d2:	0a1b      	lsrs	r3, r3, #8
 80076d4:	f003 030f 	and.w	r3, r3, #15
 80076d8:	617b      	str	r3, [r7, #20]
 80076da:	e005      	b.n	80076e8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80076dc:	4b1a      	ldr	r3, [pc, #104]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	091b      	lsrs	r3, r3, #4
 80076e2:	f003 030f 	and.w	r3, r3, #15
 80076e6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80076e8:	4a1a      	ldr	r2, [pc, #104]	@ (8007754 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076f0:	613b      	str	r3, [r7, #16]
    break;
 80076f2:	e002      	b.n	80076fa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80076f4:	2300      	movs	r3, #0
 80076f6:	613b      	str	r3, [r7, #16]
    break;
 80076f8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80076fa:	4b13      	ldr	r3, [pc, #76]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	091b      	lsrs	r3, r3, #4
 8007700:	f003 030f 	and.w	r3, r3, #15
 8007704:	3301      	adds	r3, #1
 8007706:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007708:	4b0f      	ldr	r3, [pc, #60]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	0a1b      	lsrs	r3, r3, #8
 800770e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	fb03 f202 	mul.w	r2, r3, r2
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	fbb2 f3f3 	udiv	r3, r2, r3
 800771e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007720:	4b09      	ldr	r3, [pc, #36]	@ (8007748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	0e5b      	lsrs	r3, r3, #25
 8007726:	f003 0303 	and.w	r3, r3, #3
 800772a:	3301      	adds	r3, #1
 800772c:	005b      	lsls	r3, r3, #1
 800772e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8007730:	693a      	ldr	r2, [r7, #16]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	fbb2 f3f3 	udiv	r3, r2, r3
 8007738:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800773a:	683b      	ldr	r3, [r7, #0]
}
 800773c:	4618      	mov	r0, r3
 800773e:	371c      	adds	r7, #28
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	40021000 	.word	0x40021000
 800774c:	00f42400 	.word	0x00f42400
 8007750:	007a1200 	.word	0x007a1200
 8007754:	0800af60 	.word	0x0800af60

08007758 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b086      	sub	sp, #24
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007760:	2300      	movs	r3, #0
 8007762:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007764:	2300      	movs	r3, #0
 8007766:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007770:	2b00      	cmp	r3, #0
 8007772:	d040      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007778:	2b80      	cmp	r3, #128	@ 0x80
 800777a:	d02a      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800777c:	2b80      	cmp	r3, #128	@ 0x80
 800777e:	d825      	bhi.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007780:	2b60      	cmp	r3, #96	@ 0x60
 8007782:	d026      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007784:	2b60      	cmp	r3, #96	@ 0x60
 8007786:	d821      	bhi.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007788:	2b40      	cmp	r3, #64	@ 0x40
 800778a:	d006      	beq.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800778c:	2b40      	cmp	r3, #64	@ 0x40
 800778e:	d81d      	bhi.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007790:	2b00      	cmp	r3, #0
 8007792:	d009      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007794:	2b20      	cmp	r3, #32
 8007796:	d010      	beq.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x62>
 8007798:	e018      	b.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800779a:	4b89      	ldr	r3, [pc, #548]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	4a88      	ldr	r2, [pc, #544]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077a4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80077a6:	e015      	b.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	3304      	adds	r3, #4
 80077ac:	2100      	movs	r1, #0
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 fb02 	bl	8007db8 <RCCEx_PLLSAI1_Config>
 80077b4:	4603      	mov	r3, r0
 80077b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80077b8:	e00c      	b.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	3320      	adds	r3, #32
 80077be:	2100      	movs	r1, #0
 80077c0:	4618      	mov	r0, r3
 80077c2:	f000 fbed 	bl	8007fa0 <RCCEx_PLLSAI2_Config>
 80077c6:	4603      	mov	r3, r0
 80077c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80077ca:	e003      	b.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	74fb      	strb	r3, [r7, #19]
      break;
 80077d0:	e000      	b.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80077d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077d4:	7cfb      	ldrb	r3, [r7, #19]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10b      	bne.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80077da:	4b79      	ldr	r3, [pc, #484]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80077e0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077e8:	4975      	ldr	r1, [pc, #468]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80077f0:	e001      	b.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077f2:	7cfb      	ldrb	r3, [r7, #19]
 80077f4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d047      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800780a:	d030      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800780c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007810:	d82a      	bhi.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007812:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007816:	d02a      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007818:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800781c:	d824      	bhi.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800781e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007822:	d008      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8007824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007828:	d81e      	bhi.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00a      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800782e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007832:	d010      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007834:	e018      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007836:	4b62      	ldr	r3, [pc, #392]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	4a61      	ldr	r2, [pc, #388]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800783c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007840:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007842:	e015      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	3304      	adds	r3, #4
 8007848:	2100      	movs	r1, #0
 800784a:	4618      	mov	r0, r3
 800784c:	f000 fab4 	bl	8007db8 <RCCEx_PLLSAI1_Config>
 8007850:	4603      	mov	r3, r0
 8007852:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007854:	e00c      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	3320      	adds	r3, #32
 800785a:	2100      	movs	r1, #0
 800785c:	4618      	mov	r0, r3
 800785e:	f000 fb9f 	bl	8007fa0 <RCCEx_PLLSAI2_Config>
 8007862:	4603      	mov	r3, r0
 8007864:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007866:	e003      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	74fb      	strb	r3, [r7, #19]
      break;
 800786c:	e000      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800786e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007870:	7cfb      	ldrb	r3, [r7, #19]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d10b      	bne.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007876:	4b52      	ldr	r3, [pc, #328]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007878:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800787c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007884:	494e      	ldr	r1, [pc, #312]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007886:	4313      	orrs	r3, r2
 8007888:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800788c:	e001      	b.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800788e:	7cfb      	ldrb	r3, [r7, #19]
 8007890:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 809f 	beq.w	80079de <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078a0:	2300      	movs	r3, #0
 80078a2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80078a4:	4b46      	ldr	r3, [pc, #280]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80078b0:	2301      	movs	r3, #1
 80078b2:	e000      	b.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80078b4:	2300      	movs	r3, #0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00d      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078ba:	4b41      	ldr	r3, [pc, #260]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078be:	4a40      	ldr	r2, [pc, #256]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80078c6:	4b3e      	ldr	r3, [pc, #248]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078ce:	60bb      	str	r3, [r7, #8]
 80078d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078d2:	2301      	movs	r3, #1
 80078d4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078d6:	4b3b      	ldr	r3, [pc, #236]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a3a      	ldr	r2, [pc, #232]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80078dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078e2:	f7fb fb2b 	bl	8002f3c <HAL_GetTick>
 80078e6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80078e8:	e009      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078ea:	f7fb fb27 	bl	8002f3c <HAL_GetTick>
 80078ee:	4602      	mov	r2, r0
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	2b02      	cmp	r3, #2
 80078f6:	d902      	bls.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80078f8:	2303      	movs	r3, #3
 80078fa:	74fb      	strb	r3, [r7, #19]
        break;
 80078fc:	e005      	b.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80078fe:	4b31      	ldr	r3, [pc, #196]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007906:	2b00      	cmp	r3, #0
 8007908:	d0ef      	beq.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800790a:	7cfb      	ldrb	r3, [r7, #19]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d15b      	bne.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007910:	4b2b      	ldr	r3, [pc, #172]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007916:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800791a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d01f      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	429a      	cmp	r2, r3
 800792c:	d019      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800792e:	4b24      	ldr	r3, [pc, #144]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007938:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800793a:	4b21      	ldr	r3, [pc, #132]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800793c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007940:	4a1f      	ldr	r2, [pc, #124]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007946:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800794a:	4b1d      	ldr	r3, [pc, #116]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800794c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007950:	4a1b      	ldr	r2, [pc, #108]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007952:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007956:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800795a:	4a19      	ldr	r2, [pc, #100]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f003 0301 	and.w	r3, r3, #1
 8007968:	2b00      	cmp	r3, #0
 800796a:	d016      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800796c:	f7fb fae6 	bl	8002f3c <HAL_GetTick>
 8007970:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007972:	e00b      	b.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007974:	f7fb fae2 	bl	8002f3c <HAL_GetTick>
 8007978:	4602      	mov	r2, r0
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007982:	4293      	cmp	r3, r2
 8007984:	d902      	bls.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8007986:	2303      	movs	r3, #3
 8007988:	74fb      	strb	r3, [r7, #19]
            break;
 800798a:	e006      	b.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800798c:	4b0c      	ldr	r3, [pc, #48]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800798e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007992:	f003 0302 	and.w	r3, r3, #2
 8007996:	2b00      	cmp	r3, #0
 8007998:	d0ec      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800799a:	7cfb      	ldrb	r3, [r7, #19]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10c      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079a0:	4b07      	ldr	r3, [pc, #28]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079b0:	4903      	ldr	r1, [pc, #12]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80079b8:	e008      	b.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079ba:	7cfb      	ldrb	r3, [r7, #19]
 80079bc:	74bb      	strb	r3, [r7, #18]
 80079be:	e005      	b.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x274>
 80079c0:	40021000 	.word	0x40021000
 80079c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079c8:	7cfb      	ldrb	r3, [r7, #19]
 80079ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80079cc:	7c7b      	ldrb	r3, [r7, #17]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d105      	bne.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079d2:	4ba0      	ldr	r3, [pc, #640]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079d6:	4a9f      	ldr	r2, [pc, #636]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00a      	beq.n	8007a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80079ea:	4b9a      	ldr	r3, [pc, #616]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079f0:	f023 0203 	bic.w	r2, r3, #3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079f8:	4996      	ldr	r1, [pc, #600]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079fa:	4313      	orrs	r3, r2
 80079fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0302 	and.w	r3, r3, #2
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00a      	beq.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007a0c:	4b91      	ldr	r3, [pc, #580]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a12:	f023 020c 	bic.w	r2, r3, #12
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1a:	498e      	ldr	r1, [pc, #568]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 0304 	and.w	r3, r3, #4
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00a      	beq.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007a2e:	4b89      	ldr	r3, [pc, #548]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a3c:	4985      	ldr	r1, [pc, #532]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0308 	and.w	r3, r3, #8
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00a      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007a50:	4b80      	ldr	r3, [pc, #512]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a5e:	497d      	ldr	r1, [pc, #500]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a60:	4313      	orrs	r3, r2
 8007a62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f003 0310 	and.w	r3, r3, #16
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00a      	beq.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007a72:	4b78      	ldr	r3, [pc, #480]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a80:	4974      	ldr	r1, [pc, #464]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a82:	4313      	orrs	r3, r2
 8007a84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0320 	and.w	r3, r3, #32
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d00a      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a94:	4b6f      	ldr	r3, [pc, #444]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007aa2:	496c      	ldr	r1, [pc, #432]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d00a      	beq.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007ab6:	4b67      	ldr	r3, [pc, #412]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007abc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ac4:	4963      	ldr	r1, [pc, #396]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00a      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007ad8:	4b5e      	ldr	r3, [pc, #376]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ade:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ae6:	495b      	ldr	r1, [pc, #364]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00a      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007afa:	4b56      	ldr	r3, [pc, #344]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b08:	4952      	ldr	r1, [pc, #328]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00a      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b2a:	494a      	ldr	r1, [pc, #296]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d00a      	beq.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007b3e:	4b45      	ldr	r3, [pc, #276]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b4c:	4941      	ldr	r1, [pc, #260]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00a      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b60:	4b3c      	ldr	r3, [pc, #240]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b66:	f023 0203 	bic.w	r2, r3, #3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b6e:	4939      	ldr	r1, [pc, #228]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d028      	beq.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b82:	4b34      	ldr	r3, [pc, #208]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b88:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b90:	4930      	ldr	r1, [pc, #192]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ba0:	d106      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ba2:	4b2c      	ldr	r3, [pc, #176]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	4a2b      	ldr	r2, [pc, #172]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ba8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bac:	60d3      	str	r3, [r2, #12]
 8007bae:	e011      	b.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007bb8:	d10c      	bne.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	3304      	adds	r3, #4
 8007bbe:	2101      	movs	r1, #1
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f000 f8f9 	bl	8007db8 <RCCEx_PLLSAI1_Config>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007bca:	7cfb      	ldrb	r3, [r7, #19]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d001      	beq.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007bd0:	7cfb      	ldrb	r3, [r7, #19]
 8007bd2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d04d      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007be4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007be8:	d108      	bne.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007bea:	4b1a      	ldr	r3, [pc, #104]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bf0:	4a18      	ldr	r2, [pc, #96]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bf2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bf6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007bfa:	e012      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007bfc:	4b15      	ldr	r3, [pc, #84]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c02:	4a14      	ldr	r2, [pc, #80]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c08:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007c0c:	4b11      	ldr	r3, [pc, #68]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c1a:	490e      	ldr	r1, [pc, #56]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c2a:	d106      	bne.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c2c:	4b09      	ldr	r3, [pc, #36]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	4a08      	ldr	r2, [pc, #32]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c36:	60d3      	str	r3, [r2, #12]
 8007c38:	e020      	b.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c42:	d109      	bne.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007c44:	4b03      	ldr	r3, [pc, #12]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	4a02      	ldr	r2, [pc, #8]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c4e:	60d3      	str	r3, [r2, #12]
 8007c50:	e014      	b.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007c52:	bf00      	nop
 8007c54:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c60:	d10c      	bne.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	3304      	adds	r3, #4
 8007c66:	2101      	movs	r1, #1
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f000 f8a5 	bl	8007db8 <RCCEx_PLLSAI1_Config>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c72:	7cfb      	ldrb	r3, [r7, #19]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d001      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007c78:	7cfb      	ldrb	r3, [r7, #19]
 8007c7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d028      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c88:	4b4a      	ldr	r3, [pc, #296]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c8e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007c96:	4947      	ldr	r1, [pc, #284]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ca2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ca6:	d106      	bne.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ca8:	4b42      	ldr	r3, [pc, #264]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007caa:	68db      	ldr	r3, [r3, #12]
 8007cac:	4a41      	ldr	r2, [pc, #260]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007cae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cb2:	60d3      	str	r3, [r2, #12]
 8007cb4:	e011      	b.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007cbe:	d10c      	bne.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	3304      	adds	r3, #4
 8007cc4:	2101      	movs	r1, #1
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 f876 	bl	8007db8 <RCCEx_PLLSAI1_Config>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007cd0:	7cfb      	ldrb	r3, [r7, #19]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d001      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007cd6:	7cfb      	ldrb	r3, [r7, #19]
 8007cd8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d01e      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007ce6:	4b33      	ldr	r3, [pc, #204]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cec:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cf6:	492f      	ldr	r1, [pc, #188]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d08:	d10c      	bne.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	3304      	adds	r3, #4
 8007d0e:	2102      	movs	r1, #2
 8007d10:	4618      	mov	r0, r3
 8007d12:	f000 f851 	bl	8007db8 <RCCEx_PLLSAI1_Config>
 8007d16:	4603      	mov	r3, r0
 8007d18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007d1a:	7cfb      	ldrb	r3, [r7, #19]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d001      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007d20:	7cfb      	ldrb	r3, [r7, #19]
 8007d22:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00b      	beq.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007d30:	4b20      	ldr	r3, [pc, #128]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d36:	f023 0204 	bic.w	r2, r3, #4
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d40:	491c      	ldr	r1, [pc, #112]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d42:	4313      	orrs	r3, r2
 8007d44:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00b      	beq.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007d54:	4b17      	ldr	r3, [pc, #92]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d5a:	f023 0218 	bic.w	r2, r3, #24
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d64:	4913      	ldr	r1, [pc, #76]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d66:	4313      	orrs	r3, r2
 8007d68:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d017      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007d78:	4b0e      	ldr	r3, [pc, #56]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d88:	490a      	ldr	r1, [pc, #40]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d9a:	d105      	bne.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d9c:	4b05      	ldr	r3, [pc, #20]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	4a04      	ldr	r2, [pc, #16]	@ (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007da2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007da6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007da8:	7cbb      	ldrb	r3, [r7, #18]
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3718      	adds	r7, #24
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	40021000 	.word	0x40021000

08007db8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007dc6:	4b72      	ldr	r3, [pc, #456]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	f003 0303 	and.w	r3, r3, #3
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00e      	beq.n	8007df0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007dd2:	4b6f      	ldr	r3, [pc, #444]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	f003 0203 	and.w	r2, r3, #3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	429a      	cmp	r2, r3
 8007de0:	d103      	bne.n	8007dea <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
       ||
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d142      	bne.n	8007e70 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	73fb      	strb	r3, [r7, #15]
 8007dee:	e03f      	b.n	8007e70 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b03      	cmp	r3, #3
 8007df6:	d018      	beq.n	8007e2a <RCCEx_PLLSAI1_Config+0x72>
 8007df8:	2b03      	cmp	r3, #3
 8007dfa:	d825      	bhi.n	8007e48 <RCCEx_PLLSAI1_Config+0x90>
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d002      	beq.n	8007e06 <RCCEx_PLLSAI1_Config+0x4e>
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d009      	beq.n	8007e18 <RCCEx_PLLSAI1_Config+0x60>
 8007e04:	e020      	b.n	8007e48 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007e06:	4b62      	ldr	r3, [pc, #392]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d11d      	bne.n	8007e4e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007e16:	e01a      	b.n	8007e4e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007e18:	4b5d      	ldr	r3, [pc, #372]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d116      	bne.n	8007e52 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007e28:	e013      	b.n	8007e52 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007e2a:	4b59      	ldr	r3, [pc, #356]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10f      	bne.n	8007e56 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007e36:	4b56      	ldr	r3, [pc, #344]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d109      	bne.n	8007e56 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007e46:	e006      	b.n	8007e56 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	73fb      	strb	r3, [r7, #15]
      break;
 8007e4c:	e004      	b.n	8007e58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007e4e:	bf00      	nop
 8007e50:	e002      	b.n	8007e58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007e52:	bf00      	nop
 8007e54:	e000      	b.n	8007e58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007e56:	bf00      	nop
    }

    if(status == HAL_OK)
 8007e58:	7bfb      	ldrb	r3, [r7, #15]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d108      	bne.n	8007e70 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8007e5e:	4b4c      	ldr	r3, [pc, #304]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	f023 0203 	bic.w	r2, r3, #3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4949      	ldr	r1, [pc, #292]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f040 8086 	bne.w	8007f84 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007e78:	4b45      	ldr	r3, [pc, #276]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a44      	ldr	r2, [pc, #272]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007e82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e84:	f7fb f85a 	bl	8002f3c <HAL_GetTick>
 8007e88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007e8a:	e009      	b.n	8007ea0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007e8c:	f7fb f856 	bl	8002f3c <HAL_GetTick>
 8007e90:	4602      	mov	r2, r0
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d902      	bls.n	8007ea0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	73fb      	strb	r3, [r7, #15]
        break;
 8007e9e:	e005      	b.n	8007eac <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1ef      	bne.n	8007e8c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007eac:	7bfb      	ldrb	r3, [r7, #15]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d168      	bne.n	8007f84 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d113      	bne.n	8007ee0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007eb8:	4b35      	ldr	r3, [pc, #212]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007eba:	691a      	ldr	r2, [r3, #16]
 8007ebc:	4b35      	ldr	r3, [pc, #212]	@ (8007f94 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	6892      	ldr	r2, [r2, #8]
 8007ec4:	0211      	lsls	r1, r2, #8
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	68d2      	ldr	r2, [r2, #12]
 8007eca:	06d2      	lsls	r2, r2, #27
 8007ecc:	4311      	orrs	r1, r2
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	6852      	ldr	r2, [r2, #4]
 8007ed2:	3a01      	subs	r2, #1
 8007ed4:	0112      	lsls	r2, r2, #4
 8007ed6:	430a      	orrs	r2, r1
 8007ed8:	492d      	ldr	r1, [pc, #180]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007eda:	4313      	orrs	r3, r2
 8007edc:	610b      	str	r3, [r1, #16]
 8007ede:	e02d      	b.n	8007f3c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d115      	bne.n	8007f12 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ee8:	691a      	ldr	r2, [r3, #16]
 8007eea:	4b2b      	ldr	r3, [pc, #172]	@ (8007f98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007eec:	4013      	ands	r3, r2
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	6892      	ldr	r2, [r2, #8]
 8007ef2:	0211      	lsls	r1, r2, #8
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	6912      	ldr	r2, [r2, #16]
 8007ef8:	0852      	lsrs	r2, r2, #1
 8007efa:	3a01      	subs	r2, #1
 8007efc:	0552      	lsls	r2, r2, #21
 8007efe:	4311      	orrs	r1, r2
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	6852      	ldr	r2, [r2, #4]
 8007f04:	3a01      	subs	r2, #1
 8007f06:	0112      	lsls	r2, r2, #4
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	4921      	ldr	r1, [pc, #132]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	610b      	str	r3, [r1, #16]
 8007f10:	e014      	b.n	8007f3c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007f12:	4b1f      	ldr	r3, [pc, #124]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f14:	691a      	ldr	r2, [r3, #16]
 8007f16:	4b21      	ldr	r3, [pc, #132]	@ (8007f9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f18:	4013      	ands	r3, r2
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	6892      	ldr	r2, [r2, #8]
 8007f1e:	0211      	lsls	r1, r2, #8
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	6952      	ldr	r2, [r2, #20]
 8007f24:	0852      	lsrs	r2, r2, #1
 8007f26:	3a01      	subs	r2, #1
 8007f28:	0652      	lsls	r2, r2, #25
 8007f2a:	4311      	orrs	r1, r2
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	6852      	ldr	r2, [r2, #4]
 8007f30:	3a01      	subs	r2, #1
 8007f32:	0112      	lsls	r2, r2, #4
 8007f34:	430a      	orrs	r2, r1
 8007f36:	4916      	ldr	r1, [pc, #88]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007f3c:	4b14      	ldr	r3, [pc, #80]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a13      	ldr	r2, [pc, #76]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f48:	f7fa fff8 	bl	8002f3c <HAL_GetTick>
 8007f4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007f4e:	e009      	b.n	8007f64 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007f50:	f7fa fff4 	bl	8002f3c <HAL_GetTick>
 8007f54:	4602      	mov	r2, r0
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	1ad3      	subs	r3, r2, r3
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d902      	bls.n	8007f64 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	73fb      	strb	r3, [r7, #15]
          break;
 8007f62:	e005      	b.n	8007f70 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007f64:	4b0a      	ldr	r3, [pc, #40]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d0ef      	beq.n	8007f50 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007f70:	7bfb      	ldrb	r3, [r7, #15]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d106      	bne.n	8007f84 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007f76:	4b06      	ldr	r3, [pc, #24]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f78:	691a      	ldr	r2, [r3, #16]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	4904      	ldr	r1, [pc, #16]	@ (8007f90 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f80:	4313      	orrs	r3, r2
 8007f82:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3710      	adds	r7, #16
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	40021000 	.word	0x40021000
 8007f94:	07ff800f 	.word	0x07ff800f
 8007f98:	ff9f800f 	.word	0xff9f800f
 8007f9c:	f9ff800f 	.word	0xf9ff800f

08007fa0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007faa:	2300      	movs	r3, #0
 8007fac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007fae:	4b72      	ldr	r3, [pc, #456]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	f003 0303 	and.w	r3, r3, #3
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00e      	beq.n	8007fd8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007fba:	4b6f      	ldr	r3, [pc, #444]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	f003 0203 	and.w	r2, r3, #3
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d103      	bne.n	8007fd2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
       ||
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d142      	bne.n	8008058 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	73fb      	strb	r3, [r7, #15]
 8007fd6:	e03f      	b.n	8008058 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2b03      	cmp	r3, #3
 8007fde:	d018      	beq.n	8008012 <RCCEx_PLLSAI2_Config+0x72>
 8007fe0:	2b03      	cmp	r3, #3
 8007fe2:	d825      	bhi.n	8008030 <RCCEx_PLLSAI2_Config+0x90>
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d002      	beq.n	8007fee <RCCEx_PLLSAI2_Config+0x4e>
 8007fe8:	2b02      	cmp	r3, #2
 8007fea:	d009      	beq.n	8008000 <RCCEx_PLLSAI2_Config+0x60>
 8007fec:	e020      	b.n	8008030 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007fee:	4b62      	ldr	r3, [pc, #392]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f003 0302 	and.w	r3, r3, #2
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d11d      	bne.n	8008036 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ffe:	e01a      	b.n	8008036 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008000:	4b5d      	ldr	r3, [pc, #372]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008008:	2b00      	cmp	r3, #0
 800800a:	d116      	bne.n	800803a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008010:	e013      	b.n	800803a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008012:	4b59      	ldr	r3, [pc, #356]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800801a:	2b00      	cmp	r3, #0
 800801c:	d10f      	bne.n	800803e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800801e:	4b56      	ldr	r3, [pc, #344]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008026:	2b00      	cmp	r3, #0
 8008028:	d109      	bne.n	800803e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800802a:	2301      	movs	r3, #1
 800802c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800802e:	e006      	b.n	800803e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	73fb      	strb	r3, [r7, #15]
      break;
 8008034:	e004      	b.n	8008040 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008036:	bf00      	nop
 8008038:	e002      	b.n	8008040 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800803a:	bf00      	nop
 800803c:	e000      	b.n	8008040 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800803e:	bf00      	nop
    }

    if(status == HAL_OK)
 8008040:	7bfb      	ldrb	r3, [r7, #15]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d108      	bne.n	8008058 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8008046:	4b4c      	ldr	r3, [pc, #304]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	f023 0203 	bic.w	r2, r3, #3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4949      	ldr	r1, [pc, #292]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008054:	4313      	orrs	r3, r2
 8008056:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008058:	7bfb      	ldrb	r3, [r7, #15]
 800805a:	2b00      	cmp	r3, #0
 800805c:	f040 8086 	bne.w	800816c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008060:	4b45      	ldr	r3, [pc, #276]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a44      	ldr	r2, [pc, #272]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008066:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800806a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800806c:	f7fa ff66 	bl	8002f3c <HAL_GetTick>
 8008070:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008072:	e009      	b.n	8008088 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008074:	f7fa ff62 	bl	8002f3c <HAL_GetTick>
 8008078:	4602      	mov	r2, r0
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	2b02      	cmp	r3, #2
 8008080:	d902      	bls.n	8008088 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8008082:	2303      	movs	r3, #3
 8008084:	73fb      	strb	r3, [r7, #15]
        break;
 8008086:	e005      	b.n	8008094 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008088:	4b3b      	ldr	r3, [pc, #236]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1ef      	bne.n	8008074 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008094:	7bfb      	ldrb	r3, [r7, #15]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d168      	bne.n	800816c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d113      	bne.n	80080c8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80080a0:	4b35      	ldr	r3, [pc, #212]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080a2:	695a      	ldr	r2, [r3, #20]
 80080a4:	4b35      	ldr	r3, [pc, #212]	@ (800817c <RCCEx_PLLSAI2_Config+0x1dc>)
 80080a6:	4013      	ands	r3, r2
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	6892      	ldr	r2, [r2, #8]
 80080ac:	0211      	lsls	r1, r2, #8
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	68d2      	ldr	r2, [r2, #12]
 80080b2:	06d2      	lsls	r2, r2, #27
 80080b4:	4311      	orrs	r1, r2
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	6852      	ldr	r2, [r2, #4]
 80080ba:	3a01      	subs	r2, #1
 80080bc:	0112      	lsls	r2, r2, #4
 80080be:	430a      	orrs	r2, r1
 80080c0:	492d      	ldr	r1, [pc, #180]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080c2:	4313      	orrs	r3, r2
 80080c4:	614b      	str	r3, [r1, #20]
 80080c6:	e02d      	b.n	8008124 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d115      	bne.n	80080fa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80080ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080d0:	695a      	ldr	r2, [r3, #20]
 80080d2:	4b2b      	ldr	r3, [pc, #172]	@ (8008180 <RCCEx_PLLSAI2_Config+0x1e0>)
 80080d4:	4013      	ands	r3, r2
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	6892      	ldr	r2, [r2, #8]
 80080da:	0211      	lsls	r1, r2, #8
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	6912      	ldr	r2, [r2, #16]
 80080e0:	0852      	lsrs	r2, r2, #1
 80080e2:	3a01      	subs	r2, #1
 80080e4:	0552      	lsls	r2, r2, #21
 80080e6:	4311      	orrs	r1, r2
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	6852      	ldr	r2, [r2, #4]
 80080ec:	3a01      	subs	r2, #1
 80080ee:	0112      	lsls	r2, r2, #4
 80080f0:	430a      	orrs	r2, r1
 80080f2:	4921      	ldr	r1, [pc, #132]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080f4:	4313      	orrs	r3, r2
 80080f6:	614b      	str	r3, [r1, #20]
 80080f8:	e014      	b.n	8008124 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80080fa:	4b1f      	ldr	r3, [pc, #124]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080fc:	695a      	ldr	r2, [r3, #20]
 80080fe:	4b21      	ldr	r3, [pc, #132]	@ (8008184 <RCCEx_PLLSAI2_Config+0x1e4>)
 8008100:	4013      	ands	r3, r2
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	6892      	ldr	r2, [r2, #8]
 8008106:	0211      	lsls	r1, r2, #8
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	6952      	ldr	r2, [r2, #20]
 800810c:	0852      	lsrs	r2, r2, #1
 800810e:	3a01      	subs	r2, #1
 8008110:	0652      	lsls	r2, r2, #25
 8008112:	4311      	orrs	r1, r2
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	6852      	ldr	r2, [r2, #4]
 8008118:	3a01      	subs	r2, #1
 800811a:	0112      	lsls	r2, r2, #4
 800811c:	430a      	orrs	r2, r1
 800811e:	4916      	ldr	r1, [pc, #88]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008120:	4313      	orrs	r3, r2
 8008122:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008124:	4b14      	ldr	r3, [pc, #80]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a13      	ldr	r2, [pc, #76]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 800812a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800812e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008130:	f7fa ff04 	bl	8002f3c <HAL_GetTick>
 8008134:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008136:	e009      	b.n	800814c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008138:	f7fa ff00 	bl	8002f3c <HAL_GetTick>
 800813c:	4602      	mov	r2, r0
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	2b02      	cmp	r3, #2
 8008144:	d902      	bls.n	800814c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	73fb      	strb	r3, [r7, #15]
          break;
 800814a:	e005      	b.n	8008158 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800814c:	4b0a      	ldr	r3, [pc, #40]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008154:	2b00      	cmp	r3, #0
 8008156:	d0ef      	beq.n	8008138 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d106      	bne.n	800816c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800815e:	4b06      	ldr	r3, [pc, #24]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008160:	695a      	ldr	r2, [r3, #20]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	699b      	ldr	r3, [r3, #24]
 8008166:	4904      	ldr	r1, [pc, #16]	@ (8008178 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008168:	4313      	orrs	r3, r2
 800816a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800816c:	7bfb      	ldrb	r3, [r7, #15]
}
 800816e:	4618      	mov	r0, r3
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	40021000 	.word	0x40021000
 800817c:	07ff800f 	.word	0x07ff800f
 8008180:	ff9f800f 	.word	0xff9f800f
 8008184:	f9ff800f 	.word	0xf9ff800f

08008188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d101      	bne.n	800819a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e049      	b.n	800822e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d106      	bne.n	80081b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f7fa fb6e 	bl	8002890 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2202      	movs	r2, #2
 80081b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	3304      	adds	r3, #4
 80081c4:	4619      	mov	r1, r3
 80081c6:	4610      	mov	r0, r2
 80081c8:	f000 fac8 	bl	800875c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
	...

08008238 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008238:	b480      	push	{r7}
 800823a:	b085      	sub	sp, #20
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008246:	b2db      	uxtb	r3, r3
 8008248:	2b01      	cmp	r3, #1
 800824a:	d001      	beq.n	8008250 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e047      	b.n	80082e0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a23      	ldr	r2, [pc, #140]	@ (80082ec <HAL_TIM_Base_Start+0xb4>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d01d      	beq.n	800829e <HAL_TIM_Base_Start+0x66>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800826a:	d018      	beq.n	800829e <HAL_TIM_Base_Start+0x66>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a1f      	ldr	r2, [pc, #124]	@ (80082f0 <HAL_TIM_Base_Start+0xb8>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d013      	beq.n	800829e <HAL_TIM_Base_Start+0x66>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a1e      	ldr	r2, [pc, #120]	@ (80082f4 <HAL_TIM_Base_Start+0xbc>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d00e      	beq.n	800829e <HAL_TIM_Base_Start+0x66>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a1c      	ldr	r2, [pc, #112]	@ (80082f8 <HAL_TIM_Base_Start+0xc0>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d009      	beq.n	800829e <HAL_TIM_Base_Start+0x66>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a1b      	ldr	r2, [pc, #108]	@ (80082fc <HAL_TIM_Base_Start+0xc4>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d004      	beq.n	800829e <HAL_TIM_Base_Start+0x66>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a19      	ldr	r2, [pc, #100]	@ (8008300 <HAL_TIM_Base_Start+0xc8>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d115      	bne.n	80082ca <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	689a      	ldr	r2, [r3, #8]
 80082a4:	4b17      	ldr	r3, [pc, #92]	@ (8008304 <HAL_TIM_Base_Start+0xcc>)
 80082a6:	4013      	ands	r3, r2
 80082a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2b06      	cmp	r3, #6
 80082ae:	d015      	beq.n	80082dc <HAL_TIM_Base_Start+0xa4>
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082b6:	d011      	beq.n	80082dc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f042 0201 	orr.w	r2, r2, #1
 80082c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082c8:	e008      	b.n	80082dc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f042 0201 	orr.w	r2, r2, #1
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	e000      	b.n	80082de <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80082de:	2300      	movs	r3, #0
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3714      	adds	r7, #20
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	40012c00 	.word	0x40012c00
 80082f0:	40000400 	.word	0x40000400
 80082f4:	40000800 	.word	0x40000800
 80082f8:	40000c00 	.word	0x40000c00
 80082fc:	40013400 	.word	0x40013400
 8008300:	40014000 	.word	0x40014000
 8008304:	00010007 	.word	0x00010007

08008308 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008308:	b480      	push	{r7}
 800830a:	b083      	sub	sp, #12
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	6a1a      	ldr	r2, [r3, #32]
 8008316:	f241 1311 	movw	r3, #4369	@ 0x1111
 800831a:	4013      	ands	r3, r2
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10f      	bne.n	8008340 <HAL_TIM_Base_Stop+0x38>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	6a1a      	ldr	r2, [r3, #32]
 8008326:	f240 4344 	movw	r3, #1092	@ 0x444
 800832a:	4013      	ands	r3, r2
 800832c:	2b00      	cmp	r3, #0
 800832e:	d107      	bne.n	8008340 <HAL_TIM_Base_Stop+0x38>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f022 0201 	bic.w	r2, r2, #1
 800833e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008348:	2300      	movs	r3, #0
}
 800834a:	4618      	mov	r0, r3
 800834c:	370c      	adds	r7, #12
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b084      	sub	sp, #16
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68db      	ldr	r3, [r3, #12]
 8008364:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	f003 0302 	and.w	r3, r3, #2
 8008374:	2b00      	cmp	r3, #0
 8008376:	d020      	beq.n	80083ba <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f003 0302 	and.w	r3, r3, #2
 800837e:	2b00      	cmp	r3, #0
 8008380:	d01b      	beq.n	80083ba <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f06f 0202 	mvn.w	r2, #2
 800838a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	699b      	ldr	r3, [r3, #24]
 8008398:	f003 0303 	and.w	r3, r3, #3
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 f9bc 	bl	800871e <HAL_TIM_IC_CaptureCallback>
 80083a6:	e005      	b.n	80083b4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f000 f9ae 	bl	800870a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f9bf 	bl	8008732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	f003 0304 	and.w	r3, r3, #4
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d020      	beq.n	8008406 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f003 0304 	and.w	r3, r3, #4
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d01b      	beq.n	8008406 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f06f 0204 	mvn.w	r2, #4
 80083d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2202      	movs	r2, #2
 80083dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	699b      	ldr	r3, [r3, #24]
 80083e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d003      	beq.n	80083f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f996 	bl	800871e <HAL_TIM_IC_CaptureCallback>
 80083f2:	e005      	b.n	8008400 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 f988 	bl	800870a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f999 	bl	8008732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	f003 0308 	and.w	r3, r3, #8
 800840c:	2b00      	cmp	r3, #0
 800840e:	d020      	beq.n	8008452 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f003 0308 	and.w	r3, r3, #8
 8008416:	2b00      	cmp	r3, #0
 8008418:	d01b      	beq.n	8008452 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f06f 0208 	mvn.w	r2, #8
 8008422:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2204      	movs	r2, #4
 8008428:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	69db      	ldr	r3, [r3, #28]
 8008430:	f003 0303 	and.w	r3, r3, #3
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f970 	bl	800871e <HAL_TIM_IC_CaptureCallback>
 800843e:	e005      	b.n	800844c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 f962 	bl	800870a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 f973 	bl	8008732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	f003 0310 	and.w	r3, r3, #16
 8008458:	2b00      	cmp	r3, #0
 800845a:	d020      	beq.n	800849e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f003 0310 	and.w	r3, r3, #16
 8008462:	2b00      	cmp	r3, #0
 8008464:	d01b      	beq.n	800849e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f06f 0210 	mvn.w	r2, #16
 800846e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2208      	movs	r2, #8
 8008474:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	69db      	ldr	r3, [r3, #28]
 800847c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008480:	2b00      	cmp	r3, #0
 8008482:	d003      	beq.n	800848c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f94a 	bl	800871e <HAL_TIM_IC_CaptureCallback>
 800848a:	e005      	b.n	8008498 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 f93c 	bl	800870a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 f94d 	bl	8008732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	f003 0301 	and.w	r3, r3, #1
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d00c      	beq.n	80084c2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d007      	beq.n	80084c2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f06f 0201 	mvn.w	r2, #1
 80084ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 f91a 	bl	80086f6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d104      	bne.n	80084d6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00c      	beq.n	80084f0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d007      	beq.n	80084f0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80084e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fb08 	bl	8008b00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d00c      	beq.n	8008514 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008500:	2b00      	cmp	r3, #0
 8008502:	d007      	beq.n	8008514 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800850c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 fb00 	bl	8008b14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800851a:	2b00      	cmp	r3, #0
 800851c:	d00c      	beq.n	8008538 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008524:	2b00      	cmp	r3, #0
 8008526:	d007      	beq.n	8008538 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 f907 	bl	8008746 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	f003 0320 	and.w	r3, r3, #32
 800853e:	2b00      	cmp	r3, #0
 8008540:	d00c      	beq.n	800855c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f003 0320 	and.w	r3, r3, #32
 8008548:	2b00      	cmp	r3, #0
 800854a:	d007      	beq.n	800855c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f06f 0220 	mvn.w	r2, #32
 8008554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 fac8 	bl	8008aec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800855c:	bf00      	nop
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800856e:	2300      	movs	r3, #0
 8008570:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008578:	2b01      	cmp	r3, #1
 800857a:	d101      	bne.n	8008580 <HAL_TIM_ConfigClockSource+0x1c>
 800857c:	2302      	movs	r3, #2
 800857e:	e0b6      	b.n	80086ee <HAL_TIM_ConfigClockSource+0x18a>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2202      	movs	r2, #2
 800858c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800859e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80085a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	68ba      	ldr	r2, [r7, #8]
 80085b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085bc:	d03e      	beq.n	800863c <HAL_TIM_ConfigClockSource+0xd8>
 80085be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085c2:	f200 8087 	bhi.w	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 80085c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ca:	f000 8086 	beq.w	80086da <HAL_TIM_ConfigClockSource+0x176>
 80085ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085d2:	d87f      	bhi.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 80085d4:	2b70      	cmp	r3, #112	@ 0x70
 80085d6:	d01a      	beq.n	800860e <HAL_TIM_ConfigClockSource+0xaa>
 80085d8:	2b70      	cmp	r3, #112	@ 0x70
 80085da:	d87b      	bhi.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 80085dc:	2b60      	cmp	r3, #96	@ 0x60
 80085de:	d050      	beq.n	8008682 <HAL_TIM_ConfigClockSource+0x11e>
 80085e0:	2b60      	cmp	r3, #96	@ 0x60
 80085e2:	d877      	bhi.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 80085e4:	2b50      	cmp	r3, #80	@ 0x50
 80085e6:	d03c      	beq.n	8008662 <HAL_TIM_ConfigClockSource+0xfe>
 80085e8:	2b50      	cmp	r3, #80	@ 0x50
 80085ea:	d873      	bhi.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 80085ec:	2b40      	cmp	r3, #64	@ 0x40
 80085ee:	d058      	beq.n	80086a2 <HAL_TIM_ConfigClockSource+0x13e>
 80085f0:	2b40      	cmp	r3, #64	@ 0x40
 80085f2:	d86f      	bhi.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 80085f4:	2b30      	cmp	r3, #48	@ 0x30
 80085f6:	d064      	beq.n	80086c2 <HAL_TIM_ConfigClockSource+0x15e>
 80085f8:	2b30      	cmp	r3, #48	@ 0x30
 80085fa:	d86b      	bhi.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 80085fc:	2b20      	cmp	r3, #32
 80085fe:	d060      	beq.n	80086c2 <HAL_TIM_ConfigClockSource+0x15e>
 8008600:	2b20      	cmp	r3, #32
 8008602:	d867      	bhi.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
 8008604:	2b00      	cmp	r3, #0
 8008606:	d05c      	beq.n	80086c2 <HAL_TIM_ConfigClockSource+0x15e>
 8008608:	2b10      	cmp	r3, #16
 800860a:	d05a      	beq.n	80086c2 <HAL_TIM_ConfigClockSource+0x15e>
 800860c:	e062      	b.n	80086d4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800861e:	f000 f9bd 	bl	800899c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008630:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	68ba      	ldr	r2, [r7, #8]
 8008638:	609a      	str	r2, [r3, #8]
      break;
 800863a:	e04f      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800864c:	f000 f9a6 	bl	800899c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	689a      	ldr	r2, [r3, #8]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800865e:	609a      	str	r2, [r3, #8]
      break;
 8008660:	e03c      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800866e:	461a      	mov	r2, r3
 8008670:	f000 f91a 	bl	80088a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2150      	movs	r1, #80	@ 0x50
 800867a:	4618      	mov	r0, r3
 800867c:	f000 f973 	bl	8008966 <TIM_ITRx_SetConfig>
      break;
 8008680:	e02c      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800868e:	461a      	mov	r2, r3
 8008690:	f000 f939 	bl	8008906 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	2160      	movs	r1, #96	@ 0x60
 800869a:	4618      	mov	r0, r3
 800869c:	f000 f963 	bl	8008966 <TIM_ITRx_SetConfig>
      break;
 80086a0:	e01c      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ae:	461a      	mov	r2, r3
 80086b0:	f000 f8fa 	bl	80088a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2140      	movs	r1, #64	@ 0x40
 80086ba:	4618      	mov	r0, r3
 80086bc:	f000 f953 	bl	8008966 <TIM_ITRx_SetConfig>
      break;
 80086c0:	e00c      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4619      	mov	r1, r3
 80086cc:	4610      	mov	r0, r2
 80086ce:	f000 f94a 	bl	8008966 <TIM_ITRx_SetConfig>
      break;
 80086d2:	e003      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	73fb      	strb	r3, [r7, #15]
      break;
 80086d8:	e000      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80086da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086f6:	b480      	push	{r7}
 80086f8:	b083      	sub	sp, #12
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80086fe:	bf00      	nop
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800870a:	b480      	push	{r7}
 800870c:	b083      	sub	sp, #12
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008712:	bf00      	nop
 8008714:	370c      	adds	r7, #12
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr

0800871e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800871e:	b480      	push	{r7}
 8008720:	b083      	sub	sp, #12
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008726:	bf00      	nop
 8008728:	370c      	adds	r7, #12
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr

08008732 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008732:	b480      	push	{r7}
 8008734:	b083      	sub	sp, #12
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800873a:	bf00      	nop
 800873c:	370c      	adds	r7, #12
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008746:	b480      	push	{r7}
 8008748:	b083      	sub	sp, #12
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800874e:	bf00      	nop
 8008750:	370c      	adds	r7, #12
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr
	...

0800875c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800875c:	b480      	push	{r7}
 800875e:	b085      	sub	sp, #20
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a46      	ldr	r2, [pc, #280]	@ (8008888 <TIM_Base_SetConfig+0x12c>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d013      	beq.n	800879c <TIM_Base_SetConfig+0x40>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800877a:	d00f      	beq.n	800879c <TIM_Base_SetConfig+0x40>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a43      	ldr	r2, [pc, #268]	@ (800888c <TIM_Base_SetConfig+0x130>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d00b      	beq.n	800879c <TIM_Base_SetConfig+0x40>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a42      	ldr	r2, [pc, #264]	@ (8008890 <TIM_Base_SetConfig+0x134>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d007      	beq.n	800879c <TIM_Base_SetConfig+0x40>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	4a41      	ldr	r2, [pc, #260]	@ (8008894 <TIM_Base_SetConfig+0x138>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d003      	beq.n	800879c <TIM_Base_SetConfig+0x40>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	4a40      	ldr	r2, [pc, #256]	@ (8008898 <TIM_Base_SetConfig+0x13c>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d108      	bne.n	80087ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a35      	ldr	r2, [pc, #212]	@ (8008888 <TIM_Base_SetConfig+0x12c>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d01f      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087bc:	d01b      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a32      	ldr	r2, [pc, #200]	@ (800888c <TIM_Base_SetConfig+0x130>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d017      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a31      	ldr	r2, [pc, #196]	@ (8008890 <TIM_Base_SetConfig+0x134>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d013      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a30      	ldr	r2, [pc, #192]	@ (8008894 <TIM_Base_SetConfig+0x138>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d00f      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a2f      	ldr	r2, [pc, #188]	@ (8008898 <TIM_Base_SetConfig+0x13c>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d00b      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a2e      	ldr	r2, [pc, #184]	@ (800889c <TIM_Base_SetConfig+0x140>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d007      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a2d      	ldr	r2, [pc, #180]	@ (80088a0 <TIM_Base_SetConfig+0x144>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d003      	beq.n	80087f6 <TIM_Base_SetConfig+0x9a>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	4a2c      	ldr	r2, [pc, #176]	@ (80088a4 <TIM_Base_SetConfig+0x148>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d108      	bne.n	8008808 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	68db      	ldr	r3, [r3, #12]
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	4313      	orrs	r3, r2
 8008806:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	4313      	orrs	r3, r2
 8008814:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	689a      	ldr	r2, [r3, #8]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a16      	ldr	r2, [pc, #88]	@ (8008888 <TIM_Base_SetConfig+0x12c>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d00f      	beq.n	8008854 <TIM_Base_SetConfig+0xf8>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a18      	ldr	r2, [pc, #96]	@ (8008898 <TIM_Base_SetConfig+0x13c>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d00b      	beq.n	8008854 <TIM_Base_SetConfig+0xf8>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a17      	ldr	r2, [pc, #92]	@ (800889c <TIM_Base_SetConfig+0x140>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d007      	beq.n	8008854 <TIM_Base_SetConfig+0xf8>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4a16      	ldr	r2, [pc, #88]	@ (80088a0 <TIM_Base_SetConfig+0x144>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d003      	beq.n	8008854 <TIM_Base_SetConfig+0xf8>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a15      	ldr	r2, [pc, #84]	@ (80088a4 <TIM_Base_SetConfig+0x148>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d103      	bne.n	800885c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	691a      	ldr	r2, [r3, #16]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	691b      	ldr	r3, [r3, #16]
 8008866:	f003 0301 	and.w	r3, r3, #1
 800886a:	2b01      	cmp	r3, #1
 800886c:	d105      	bne.n	800887a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	f023 0201 	bic.w	r2, r3, #1
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	611a      	str	r2, [r3, #16]
  }
}
 800887a:	bf00      	nop
 800887c:	3714      	adds	r7, #20
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	40012c00 	.word	0x40012c00
 800888c:	40000400 	.word	0x40000400
 8008890:	40000800 	.word	0x40000800
 8008894:	40000c00 	.word	0x40000c00
 8008898:	40013400 	.word	0x40013400
 800889c:	40014000 	.word	0x40014000
 80088a0:	40014400 	.word	0x40014400
 80088a4:	40014800 	.word	0x40014800

080088a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b087      	sub	sp, #28
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	60f8      	str	r0, [r7, #12]
 80088b0:	60b9      	str	r1, [r7, #8]
 80088b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	6a1b      	ldr	r3, [r3, #32]
 80088b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6a1b      	ldr	r3, [r3, #32]
 80088be:	f023 0201 	bic.w	r2, r3, #1
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	699b      	ldr	r3, [r3, #24]
 80088ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	011b      	lsls	r3, r3, #4
 80088d8:	693a      	ldr	r2, [r7, #16]
 80088da:	4313      	orrs	r3, r2
 80088dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	f023 030a 	bic.w	r3, r3, #10
 80088e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80088e6:	697a      	ldr	r2, [r7, #20]
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	697a      	ldr	r2, [r7, #20]
 80088f8:	621a      	str	r2, [r3, #32]
}
 80088fa:	bf00      	nop
 80088fc:	371c      	adds	r7, #28
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr

08008906 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008906:	b480      	push	{r7}
 8008908:	b087      	sub	sp, #28
 800890a:	af00      	add	r7, sp, #0
 800890c:	60f8      	str	r0, [r7, #12]
 800890e:	60b9      	str	r1, [r7, #8]
 8008910:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	6a1b      	ldr	r3, [r3, #32]
 8008916:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	6a1b      	ldr	r3, [r3, #32]
 800891c:	f023 0210 	bic.w	r2, r3, #16
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	699b      	ldr	r3, [r3, #24]
 8008928:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008930:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	031b      	lsls	r3, r3, #12
 8008936:	693a      	ldr	r2, [r7, #16]
 8008938:	4313      	orrs	r3, r2
 800893a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008942:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	011b      	lsls	r3, r3, #4
 8008948:	697a      	ldr	r2, [r7, #20]
 800894a:	4313      	orrs	r3, r2
 800894c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	693a      	ldr	r2, [r7, #16]
 8008952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	697a      	ldr	r2, [r7, #20]
 8008958:	621a      	str	r2, [r3, #32]
}
 800895a:	bf00      	nop
 800895c:	371c      	adds	r7, #28
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr

08008966 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008966:	b480      	push	{r7}
 8008968:	b085      	sub	sp, #20
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
 800896e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800897c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800897e:	683a      	ldr	r2, [r7, #0]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4313      	orrs	r3, r2
 8008984:	f043 0307 	orr.w	r3, r3, #7
 8008988:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	609a      	str	r2, [r3, #8]
}
 8008990:	bf00      	nop
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800899c:	b480      	push	{r7}
 800899e:	b087      	sub	sp, #28
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	60f8      	str	r0, [r7, #12]
 80089a4:	60b9      	str	r1, [r7, #8]
 80089a6:	607a      	str	r2, [r7, #4]
 80089a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	021a      	lsls	r2, r3, #8
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	431a      	orrs	r2, r3
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	4313      	orrs	r3, r2
 80089c4:	697a      	ldr	r2, [r7, #20]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	609a      	str	r2, [r3, #8]
}
 80089d0:	bf00      	nop
 80089d2:	371c      	adds	r7, #28
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr

080089dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089dc:	b480      	push	{r7}
 80089de:	b085      	sub	sp, #20
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d101      	bne.n	80089f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089f0:	2302      	movs	r3, #2
 80089f2:	e068      	b.n	8008ac6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2201      	movs	r2, #1
 80089f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2202      	movs	r2, #2
 8008a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a2e      	ldr	r2, [pc, #184]	@ (8008ad4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d004      	beq.n	8008a28 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a2d      	ldr	r2, [pc, #180]	@ (8008ad8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d108      	bne.n	8008a3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008a2e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	68fa      	ldr	r2, [r7, #12]
 8008a36:	4313      	orrs	r3, r2
 8008a38:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a40:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68fa      	ldr	r2, [r7, #12]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a1e      	ldr	r2, [pc, #120]	@ (8008ad4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d01d      	beq.n	8008a9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a66:	d018      	beq.n	8008a9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8008adc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d013      	beq.n	8008a9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a1a      	ldr	r2, [pc, #104]	@ (8008ae0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d00e      	beq.n	8008a9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a18      	ldr	r2, [pc, #96]	@ (8008ae4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d009      	beq.n	8008a9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a13      	ldr	r2, [pc, #76]	@ (8008ad8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d004      	beq.n	8008a9a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a14      	ldr	r2, [pc, #80]	@ (8008ae8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d10c      	bne.n	8008ab4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008aa0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	68ba      	ldr	r2, [r7, #8]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68ba      	ldr	r2, [r7, #8]
 8008ab2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008ac4:	2300      	movs	r3, #0
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3714      	adds	r7, #20
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr
 8008ad2:	bf00      	nop
 8008ad4:	40012c00 	.word	0x40012c00
 8008ad8:	40013400 	.word	0x40013400
 8008adc:	40000400 	.word	0x40000400
 8008ae0:	40000800 	.word	0x40000800
 8008ae4:	40000c00 	.word	0x40000c00
 8008ae8:	40014000 	.word	0x40014000

08008aec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d101      	bne.n	8008b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e042      	b.n	8008bc0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d106      	bne.n	8008b52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f7f9 fec3 	bl	80028d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2224      	movs	r2, #36	@ 0x24
 8008b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f022 0201 	bic.w	r2, r2, #1
 8008b68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d002      	beq.n	8008b78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fbb2 	bl	80092dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 f8b3 	bl	8008ce4 <UART_SetConfig>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d101      	bne.n	8008b88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008b84:	2301      	movs	r3, #1
 8008b86:	e01b      	b.n	8008bc0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	685a      	ldr	r2, [r3, #4]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689a      	ldr	r2, [r3, #8]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008ba6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f042 0201 	orr.w	r2, r2, #1
 8008bb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 fc31 	bl	8009420 <UART_CheckIdleState>
 8008bbe:	4603      	mov	r3, r0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b08a      	sub	sp, #40	@ 0x28
 8008bcc:	af02      	add	r7, sp, #8
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	60b9      	str	r1, [r7, #8]
 8008bd2:	603b      	str	r3, [r7, #0]
 8008bd4:	4613      	mov	r3, r2
 8008bd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bde:	2b20      	cmp	r3, #32
 8008be0:	d17b      	bne.n	8008cda <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d002      	beq.n	8008bee <HAL_UART_Transmit+0x26>
 8008be8:	88fb      	ldrh	r3, [r7, #6]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e074      	b.n	8008cdc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2221      	movs	r2, #33	@ 0x21
 8008bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c02:	f7fa f99b 	bl	8002f3c <HAL_GetTick>
 8008c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	88fa      	ldrh	r2, [r7, #6]
 8008c0c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	88fa      	ldrh	r2, [r7, #6]
 8008c14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	689b      	ldr	r3, [r3, #8]
 8008c1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c20:	d108      	bne.n	8008c34 <HAL_UART_Transmit+0x6c>
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d104      	bne.n	8008c34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	61bb      	str	r3, [r7, #24]
 8008c32:	e003      	b.n	8008c3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c3c:	e030      	b.n	8008ca0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	9300      	str	r3, [sp, #0]
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	2200      	movs	r2, #0
 8008c46:	2180      	movs	r1, #128	@ 0x80
 8008c48:	68f8      	ldr	r0, [r7, #12]
 8008c4a:	f000 fc93 	bl	8009574 <UART_WaitOnFlagUntilTimeout>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d005      	beq.n	8008c60 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2220      	movs	r2, #32
 8008c58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e03d      	b.n	8008cdc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d10b      	bne.n	8008c7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c66:	69bb      	ldr	r3, [r7, #24]
 8008c68:	881a      	ldrh	r2, [r3, #0]
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c72:	b292      	uxth	r2, r2
 8008c74:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008c76:	69bb      	ldr	r3, [r7, #24]
 8008c78:	3302      	adds	r3, #2
 8008c7a:	61bb      	str	r3, [r7, #24]
 8008c7c:	e007      	b.n	8008c8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	781a      	ldrb	r2, [r3, #0]
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	3b01      	subs	r3, #1
 8008c98:	b29a      	uxth	r2, r3
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d1c8      	bne.n	8008c3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	2140      	movs	r1, #64	@ 0x40
 8008cb6:	68f8      	ldr	r0, [r7, #12]
 8008cb8:	f000 fc5c 	bl	8009574 <UART_WaitOnFlagUntilTimeout>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d005      	beq.n	8008cce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2220      	movs	r2, #32
 8008cc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008cca:	2303      	movs	r3, #3
 8008ccc:	e006      	b.n	8008cdc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2220      	movs	r2, #32
 8008cd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	e000      	b.n	8008cdc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008cda:	2302      	movs	r3, #2
  }
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	3720      	adds	r7, #32
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}

08008ce4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ce4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ce8:	b08c      	sub	sp, #48	@ 0x30
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	689a      	ldr	r2, [r3, #8]
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	691b      	ldr	r3, [r3, #16]
 8008cfc:	431a      	orrs	r2, r3
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	695b      	ldr	r3, [r3, #20]
 8008d02:	431a      	orrs	r2, r3
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	69db      	ldr	r3, [r3, #28]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	4baa      	ldr	r3, [pc, #680]	@ (8008fbc <UART_SetConfig+0x2d8>)
 8008d14:	4013      	ands	r3, r2
 8008d16:	697a      	ldr	r2, [r7, #20]
 8008d18:	6812      	ldr	r2, [r2, #0]
 8008d1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d1c:	430b      	orrs	r3, r1
 8008d1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	68da      	ldr	r2, [r3, #12]
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	430a      	orrs	r2, r1
 8008d34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	699b      	ldr	r3, [r3, #24]
 8008d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a9f      	ldr	r2, [pc, #636]	@ (8008fc0 <UART_SetConfig+0x2dc>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d004      	beq.n	8008d50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	6a1b      	ldr	r3, [r3, #32]
 8008d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	689b      	ldr	r3, [r3, #8]
 8008d56:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008d5a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008d5e:	697a      	ldr	r2, [r7, #20]
 8008d60:	6812      	ldr	r2, [r2, #0]
 8008d62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d64:	430b      	orrs	r3, r1
 8008d66:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d6e:	f023 010f 	bic.w	r1, r3, #15
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	430a      	orrs	r2, r1
 8008d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a90      	ldr	r2, [pc, #576]	@ (8008fc4 <UART_SetConfig+0x2e0>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d125      	bne.n	8008dd4 <UART_SetConfig+0xf0>
 8008d88:	4b8f      	ldr	r3, [pc, #572]	@ (8008fc8 <UART_SetConfig+0x2e4>)
 8008d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d8e:	f003 0303 	and.w	r3, r3, #3
 8008d92:	2b03      	cmp	r3, #3
 8008d94:	d81a      	bhi.n	8008dcc <UART_SetConfig+0xe8>
 8008d96:	a201      	add	r2, pc, #4	@ (adr r2, 8008d9c <UART_SetConfig+0xb8>)
 8008d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9c:	08008dad 	.word	0x08008dad
 8008da0:	08008dbd 	.word	0x08008dbd
 8008da4:	08008db5 	.word	0x08008db5
 8008da8:	08008dc5 	.word	0x08008dc5
 8008dac:	2301      	movs	r3, #1
 8008dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008db2:	e116      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008db4:	2302      	movs	r3, #2
 8008db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dba:	e112      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008dbc:	2304      	movs	r3, #4
 8008dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dc2:	e10e      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008dc4:	2308      	movs	r3, #8
 8008dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dca:	e10a      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008dcc:	2310      	movs	r3, #16
 8008dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dd2:	e106      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a7c      	ldr	r2, [pc, #496]	@ (8008fcc <UART_SetConfig+0x2e8>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d138      	bne.n	8008e50 <UART_SetConfig+0x16c>
 8008dde:	4b7a      	ldr	r3, [pc, #488]	@ (8008fc8 <UART_SetConfig+0x2e4>)
 8008de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008de4:	f003 030c 	and.w	r3, r3, #12
 8008de8:	2b0c      	cmp	r3, #12
 8008dea:	d82d      	bhi.n	8008e48 <UART_SetConfig+0x164>
 8008dec:	a201      	add	r2, pc, #4	@ (adr r2, 8008df4 <UART_SetConfig+0x110>)
 8008dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df2:	bf00      	nop
 8008df4:	08008e29 	.word	0x08008e29
 8008df8:	08008e49 	.word	0x08008e49
 8008dfc:	08008e49 	.word	0x08008e49
 8008e00:	08008e49 	.word	0x08008e49
 8008e04:	08008e39 	.word	0x08008e39
 8008e08:	08008e49 	.word	0x08008e49
 8008e0c:	08008e49 	.word	0x08008e49
 8008e10:	08008e49 	.word	0x08008e49
 8008e14:	08008e31 	.word	0x08008e31
 8008e18:	08008e49 	.word	0x08008e49
 8008e1c:	08008e49 	.word	0x08008e49
 8008e20:	08008e49 	.word	0x08008e49
 8008e24:	08008e41 	.word	0x08008e41
 8008e28:	2300      	movs	r3, #0
 8008e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e2e:	e0d8      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e30:	2302      	movs	r3, #2
 8008e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e36:	e0d4      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e38:	2304      	movs	r3, #4
 8008e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e3e:	e0d0      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e40:	2308      	movs	r3, #8
 8008e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e46:	e0cc      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e48:	2310      	movs	r3, #16
 8008e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e4e:	e0c8      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a5e      	ldr	r2, [pc, #376]	@ (8008fd0 <UART_SetConfig+0x2ec>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d125      	bne.n	8008ea6 <UART_SetConfig+0x1c2>
 8008e5a:	4b5b      	ldr	r3, [pc, #364]	@ (8008fc8 <UART_SetConfig+0x2e4>)
 8008e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e60:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008e64:	2b30      	cmp	r3, #48	@ 0x30
 8008e66:	d016      	beq.n	8008e96 <UART_SetConfig+0x1b2>
 8008e68:	2b30      	cmp	r3, #48	@ 0x30
 8008e6a:	d818      	bhi.n	8008e9e <UART_SetConfig+0x1ba>
 8008e6c:	2b20      	cmp	r3, #32
 8008e6e:	d00a      	beq.n	8008e86 <UART_SetConfig+0x1a2>
 8008e70:	2b20      	cmp	r3, #32
 8008e72:	d814      	bhi.n	8008e9e <UART_SetConfig+0x1ba>
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d002      	beq.n	8008e7e <UART_SetConfig+0x19a>
 8008e78:	2b10      	cmp	r3, #16
 8008e7a:	d008      	beq.n	8008e8e <UART_SetConfig+0x1aa>
 8008e7c:	e00f      	b.n	8008e9e <UART_SetConfig+0x1ba>
 8008e7e:	2300      	movs	r3, #0
 8008e80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e84:	e0ad      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e86:	2302      	movs	r3, #2
 8008e88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e8c:	e0a9      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e8e:	2304      	movs	r3, #4
 8008e90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e94:	e0a5      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e96:	2308      	movs	r3, #8
 8008e98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e9c:	e0a1      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008e9e:	2310      	movs	r3, #16
 8008ea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ea4:	e09d      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a4a      	ldr	r2, [pc, #296]	@ (8008fd4 <UART_SetConfig+0x2f0>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d125      	bne.n	8008efc <UART_SetConfig+0x218>
 8008eb0:	4b45      	ldr	r3, [pc, #276]	@ (8008fc8 <UART_SetConfig+0x2e4>)
 8008eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008eba:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ebc:	d016      	beq.n	8008eec <UART_SetConfig+0x208>
 8008ebe:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ec0:	d818      	bhi.n	8008ef4 <UART_SetConfig+0x210>
 8008ec2:	2b80      	cmp	r3, #128	@ 0x80
 8008ec4:	d00a      	beq.n	8008edc <UART_SetConfig+0x1f8>
 8008ec6:	2b80      	cmp	r3, #128	@ 0x80
 8008ec8:	d814      	bhi.n	8008ef4 <UART_SetConfig+0x210>
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d002      	beq.n	8008ed4 <UART_SetConfig+0x1f0>
 8008ece:	2b40      	cmp	r3, #64	@ 0x40
 8008ed0:	d008      	beq.n	8008ee4 <UART_SetConfig+0x200>
 8008ed2:	e00f      	b.n	8008ef4 <UART_SetConfig+0x210>
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eda:	e082      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008edc:	2302      	movs	r3, #2
 8008ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ee2:	e07e      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008ee4:	2304      	movs	r3, #4
 8008ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eea:	e07a      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008eec:	2308      	movs	r3, #8
 8008eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ef2:	e076      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008ef4:	2310      	movs	r3, #16
 8008ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008efa:	e072      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a35      	ldr	r2, [pc, #212]	@ (8008fd8 <UART_SetConfig+0x2f4>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d12a      	bne.n	8008f5c <UART_SetConfig+0x278>
 8008f06:	4b30      	ldr	r3, [pc, #192]	@ (8008fc8 <UART_SetConfig+0x2e4>)
 8008f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f14:	d01a      	beq.n	8008f4c <UART_SetConfig+0x268>
 8008f16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f1a:	d81b      	bhi.n	8008f54 <UART_SetConfig+0x270>
 8008f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f20:	d00c      	beq.n	8008f3c <UART_SetConfig+0x258>
 8008f22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f26:	d815      	bhi.n	8008f54 <UART_SetConfig+0x270>
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d003      	beq.n	8008f34 <UART_SetConfig+0x250>
 8008f2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f30:	d008      	beq.n	8008f44 <UART_SetConfig+0x260>
 8008f32:	e00f      	b.n	8008f54 <UART_SetConfig+0x270>
 8008f34:	2300      	movs	r3, #0
 8008f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f3a:	e052      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f42:	e04e      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008f44:	2304      	movs	r3, #4
 8008f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f4a:	e04a      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008f4c:	2308      	movs	r3, #8
 8008f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f52:	e046      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008f54:	2310      	movs	r3, #16
 8008f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f5a:	e042      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a17      	ldr	r2, [pc, #92]	@ (8008fc0 <UART_SetConfig+0x2dc>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d13a      	bne.n	8008fdc <UART_SetConfig+0x2f8>
 8008f66:	4b18      	ldr	r3, [pc, #96]	@ (8008fc8 <UART_SetConfig+0x2e4>)
 8008f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008f70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f74:	d01a      	beq.n	8008fac <UART_SetConfig+0x2c8>
 8008f76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f7a:	d81b      	bhi.n	8008fb4 <UART_SetConfig+0x2d0>
 8008f7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f80:	d00c      	beq.n	8008f9c <UART_SetConfig+0x2b8>
 8008f82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f86:	d815      	bhi.n	8008fb4 <UART_SetConfig+0x2d0>
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d003      	beq.n	8008f94 <UART_SetConfig+0x2b0>
 8008f8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f90:	d008      	beq.n	8008fa4 <UART_SetConfig+0x2c0>
 8008f92:	e00f      	b.n	8008fb4 <UART_SetConfig+0x2d0>
 8008f94:	2300      	movs	r3, #0
 8008f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f9a:	e022      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008f9c:	2302      	movs	r3, #2
 8008f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fa2:	e01e      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008fa4:	2304      	movs	r3, #4
 8008fa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008faa:	e01a      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008fac:	2308      	movs	r3, #8
 8008fae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fb2:	e016      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008fb4:	2310      	movs	r3, #16
 8008fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fba:	e012      	b.n	8008fe2 <UART_SetConfig+0x2fe>
 8008fbc:	cfff69f3 	.word	0xcfff69f3
 8008fc0:	40008000 	.word	0x40008000
 8008fc4:	40013800 	.word	0x40013800
 8008fc8:	40021000 	.word	0x40021000
 8008fcc:	40004400 	.word	0x40004400
 8008fd0:	40004800 	.word	0x40004800
 8008fd4:	40004c00 	.word	0x40004c00
 8008fd8:	40005000 	.word	0x40005000
 8008fdc:	2310      	movs	r3, #16
 8008fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4aae      	ldr	r2, [pc, #696]	@ (80092a0 <UART_SetConfig+0x5bc>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	f040 8097 	bne.w	800911c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008fee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ff2:	2b08      	cmp	r3, #8
 8008ff4:	d823      	bhi.n	800903e <UART_SetConfig+0x35a>
 8008ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ffc <UART_SetConfig+0x318>)
 8008ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ffc:	08009021 	.word	0x08009021
 8009000:	0800903f 	.word	0x0800903f
 8009004:	08009029 	.word	0x08009029
 8009008:	0800903f 	.word	0x0800903f
 800900c:	0800902f 	.word	0x0800902f
 8009010:	0800903f 	.word	0x0800903f
 8009014:	0800903f 	.word	0x0800903f
 8009018:	0800903f 	.word	0x0800903f
 800901c:	08009037 	.word	0x08009037
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009020:	f7fe faae 	bl	8007580 <HAL_RCC_GetPCLK1Freq>
 8009024:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009026:	e010      	b.n	800904a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009028:	4b9e      	ldr	r3, [pc, #632]	@ (80092a4 <UART_SetConfig+0x5c0>)
 800902a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800902c:	e00d      	b.n	800904a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800902e:	f7fe fa0f 	bl	8007450 <HAL_RCC_GetSysClockFreq>
 8009032:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009034:	e009      	b.n	800904a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009036:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800903a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800903c:	e005      	b.n	800904a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800903e:	2300      	movs	r3, #0
 8009040:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009048:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800904a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904c:	2b00      	cmp	r3, #0
 800904e:	f000 8130 	beq.w	80092b2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009056:	4a94      	ldr	r2, [pc, #592]	@ (80092a8 <UART_SetConfig+0x5c4>)
 8009058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800905c:	461a      	mov	r2, r3
 800905e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009060:	fbb3 f3f2 	udiv	r3, r3, r2
 8009064:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	685a      	ldr	r2, [r3, #4]
 800906a:	4613      	mov	r3, r2
 800906c:	005b      	lsls	r3, r3, #1
 800906e:	4413      	add	r3, r2
 8009070:	69ba      	ldr	r2, [r7, #24]
 8009072:	429a      	cmp	r2, r3
 8009074:	d305      	bcc.n	8009082 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800907c:	69ba      	ldr	r2, [r7, #24]
 800907e:	429a      	cmp	r2, r3
 8009080:	d903      	bls.n	800908a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009082:	2301      	movs	r3, #1
 8009084:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009088:	e113      	b.n	80092b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800908a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908c:	2200      	movs	r2, #0
 800908e:	60bb      	str	r3, [r7, #8]
 8009090:	60fa      	str	r2, [r7, #12]
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009096:	4a84      	ldr	r2, [pc, #528]	@ (80092a8 <UART_SetConfig+0x5c4>)
 8009098:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800909c:	b29b      	uxth	r3, r3
 800909e:	2200      	movs	r2, #0
 80090a0:	603b      	str	r3, [r7, #0]
 80090a2:	607a      	str	r2, [r7, #4]
 80090a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80090ac:	f7f7 fc36 	bl	800091c <__aeabi_uldivmod>
 80090b0:	4602      	mov	r2, r0
 80090b2:	460b      	mov	r3, r1
 80090b4:	4610      	mov	r0, r2
 80090b6:	4619      	mov	r1, r3
 80090b8:	f04f 0200 	mov.w	r2, #0
 80090bc:	f04f 0300 	mov.w	r3, #0
 80090c0:	020b      	lsls	r3, r1, #8
 80090c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80090c6:	0202      	lsls	r2, r0, #8
 80090c8:	6979      	ldr	r1, [r7, #20]
 80090ca:	6849      	ldr	r1, [r1, #4]
 80090cc:	0849      	lsrs	r1, r1, #1
 80090ce:	2000      	movs	r0, #0
 80090d0:	460c      	mov	r4, r1
 80090d2:	4605      	mov	r5, r0
 80090d4:	eb12 0804 	adds.w	r8, r2, r4
 80090d8:	eb43 0905 	adc.w	r9, r3, r5
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	2200      	movs	r2, #0
 80090e2:	469a      	mov	sl, r3
 80090e4:	4693      	mov	fp, r2
 80090e6:	4652      	mov	r2, sl
 80090e8:	465b      	mov	r3, fp
 80090ea:	4640      	mov	r0, r8
 80090ec:	4649      	mov	r1, r9
 80090ee:	f7f7 fc15 	bl	800091c <__aeabi_uldivmod>
 80090f2:	4602      	mov	r2, r0
 80090f4:	460b      	mov	r3, r1
 80090f6:	4613      	mov	r3, r2
 80090f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090fa:	6a3b      	ldr	r3, [r7, #32]
 80090fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009100:	d308      	bcc.n	8009114 <UART_SetConfig+0x430>
 8009102:	6a3b      	ldr	r3, [r7, #32]
 8009104:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009108:	d204      	bcs.n	8009114 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	6a3a      	ldr	r2, [r7, #32]
 8009110:	60da      	str	r2, [r3, #12]
 8009112:	e0ce      	b.n	80092b2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009114:	2301      	movs	r3, #1
 8009116:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800911a:	e0ca      	b.n	80092b2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	69db      	ldr	r3, [r3, #28]
 8009120:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009124:	d166      	bne.n	80091f4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009126:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800912a:	2b08      	cmp	r3, #8
 800912c:	d827      	bhi.n	800917e <UART_SetConfig+0x49a>
 800912e:	a201      	add	r2, pc, #4	@ (adr r2, 8009134 <UART_SetConfig+0x450>)
 8009130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009134:	08009159 	.word	0x08009159
 8009138:	08009161 	.word	0x08009161
 800913c:	08009169 	.word	0x08009169
 8009140:	0800917f 	.word	0x0800917f
 8009144:	0800916f 	.word	0x0800916f
 8009148:	0800917f 	.word	0x0800917f
 800914c:	0800917f 	.word	0x0800917f
 8009150:	0800917f 	.word	0x0800917f
 8009154:	08009177 	.word	0x08009177
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009158:	f7fe fa12 	bl	8007580 <HAL_RCC_GetPCLK1Freq>
 800915c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800915e:	e014      	b.n	800918a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009160:	f7fe fa24 	bl	80075ac <HAL_RCC_GetPCLK2Freq>
 8009164:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009166:	e010      	b.n	800918a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009168:	4b4e      	ldr	r3, [pc, #312]	@ (80092a4 <UART_SetConfig+0x5c0>)
 800916a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800916c:	e00d      	b.n	800918a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800916e:	f7fe f96f 	bl	8007450 <HAL_RCC_GetSysClockFreq>
 8009172:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009174:	e009      	b.n	800918a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009176:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800917a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800917c:	e005      	b.n	800918a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800917e:	2300      	movs	r3, #0
 8009180:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009182:	2301      	movs	r3, #1
 8009184:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009188:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800918a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 8090 	beq.w	80092b2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009196:	4a44      	ldr	r2, [pc, #272]	@ (80092a8 <UART_SetConfig+0x5c4>)
 8009198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800919c:	461a      	mov	r2, r3
 800919e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80091a4:	005a      	lsls	r2, r3, #1
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	085b      	lsrs	r3, r3, #1
 80091ac:	441a      	add	r2, r3
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091b6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091b8:	6a3b      	ldr	r3, [r7, #32]
 80091ba:	2b0f      	cmp	r3, #15
 80091bc:	d916      	bls.n	80091ec <UART_SetConfig+0x508>
 80091be:	6a3b      	ldr	r3, [r7, #32]
 80091c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091c4:	d212      	bcs.n	80091ec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80091c6:	6a3b      	ldr	r3, [r7, #32]
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	f023 030f 	bic.w	r3, r3, #15
 80091ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80091d0:	6a3b      	ldr	r3, [r7, #32]
 80091d2:	085b      	lsrs	r3, r3, #1
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	f003 0307 	and.w	r3, r3, #7
 80091da:	b29a      	uxth	r2, r3
 80091dc:	8bfb      	ldrh	r3, [r7, #30]
 80091de:	4313      	orrs	r3, r2
 80091e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	8bfa      	ldrh	r2, [r7, #30]
 80091e8:	60da      	str	r2, [r3, #12]
 80091ea:	e062      	b.n	80092b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80091ec:	2301      	movs	r3, #1
 80091ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091f2:	e05e      	b.n	80092b2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091f8:	2b08      	cmp	r3, #8
 80091fa:	d828      	bhi.n	800924e <UART_SetConfig+0x56a>
 80091fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009204 <UART_SetConfig+0x520>)
 80091fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009202:	bf00      	nop
 8009204:	08009229 	.word	0x08009229
 8009208:	08009231 	.word	0x08009231
 800920c:	08009239 	.word	0x08009239
 8009210:	0800924f 	.word	0x0800924f
 8009214:	0800923f 	.word	0x0800923f
 8009218:	0800924f 	.word	0x0800924f
 800921c:	0800924f 	.word	0x0800924f
 8009220:	0800924f 	.word	0x0800924f
 8009224:	08009247 	.word	0x08009247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009228:	f7fe f9aa 	bl	8007580 <HAL_RCC_GetPCLK1Freq>
 800922c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800922e:	e014      	b.n	800925a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009230:	f7fe f9bc 	bl	80075ac <HAL_RCC_GetPCLK2Freq>
 8009234:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009236:	e010      	b.n	800925a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009238:	4b1a      	ldr	r3, [pc, #104]	@ (80092a4 <UART_SetConfig+0x5c0>)
 800923a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800923c:	e00d      	b.n	800925a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800923e:	f7fe f907 	bl	8007450 <HAL_RCC_GetSysClockFreq>
 8009242:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009244:	e009      	b.n	800925a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009246:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800924a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800924c:	e005      	b.n	800925a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800924e:	2300      	movs	r3, #0
 8009250:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009258:	bf00      	nop
    }

    if (pclk != 0U)
 800925a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925c:	2b00      	cmp	r3, #0
 800925e:	d028      	beq.n	80092b2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009264:	4a10      	ldr	r2, [pc, #64]	@ (80092a8 <UART_SetConfig+0x5c4>)
 8009266:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800926a:	461a      	mov	r2, r3
 800926c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	085b      	lsrs	r3, r3, #1
 8009278:	441a      	add	r2, r3
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009282:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009284:	6a3b      	ldr	r3, [r7, #32]
 8009286:	2b0f      	cmp	r3, #15
 8009288:	d910      	bls.n	80092ac <UART_SetConfig+0x5c8>
 800928a:	6a3b      	ldr	r3, [r7, #32]
 800928c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009290:	d20c      	bcs.n	80092ac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009292:	6a3b      	ldr	r3, [r7, #32]
 8009294:	b29a      	uxth	r2, r3
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	60da      	str	r2, [r3, #12]
 800929c:	e009      	b.n	80092b2 <UART_SetConfig+0x5ce>
 800929e:	bf00      	nop
 80092a0:	40008000 	.word	0x40008000
 80092a4:	00f42400 	.word	0x00f42400
 80092a8:	0800af90 	.word	0x0800af90
      }
      else
      {
        ret = HAL_ERROR;
 80092ac:	2301      	movs	r3, #1
 80092ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	2201      	movs	r2, #1
 80092b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	2201      	movs	r2, #1
 80092be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	2200      	movs	r2, #0
 80092c6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	2200      	movs	r2, #0
 80092cc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80092ce:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3730      	adds	r7, #48	@ 0x30
 80092d6:	46bd      	mov	sp, r7
 80092d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080092dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092e8:	f003 0308 	and.w	r3, r3, #8
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00a      	beq.n	8009306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	430a      	orrs	r2, r1
 8009304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800930a:	f003 0301 	and.w	r3, r3, #1
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00a      	beq.n	8009328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	430a      	orrs	r2, r1
 8009326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800932c:	f003 0302 	and.w	r3, r3, #2
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00a      	beq.n	800934a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	430a      	orrs	r2, r1
 8009348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800934e:	f003 0304 	and.w	r3, r3, #4
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00a      	beq.n	800936c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	430a      	orrs	r2, r1
 800936a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009370:	f003 0310 	and.w	r3, r3, #16
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00a      	beq.n	800938e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	430a      	orrs	r2, r1
 800938c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009392:	f003 0320 	and.w	r3, r3, #32
 8009396:	2b00      	cmp	r3, #0
 8009398:	d00a      	beq.n	80093b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	430a      	orrs	r2, r1
 80093ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d01a      	beq.n	80093f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	430a      	orrs	r2, r1
 80093d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093da:	d10a      	bne.n	80093f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	430a      	orrs	r2, r1
 80093f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d00a      	beq.n	8009414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	430a      	orrs	r2, r1
 8009412:	605a      	str	r2, [r3, #4]
  }
}
 8009414:	bf00      	nop
 8009416:	370c      	adds	r7, #12
 8009418:	46bd      	mov	sp, r7
 800941a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941e:	4770      	bx	lr

08009420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b098      	sub	sp, #96	@ 0x60
 8009424:	af02      	add	r7, sp, #8
 8009426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009430:	f7f9 fd84 	bl	8002f3c <HAL_GetTick>
 8009434:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f003 0308 	and.w	r3, r3, #8
 8009440:	2b08      	cmp	r3, #8
 8009442:	d12f      	bne.n	80094a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009444:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009448:	9300      	str	r3, [sp, #0]
 800944a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800944c:	2200      	movs	r2, #0
 800944e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 f88e 	bl	8009574 <UART_WaitOnFlagUntilTimeout>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d022      	beq.n	80094a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009466:	e853 3f00 	ldrex	r3, [r3]
 800946a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800946c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800946e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009472:	653b      	str	r3, [r7, #80]	@ 0x50
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	461a      	mov	r2, r3
 800947a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800947c:	647b      	str	r3, [r7, #68]	@ 0x44
 800947e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009480:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009484:	e841 2300 	strex	r3, r2, [r1]
 8009488:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800948a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800948c:	2b00      	cmp	r3, #0
 800948e:	d1e6      	bne.n	800945e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2220      	movs	r2, #32
 8009494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2200      	movs	r2, #0
 800949c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80094a0:	2303      	movs	r3, #3
 80094a2:	e063      	b.n	800956c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f003 0304 	and.w	r3, r3, #4
 80094ae:	2b04      	cmp	r3, #4
 80094b0:	d149      	bne.n	8009546 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80094b6:	9300      	str	r3, [sp, #0]
 80094b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094ba:	2200      	movs	r2, #0
 80094bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 f857 	bl	8009574 <UART_WaitOnFlagUntilTimeout>
 80094c6:	4603      	mov	r3, r0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d03c      	beq.n	8009546 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d4:	e853 3f00 	ldrex	r3, [r3]
 80094d8:	623b      	str	r3, [r7, #32]
   return(result);
 80094da:	6a3b      	ldr	r3, [r7, #32]
 80094dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80094ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094f2:	e841 2300 	strex	r3, r2, [r1]
 80094f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1e6      	bne.n	80094cc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	3308      	adds	r3, #8
 8009504:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	e853 3f00 	ldrex	r3, [r3]
 800950c:	60fb      	str	r3, [r7, #12]
   return(result);
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f023 0301 	bic.w	r3, r3, #1
 8009514:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3308      	adds	r3, #8
 800951c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800951e:	61fa      	str	r2, [r7, #28]
 8009520:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009522:	69b9      	ldr	r1, [r7, #24]
 8009524:	69fa      	ldr	r2, [r7, #28]
 8009526:	e841 2300 	strex	r3, r2, [r1]
 800952a:	617b      	str	r3, [r7, #20]
   return(result);
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1e5      	bne.n	80094fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009542:	2303      	movs	r3, #3
 8009544:	e012      	b.n	800956c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2220      	movs	r2, #32
 800954a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2220      	movs	r2, #32
 8009552:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	3758      	adds	r7, #88	@ 0x58
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	60b9      	str	r1, [r7, #8]
 800957e:	603b      	str	r3, [r7, #0]
 8009580:	4613      	mov	r3, r2
 8009582:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009584:	e04f      	b.n	8009626 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800958c:	d04b      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800958e:	f7f9 fcd5 	bl	8002f3c <HAL_GetTick>
 8009592:	4602      	mov	r2, r0
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	1ad3      	subs	r3, r2, r3
 8009598:	69ba      	ldr	r2, [r7, #24]
 800959a:	429a      	cmp	r2, r3
 800959c:	d302      	bcc.n	80095a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800959e:	69bb      	ldr	r3, [r7, #24]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d101      	bne.n	80095a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80095a4:	2303      	movs	r3, #3
 80095a6:	e04e      	b.n	8009646 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 0304 	and.w	r3, r3, #4
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d037      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0xb2>
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	2b80      	cmp	r3, #128	@ 0x80
 80095ba:	d034      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0xb2>
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	2b40      	cmp	r3, #64	@ 0x40
 80095c0:	d031      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	69db      	ldr	r3, [r3, #28]
 80095c8:	f003 0308 	and.w	r3, r3, #8
 80095cc:	2b08      	cmp	r3, #8
 80095ce:	d110      	bne.n	80095f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2208      	movs	r2, #8
 80095d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095d8:	68f8      	ldr	r0, [r7, #12]
 80095da:	f000 f838 	bl	800964e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2208      	movs	r2, #8
 80095e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80095ee:	2301      	movs	r3, #1
 80095f0:	e029      	b.n	8009646 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	69db      	ldr	r3, [r3, #28]
 80095f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009600:	d111      	bne.n	8009626 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800960a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800960c:	68f8      	ldr	r0, [r7, #12]
 800960e:	f000 f81e 	bl	800964e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2220      	movs	r2, #32
 8009616:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2200      	movs	r2, #0
 800961e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009622:	2303      	movs	r3, #3
 8009624:	e00f      	b.n	8009646 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	69da      	ldr	r2, [r3, #28]
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	4013      	ands	r3, r2
 8009630:	68ba      	ldr	r2, [r7, #8]
 8009632:	429a      	cmp	r2, r3
 8009634:	bf0c      	ite	eq
 8009636:	2301      	moveq	r3, #1
 8009638:	2300      	movne	r3, #0
 800963a:	b2db      	uxtb	r3, r3
 800963c:	461a      	mov	r2, r3
 800963e:	79fb      	ldrb	r3, [r7, #7]
 8009640:	429a      	cmp	r2, r3
 8009642:	d0a0      	beq.n	8009586 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}

0800964e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800964e:	b480      	push	{r7}
 8009650:	b095      	sub	sp, #84	@ 0x54
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800965c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800965e:	e853 3f00 	ldrex	r3, [r3]
 8009662:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009666:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800966a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	461a      	mov	r2, r3
 8009672:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009674:	643b      	str	r3, [r7, #64]	@ 0x40
 8009676:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009678:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800967a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800967c:	e841 2300 	strex	r3, r2, [r1]
 8009680:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009684:	2b00      	cmp	r3, #0
 8009686:	d1e6      	bne.n	8009656 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	3308      	adds	r3, #8
 800968e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009690:	6a3b      	ldr	r3, [r7, #32]
 8009692:	e853 3f00 	ldrex	r3, [r3]
 8009696:	61fb      	str	r3, [r7, #28]
   return(result);
 8009698:	69fb      	ldr	r3, [r7, #28]
 800969a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800969e:	f023 0301 	bic.w	r3, r3, #1
 80096a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	3308      	adds	r3, #8
 80096aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096b4:	e841 2300 	strex	r3, r2, [r1]
 80096b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d1e3      	bne.n	8009688 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d118      	bne.n	80096fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	e853 3f00 	ldrex	r3, [r3]
 80096d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	f023 0310 	bic.w	r3, r3, #16
 80096dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	461a      	mov	r2, r3
 80096e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096e6:	61bb      	str	r3, [r7, #24]
 80096e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ea:	6979      	ldr	r1, [r7, #20]
 80096ec:	69ba      	ldr	r2, [r7, #24]
 80096ee:	e841 2300 	strex	r3, r2, [r1]
 80096f2:	613b      	str	r3, [r7, #16]
   return(result);
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d1e6      	bne.n	80096c8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2220      	movs	r2, #32
 80096fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2200      	movs	r2, #0
 800970c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800970e:	bf00      	nop
 8009710:	3754      	adds	r7, #84	@ 0x54
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr

0800971a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800971a:	b480      	push	{r7}
 800971c:	b085      	sub	sp, #20
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009728:	2b01      	cmp	r3, #1
 800972a:	d101      	bne.n	8009730 <HAL_UARTEx_DisableFifoMode+0x16>
 800972c:	2302      	movs	r3, #2
 800972e:	e027      	b.n	8009780 <HAL_UARTEx_DisableFifoMode+0x66>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2224      	movs	r2, #36	@ 0x24
 800973c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	681a      	ldr	r2, [r3, #0]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f022 0201 	bic.w	r2, r2, #1
 8009756:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800975e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	68fa      	ldr	r2, [r7, #12]
 800976c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2220      	movs	r2, #32
 8009772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2200      	movs	r2, #0
 800977a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3714      	adds	r7, #20
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
 8009794:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800979c:	2b01      	cmp	r3, #1
 800979e:	d101      	bne.n	80097a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80097a0:	2302      	movs	r3, #2
 80097a2:	e02d      	b.n	8009800 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2224      	movs	r2, #36	@ 0x24
 80097b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f022 0201 	bic.w	r2, r2, #1
 80097ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	683a      	ldr	r2, [r7, #0]
 80097dc:	430a      	orrs	r2, r1
 80097de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 f84f 	bl	8009884 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	68fa      	ldr	r2, [r7, #12]
 80097ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2220      	movs	r2, #32
 80097f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097fe:	2300      	movs	r3, #0
}
 8009800:	4618      	mov	r0, r3
 8009802:	3710      	adds	r7, #16
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}

08009808 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b084      	sub	sp, #16
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009818:	2b01      	cmp	r3, #1
 800981a:	d101      	bne.n	8009820 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800981c:	2302      	movs	r3, #2
 800981e:	e02d      	b.n	800987c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2201      	movs	r2, #1
 8009824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2224      	movs	r2, #36	@ 0x24
 800982c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681a      	ldr	r2, [r3, #0]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f022 0201 	bic.w	r2, r2, #1
 8009846:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	689b      	ldr	r3, [r3, #8]
 800984e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	683a      	ldr	r2, [r7, #0]
 8009858:	430a      	orrs	r2, r1
 800985a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 f811 	bl	8009884 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68fa      	ldr	r2, [r7, #12]
 8009868:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2220      	movs	r2, #32
 800986e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800987a:	2300      	movs	r3, #0
}
 800987c:	4618      	mov	r0, r3
 800987e:	3710      	adds	r7, #16
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009890:	2b00      	cmp	r3, #0
 8009892:	d108      	bne.n	80098a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2201      	movs	r2, #1
 80098a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80098a4:	e031      	b.n	800990a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80098a6:	2308      	movs	r3, #8
 80098a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80098aa:	2308      	movs	r3, #8
 80098ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	0e5b      	lsrs	r3, r3, #25
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	f003 0307 	and.w	r3, r3, #7
 80098bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	0f5b      	lsrs	r3, r3, #29
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	f003 0307 	and.w	r3, r3, #7
 80098cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098ce:	7bbb      	ldrb	r3, [r7, #14]
 80098d0:	7b3a      	ldrb	r2, [r7, #12]
 80098d2:	4911      	ldr	r1, [pc, #68]	@ (8009918 <UARTEx_SetNbDataToProcess+0x94>)
 80098d4:	5c8a      	ldrb	r2, [r1, r2]
 80098d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80098da:	7b3a      	ldrb	r2, [r7, #12]
 80098dc:	490f      	ldr	r1, [pc, #60]	@ (800991c <UARTEx_SetNbDataToProcess+0x98>)
 80098de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80098e4:	b29a      	uxth	r2, r3
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
 80098ee:	7b7a      	ldrb	r2, [r7, #13]
 80098f0:	4909      	ldr	r1, [pc, #36]	@ (8009918 <UARTEx_SetNbDataToProcess+0x94>)
 80098f2:	5c8a      	ldrb	r2, [r1, r2]
 80098f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80098f8:	7b7a      	ldrb	r2, [r7, #13]
 80098fa:	4908      	ldr	r1, [pc, #32]	@ (800991c <UARTEx_SetNbDataToProcess+0x98>)
 80098fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8009902:	b29a      	uxth	r2, r3
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800990a:	bf00      	nop
 800990c:	3714      	adds	r7, #20
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr
 8009916:	bf00      	nop
 8009918:	0800afa8 	.word	0x0800afa8
 800991c:	0800afb0 	.word	0x0800afb0

08009920 <arm_sin_f32>:
 8009920:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80099a0 <arm_sin_f32+0x80>
 8009924:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009928:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800992c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009930:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009934:	d504      	bpl.n	8009940 <arm_sin_f32+0x20>
 8009936:	ee17 3a90 	vmov	r3, s15
 800993a:	3b01      	subs	r3, #1
 800993c:	ee07 3a90 	vmov	s15, r3
 8009940:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009944:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80099a4 <arm_sin_f32+0x84>
 8009948:	ee30 0a67 	vsub.f32	s0, s0, s15
 800994c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009950:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8009954:	ee17 3a90 	vmov	r3, s15
 8009958:	b29b      	uxth	r3, r3
 800995a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800995e:	d21a      	bcs.n	8009996 <arm_sin_f32+0x76>
 8009960:	ee07 3a90 	vmov	s15, r3
 8009964:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009968:	1c59      	adds	r1, r3, #1
 800996a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800996e:	4a0e      	ldr	r2, [pc, #56]	@ (80099a8 <arm_sin_f32+0x88>)
 8009970:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009974:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009978:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800997c:	ed93 7a00 	vldr	s14, [r3]
 8009980:	edd2 6a00 	vldr	s13, [r2]
 8009984:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009988:	ee20 0a26 	vmul.f32	s0, s0, s13
 800998c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009990:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009994:	4770      	bx	lr
 8009996:	ee30 0a47 	vsub.f32	s0, s0, s14
 800999a:	2101      	movs	r1, #1
 800999c:	2300      	movs	r3, #0
 800999e:	e7e6      	b.n	800996e <arm_sin_f32+0x4e>
 80099a0:	3e22f983 	.word	0x3e22f983
 80099a4:	44000000 	.word	0x44000000
 80099a8:	0800afb8 	.word	0x0800afb8

080099ac <srand>:
 80099ac:	b538      	push	{r3, r4, r5, lr}
 80099ae:	4b10      	ldr	r3, [pc, #64]	@ (80099f0 <srand+0x44>)
 80099b0:	681d      	ldr	r5, [r3, #0]
 80099b2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80099b4:	4604      	mov	r4, r0
 80099b6:	b9b3      	cbnz	r3, 80099e6 <srand+0x3a>
 80099b8:	2018      	movs	r0, #24
 80099ba:	f000 fab3 	bl	8009f24 <malloc>
 80099be:	4602      	mov	r2, r0
 80099c0:	6328      	str	r0, [r5, #48]	@ 0x30
 80099c2:	b920      	cbnz	r0, 80099ce <srand+0x22>
 80099c4:	4b0b      	ldr	r3, [pc, #44]	@ (80099f4 <srand+0x48>)
 80099c6:	480c      	ldr	r0, [pc, #48]	@ (80099f8 <srand+0x4c>)
 80099c8:	2146      	movs	r1, #70	@ 0x46
 80099ca:	f000 fa43 	bl	8009e54 <__assert_func>
 80099ce:	490b      	ldr	r1, [pc, #44]	@ (80099fc <srand+0x50>)
 80099d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009a00 <srand+0x54>)
 80099d2:	e9c0 1300 	strd	r1, r3, [r0]
 80099d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009a04 <srand+0x58>)
 80099d8:	6083      	str	r3, [r0, #8]
 80099da:	230b      	movs	r3, #11
 80099dc:	8183      	strh	r3, [r0, #12]
 80099de:	2100      	movs	r1, #0
 80099e0:	2001      	movs	r0, #1
 80099e2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80099e6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80099e8:	2200      	movs	r2, #0
 80099ea:	611c      	str	r4, [r3, #16]
 80099ec:	615a      	str	r2, [r3, #20]
 80099ee:	bd38      	pop	{r3, r4, r5, pc}
 80099f0:	20000050 	.word	0x20000050
 80099f4:	0800b7bc 	.word	0x0800b7bc
 80099f8:	0800b7d3 	.word	0x0800b7d3
 80099fc:	abcd330e 	.word	0xabcd330e
 8009a00:	e66d1234 	.word	0xe66d1234
 8009a04:	0005deec 	.word	0x0005deec

08009a08 <rand>:
 8009a08:	4b16      	ldr	r3, [pc, #88]	@ (8009a64 <rand+0x5c>)
 8009a0a:	b510      	push	{r4, lr}
 8009a0c:	681c      	ldr	r4, [r3, #0]
 8009a0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009a10:	b9b3      	cbnz	r3, 8009a40 <rand+0x38>
 8009a12:	2018      	movs	r0, #24
 8009a14:	f000 fa86 	bl	8009f24 <malloc>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	6320      	str	r0, [r4, #48]	@ 0x30
 8009a1c:	b920      	cbnz	r0, 8009a28 <rand+0x20>
 8009a1e:	4b12      	ldr	r3, [pc, #72]	@ (8009a68 <rand+0x60>)
 8009a20:	4812      	ldr	r0, [pc, #72]	@ (8009a6c <rand+0x64>)
 8009a22:	2152      	movs	r1, #82	@ 0x52
 8009a24:	f000 fa16 	bl	8009e54 <__assert_func>
 8009a28:	4911      	ldr	r1, [pc, #68]	@ (8009a70 <rand+0x68>)
 8009a2a:	4b12      	ldr	r3, [pc, #72]	@ (8009a74 <rand+0x6c>)
 8009a2c:	e9c0 1300 	strd	r1, r3, [r0]
 8009a30:	4b11      	ldr	r3, [pc, #68]	@ (8009a78 <rand+0x70>)
 8009a32:	6083      	str	r3, [r0, #8]
 8009a34:	230b      	movs	r3, #11
 8009a36:	8183      	strh	r3, [r0, #12]
 8009a38:	2100      	movs	r1, #0
 8009a3a:	2001      	movs	r0, #1
 8009a3c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009a40:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009a42:	480e      	ldr	r0, [pc, #56]	@ (8009a7c <rand+0x74>)
 8009a44:	690b      	ldr	r3, [r1, #16]
 8009a46:	694c      	ldr	r4, [r1, #20]
 8009a48:	4a0d      	ldr	r2, [pc, #52]	@ (8009a80 <rand+0x78>)
 8009a4a:	4358      	muls	r0, r3
 8009a4c:	fb02 0004 	mla	r0, r2, r4, r0
 8009a50:	fba3 3202 	umull	r3, r2, r3, r2
 8009a54:	3301      	adds	r3, #1
 8009a56:	eb40 0002 	adc.w	r0, r0, r2
 8009a5a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8009a5e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8009a62:	bd10      	pop	{r4, pc}
 8009a64:	20000050 	.word	0x20000050
 8009a68:	0800b7bc 	.word	0x0800b7bc
 8009a6c:	0800b7d3 	.word	0x0800b7d3
 8009a70:	abcd330e 	.word	0xabcd330e
 8009a74:	e66d1234 	.word	0xe66d1234
 8009a78:	0005deec 	.word	0x0005deec
 8009a7c:	5851f42d 	.word	0x5851f42d
 8009a80:	4c957f2d 	.word	0x4c957f2d

08009a84 <std>:
 8009a84:	2300      	movs	r3, #0
 8009a86:	b510      	push	{r4, lr}
 8009a88:	4604      	mov	r4, r0
 8009a8a:	e9c0 3300 	strd	r3, r3, [r0]
 8009a8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a92:	6083      	str	r3, [r0, #8]
 8009a94:	8181      	strh	r1, [r0, #12]
 8009a96:	6643      	str	r3, [r0, #100]	@ 0x64
 8009a98:	81c2      	strh	r2, [r0, #14]
 8009a9a:	6183      	str	r3, [r0, #24]
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	2208      	movs	r2, #8
 8009aa0:	305c      	adds	r0, #92	@ 0x5c
 8009aa2:	f000 f94c 	bl	8009d3e <memset>
 8009aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8009adc <std+0x58>)
 8009aa8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae0 <std+0x5c>)
 8009aac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009aae:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae4 <std+0x60>)
 8009ab0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae8 <std+0x64>)
 8009ab4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8009aec <std+0x68>)
 8009ab8:	6224      	str	r4, [r4, #32]
 8009aba:	429c      	cmp	r4, r3
 8009abc:	d006      	beq.n	8009acc <std+0x48>
 8009abe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ac2:	4294      	cmp	r4, r2
 8009ac4:	d002      	beq.n	8009acc <std+0x48>
 8009ac6:	33d0      	adds	r3, #208	@ 0xd0
 8009ac8:	429c      	cmp	r4, r3
 8009aca:	d105      	bne.n	8009ad8 <std+0x54>
 8009acc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ad4:	f000 b9ac 	b.w	8009e30 <__retarget_lock_init_recursive>
 8009ad8:	bd10      	pop	{r4, pc}
 8009ada:	bf00      	nop
 8009adc:	08009cb9 	.word	0x08009cb9
 8009ae0:	08009cdb 	.word	0x08009cdb
 8009ae4:	08009d13 	.word	0x08009d13
 8009ae8:	08009d37 	.word	0x08009d37
 8009aec:	200014d4 	.word	0x200014d4

08009af0 <stdio_exit_handler>:
 8009af0:	4a02      	ldr	r2, [pc, #8]	@ (8009afc <stdio_exit_handler+0xc>)
 8009af2:	4903      	ldr	r1, [pc, #12]	@ (8009b00 <stdio_exit_handler+0x10>)
 8009af4:	4803      	ldr	r0, [pc, #12]	@ (8009b04 <stdio_exit_handler+0x14>)
 8009af6:	f000 b869 	b.w	8009bcc <_fwalk_sglue>
 8009afa:	bf00      	nop
 8009afc:	20000044 	.word	0x20000044
 8009b00:	0800a761 	.word	0x0800a761
 8009b04:	20000054 	.word	0x20000054

08009b08 <cleanup_stdio>:
 8009b08:	6841      	ldr	r1, [r0, #4]
 8009b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8009b3c <cleanup_stdio+0x34>)
 8009b0c:	4299      	cmp	r1, r3
 8009b0e:	b510      	push	{r4, lr}
 8009b10:	4604      	mov	r4, r0
 8009b12:	d001      	beq.n	8009b18 <cleanup_stdio+0x10>
 8009b14:	f000 fe24 	bl	800a760 <_fflush_r>
 8009b18:	68a1      	ldr	r1, [r4, #8]
 8009b1a:	4b09      	ldr	r3, [pc, #36]	@ (8009b40 <cleanup_stdio+0x38>)
 8009b1c:	4299      	cmp	r1, r3
 8009b1e:	d002      	beq.n	8009b26 <cleanup_stdio+0x1e>
 8009b20:	4620      	mov	r0, r4
 8009b22:	f000 fe1d 	bl	800a760 <_fflush_r>
 8009b26:	68e1      	ldr	r1, [r4, #12]
 8009b28:	4b06      	ldr	r3, [pc, #24]	@ (8009b44 <cleanup_stdio+0x3c>)
 8009b2a:	4299      	cmp	r1, r3
 8009b2c:	d004      	beq.n	8009b38 <cleanup_stdio+0x30>
 8009b2e:	4620      	mov	r0, r4
 8009b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b34:	f000 be14 	b.w	800a760 <_fflush_r>
 8009b38:	bd10      	pop	{r4, pc}
 8009b3a:	bf00      	nop
 8009b3c:	200014d4 	.word	0x200014d4
 8009b40:	2000153c 	.word	0x2000153c
 8009b44:	200015a4 	.word	0x200015a4

08009b48 <global_stdio_init.part.0>:
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b78 <global_stdio_init.part.0+0x30>)
 8009b4c:	4c0b      	ldr	r4, [pc, #44]	@ (8009b7c <global_stdio_init.part.0+0x34>)
 8009b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8009b80 <global_stdio_init.part.0+0x38>)
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	4620      	mov	r0, r4
 8009b54:	2200      	movs	r2, #0
 8009b56:	2104      	movs	r1, #4
 8009b58:	f7ff ff94 	bl	8009a84 <std>
 8009b5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009b60:	2201      	movs	r2, #1
 8009b62:	2109      	movs	r1, #9
 8009b64:	f7ff ff8e 	bl	8009a84 <std>
 8009b68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009b6c:	2202      	movs	r2, #2
 8009b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b72:	2112      	movs	r1, #18
 8009b74:	f7ff bf86 	b.w	8009a84 <std>
 8009b78:	2000160c 	.word	0x2000160c
 8009b7c:	200014d4 	.word	0x200014d4
 8009b80:	08009af1 	.word	0x08009af1

08009b84 <__sfp_lock_acquire>:
 8009b84:	4801      	ldr	r0, [pc, #4]	@ (8009b8c <__sfp_lock_acquire+0x8>)
 8009b86:	f000 b954 	b.w	8009e32 <__retarget_lock_acquire_recursive>
 8009b8a:	bf00      	nop
 8009b8c:	20001615 	.word	0x20001615

08009b90 <__sfp_lock_release>:
 8009b90:	4801      	ldr	r0, [pc, #4]	@ (8009b98 <__sfp_lock_release+0x8>)
 8009b92:	f000 b94f 	b.w	8009e34 <__retarget_lock_release_recursive>
 8009b96:	bf00      	nop
 8009b98:	20001615 	.word	0x20001615

08009b9c <__sinit>:
 8009b9c:	b510      	push	{r4, lr}
 8009b9e:	4604      	mov	r4, r0
 8009ba0:	f7ff fff0 	bl	8009b84 <__sfp_lock_acquire>
 8009ba4:	6a23      	ldr	r3, [r4, #32]
 8009ba6:	b11b      	cbz	r3, 8009bb0 <__sinit+0x14>
 8009ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bac:	f7ff bff0 	b.w	8009b90 <__sfp_lock_release>
 8009bb0:	4b04      	ldr	r3, [pc, #16]	@ (8009bc4 <__sinit+0x28>)
 8009bb2:	6223      	str	r3, [r4, #32]
 8009bb4:	4b04      	ldr	r3, [pc, #16]	@ (8009bc8 <__sinit+0x2c>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1f5      	bne.n	8009ba8 <__sinit+0xc>
 8009bbc:	f7ff ffc4 	bl	8009b48 <global_stdio_init.part.0>
 8009bc0:	e7f2      	b.n	8009ba8 <__sinit+0xc>
 8009bc2:	bf00      	nop
 8009bc4:	08009b09 	.word	0x08009b09
 8009bc8:	2000160c 	.word	0x2000160c

08009bcc <_fwalk_sglue>:
 8009bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bd0:	4607      	mov	r7, r0
 8009bd2:	4688      	mov	r8, r1
 8009bd4:	4614      	mov	r4, r2
 8009bd6:	2600      	movs	r6, #0
 8009bd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bdc:	f1b9 0901 	subs.w	r9, r9, #1
 8009be0:	d505      	bpl.n	8009bee <_fwalk_sglue+0x22>
 8009be2:	6824      	ldr	r4, [r4, #0]
 8009be4:	2c00      	cmp	r4, #0
 8009be6:	d1f7      	bne.n	8009bd8 <_fwalk_sglue+0xc>
 8009be8:	4630      	mov	r0, r6
 8009bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bee:	89ab      	ldrh	r3, [r5, #12]
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d907      	bls.n	8009c04 <_fwalk_sglue+0x38>
 8009bf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bf8:	3301      	adds	r3, #1
 8009bfa:	d003      	beq.n	8009c04 <_fwalk_sglue+0x38>
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	4638      	mov	r0, r7
 8009c00:	47c0      	blx	r8
 8009c02:	4306      	orrs	r6, r0
 8009c04:	3568      	adds	r5, #104	@ 0x68
 8009c06:	e7e9      	b.n	8009bdc <_fwalk_sglue+0x10>

08009c08 <sniprintf>:
 8009c08:	b40c      	push	{r2, r3}
 8009c0a:	b530      	push	{r4, r5, lr}
 8009c0c:	4b18      	ldr	r3, [pc, #96]	@ (8009c70 <sniprintf+0x68>)
 8009c0e:	1e0c      	subs	r4, r1, #0
 8009c10:	681d      	ldr	r5, [r3, #0]
 8009c12:	b09d      	sub	sp, #116	@ 0x74
 8009c14:	da08      	bge.n	8009c28 <sniprintf+0x20>
 8009c16:	238b      	movs	r3, #139	@ 0x8b
 8009c18:	602b      	str	r3, [r5, #0]
 8009c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c1e:	b01d      	add	sp, #116	@ 0x74
 8009c20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c24:	b002      	add	sp, #8
 8009c26:	4770      	bx	lr
 8009c28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009c2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009c30:	f04f 0300 	mov.w	r3, #0
 8009c34:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009c36:	bf14      	ite	ne
 8009c38:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009c3c:	4623      	moveq	r3, r4
 8009c3e:	9304      	str	r3, [sp, #16]
 8009c40:	9307      	str	r3, [sp, #28]
 8009c42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c46:	9002      	str	r0, [sp, #8]
 8009c48:	9006      	str	r0, [sp, #24]
 8009c4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009c4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c50:	ab21      	add	r3, sp, #132	@ 0x84
 8009c52:	a902      	add	r1, sp, #8
 8009c54:	4628      	mov	r0, r5
 8009c56:	9301      	str	r3, [sp, #4]
 8009c58:	f000 fa76 	bl	800a148 <_svfiprintf_r>
 8009c5c:	1c43      	adds	r3, r0, #1
 8009c5e:	bfbc      	itt	lt
 8009c60:	238b      	movlt	r3, #139	@ 0x8b
 8009c62:	602b      	strlt	r3, [r5, #0]
 8009c64:	2c00      	cmp	r4, #0
 8009c66:	d0da      	beq.n	8009c1e <sniprintf+0x16>
 8009c68:	9b02      	ldr	r3, [sp, #8]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	701a      	strb	r2, [r3, #0]
 8009c6e:	e7d6      	b.n	8009c1e <sniprintf+0x16>
 8009c70:	20000050 	.word	0x20000050

08009c74 <siprintf>:
 8009c74:	b40e      	push	{r1, r2, r3}
 8009c76:	b510      	push	{r4, lr}
 8009c78:	b09d      	sub	sp, #116	@ 0x74
 8009c7a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009c7c:	9002      	str	r0, [sp, #8]
 8009c7e:	9006      	str	r0, [sp, #24]
 8009c80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009c84:	480a      	ldr	r0, [pc, #40]	@ (8009cb0 <siprintf+0x3c>)
 8009c86:	9107      	str	r1, [sp, #28]
 8009c88:	9104      	str	r1, [sp, #16]
 8009c8a:	490a      	ldr	r1, [pc, #40]	@ (8009cb4 <siprintf+0x40>)
 8009c8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c90:	9105      	str	r1, [sp, #20]
 8009c92:	2400      	movs	r4, #0
 8009c94:	a902      	add	r1, sp, #8
 8009c96:	6800      	ldr	r0, [r0, #0]
 8009c98:	9301      	str	r3, [sp, #4]
 8009c9a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009c9c:	f000 fa54 	bl	800a148 <_svfiprintf_r>
 8009ca0:	9b02      	ldr	r3, [sp, #8]
 8009ca2:	701c      	strb	r4, [r3, #0]
 8009ca4:	b01d      	add	sp, #116	@ 0x74
 8009ca6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009caa:	b003      	add	sp, #12
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop
 8009cb0:	20000050 	.word	0x20000050
 8009cb4:	ffff0208 	.word	0xffff0208

08009cb8 <__sread>:
 8009cb8:	b510      	push	{r4, lr}
 8009cba:	460c      	mov	r4, r1
 8009cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cc0:	f000 f868 	bl	8009d94 <_read_r>
 8009cc4:	2800      	cmp	r0, #0
 8009cc6:	bfab      	itete	ge
 8009cc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009cca:	89a3      	ldrhlt	r3, [r4, #12]
 8009ccc:	181b      	addge	r3, r3, r0
 8009cce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009cd2:	bfac      	ite	ge
 8009cd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009cd6:	81a3      	strhlt	r3, [r4, #12]
 8009cd8:	bd10      	pop	{r4, pc}

08009cda <__swrite>:
 8009cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cde:	461f      	mov	r7, r3
 8009ce0:	898b      	ldrh	r3, [r1, #12]
 8009ce2:	05db      	lsls	r3, r3, #23
 8009ce4:	4605      	mov	r5, r0
 8009ce6:	460c      	mov	r4, r1
 8009ce8:	4616      	mov	r6, r2
 8009cea:	d505      	bpl.n	8009cf8 <__swrite+0x1e>
 8009cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cf0:	2302      	movs	r3, #2
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f000 f83c 	bl	8009d70 <_lseek_r>
 8009cf8:	89a3      	ldrh	r3, [r4, #12]
 8009cfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d02:	81a3      	strh	r3, [r4, #12]
 8009d04:	4632      	mov	r2, r6
 8009d06:	463b      	mov	r3, r7
 8009d08:	4628      	mov	r0, r5
 8009d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d0e:	f000 b853 	b.w	8009db8 <_write_r>

08009d12 <__sseek>:
 8009d12:	b510      	push	{r4, lr}
 8009d14:	460c      	mov	r4, r1
 8009d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d1a:	f000 f829 	bl	8009d70 <_lseek_r>
 8009d1e:	1c43      	adds	r3, r0, #1
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	bf15      	itete	ne
 8009d24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009d26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009d2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009d2e:	81a3      	strheq	r3, [r4, #12]
 8009d30:	bf18      	it	ne
 8009d32:	81a3      	strhne	r3, [r4, #12]
 8009d34:	bd10      	pop	{r4, pc}

08009d36 <__sclose>:
 8009d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d3a:	f000 b809 	b.w	8009d50 <_close_r>

08009d3e <memset>:
 8009d3e:	4402      	add	r2, r0
 8009d40:	4603      	mov	r3, r0
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d100      	bne.n	8009d48 <memset+0xa>
 8009d46:	4770      	bx	lr
 8009d48:	f803 1b01 	strb.w	r1, [r3], #1
 8009d4c:	e7f9      	b.n	8009d42 <memset+0x4>
	...

08009d50 <_close_r>:
 8009d50:	b538      	push	{r3, r4, r5, lr}
 8009d52:	4d06      	ldr	r5, [pc, #24]	@ (8009d6c <_close_r+0x1c>)
 8009d54:	2300      	movs	r3, #0
 8009d56:	4604      	mov	r4, r0
 8009d58:	4608      	mov	r0, r1
 8009d5a:	602b      	str	r3, [r5, #0]
 8009d5c:	f7f8 fecc 	bl	8002af8 <_close>
 8009d60:	1c43      	adds	r3, r0, #1
 8009d62:	d102      	bne.n	8009d6a <_close_r+0x1a>
 8009d64:	682b      	ldr	r3, [r5, #0]
 8009d66:	b103      	cbz	r3, 8009d6a <_close_r+0x1a>
 8009d68:	6023      	str	r3, [r4, #0]
 8009d6a:	bd38      	pop	{r3, r4, r5, pc}
 8009d6c:	20001610 	.word	0x20001610

08009d70 <_lseek_r>:
 8009d70:	b538      	push	{r3, r4, r5, lr}
 8009d72:	4d07      	ldr	r5, [pc, #28]	@ (8009d90 <_lseek_r+0x20>)
 8009d74:	4604      	mov	r4, r0
 8009d76:	4608      	mov	r0, r1
 8009d78:	4611      	mov	r1, r2
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	602a      	str	r2, [r5, #0]
 8009d7e:	461a      	mov	r2, r3
 8009d80:	f7f8 fee1 	bl	8002b46 <_lseek>
 8009d84:	1c43      	adds	r3, r0, #1
 8009d86:	d102      	bne.n	8009d8e <_lseek_r+0x1e>
 8009d88:	682b      	ldr	r3, [r5, #0]
 8009d8a:	b103      	cbz	r3, 8009d8e <_lseek_r+0x1e>
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	bd38      	pop	{r3, r4, r5, pc}
 8009d90:	20001610 	.word	0x20001610

08009d94 <_read_r>:
 8009d94:	b538      	push	{r3, r4, r5, lr}
 8009d96:	4d07      	ldr	r5, [pc, #28]	@ (8009db4 <_read_r+0x20>)
 8009d98:	4604      	mov	r4, r0
 8009d9a:	4608      	mov	r0, r1
 8009d9c:	4611      	mov	r1, r2
 8009d9e:	2200      	movs	r2, #0
 8009da0:	602a      	str	r2, [r5, #0]
 8009da2:	461a      	mov	r2, r3
 8009da4:	f7f8 fe6f 	bl	8002a86 <_read>
 8009da8:	1c43      	adds	r3, r0, #1
 8009daa:	d102      	bne.n	8009db2 <_read_r+0x1e>
 8009dac:	682b      	ldr	r3, [r5, #0]
 8009dae:	b103      	cbz	r3, 8009db2 <_read_r+0x1e>
 8009db0:	6023      	str	r3, [r4, #0]
 8009db2:	bd38      	pop	{r3, r4, r5, pc}
 8009db4:	20001610 	.word	0x20001610

08009db8 <_write_r>:
 8009db8:	b538      	push	{r3, r4, r5, lr}
 8009dba:	4d07      	ldr	r5, [pc, #28]	@ (8009dd8 <_write_r+0x20>)
 8009dbc:	4604      	mov	r4, r0
 8009dbe:	4608      	mov	r0, r1
 8009dc0:	4611      	mov	r1, r2
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	602a      	str	r2, [r5, #0]
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	f7f8 fe7a 	bl	8002ac0 <_write>
 8009dcc:	1c43      	adds	r3, r0, #1
 8009dce:	d102      	bne.n	8009dd6 <_write_r+0x1e>
 8009dd0:	682b      	ldr	r3, [r5, #0]
 8009dd2:	b103      	cbz	r3, 8009dd6 <_write_r+0x1e>
 8009dd4:	6023      	str	r3, [r4, #0]
 8009dd6:	bd38      	pop	{r3, r4, r5, pc}
 8009dd8:	20001610 	.word	0x20001610

08009ddc <__errno>:
 8009ddc:	4b01      	ldr	r3, [pc, #4]	@ (8009de4 <__errno+0x8>)
 8009dde:	6818      	ldr	r0, [r3, #0]
 8009de0:	4770      	bx	lr
 8009de2:	bf00      	nop
 8009de4:	20000050 	.word	0x20000050

08009de8 <__libc_init_array>:
 8009de8:	b570      	push	{r4, r5, r6, lr}
 8009dea:	4d0d      	ldr	r5, [pc, #52]	@ (8009e20 <__libc_init_array+0x38>)
 8009dec:	4c0d      	ldr	r4, [pc, #52]	@ (8009e24 <__libc_init_array+0x3c>)
 8009dee:	1b64      	subs	r4, r4, r5
 8009df0:	10a4      	asrs	r4, r4, #2
 8009df2:	2600      	movs	r6, #0
 8009df4:	42a6      	cmp	r6, r4
 8009df6:	d109      	bne.n	8009e0c <__libc_init_array+0x24>
 8009df8:	4d0b      	ldr	r5, [pc, #44]	@ (8009e28 <__libc_init_array+0x40>)
 8009dfa:	4c0c      	ldr	r4, [pc, #48]	@ (8009e2c <__libc_init_array+0x44>)
 8009dfc:	f000 ffee 	bl	800addc <_init>
 8009e00:	1b64      	subs	r4, r4, r5
 8009e02:	10a4      	asrs	r4, r4, #2
 8009e04:	2600      	movs	r6, #0
 8009e06:	42a6      	cmp	r6, r4
 8009e08:	d105      	bne.n	8009e16 <__libc_init_array+0x2e>
 8009e0a:	bd70      	pop	{r4, r5, r6, pc}
 8009e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e10:	4798      	blx	r3
 8009e12:	3601      	adds	r6, #1
 8009e14:	e7ee      	b.n	8009df4 <__libc_init_array+0xc>
 8009e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e1a:	4798      	blx	r3
 8009e1c:	3601      	adds	r6, #1
 8009e1e:	e7f2      	b.n	8009e06 <__libc_init_array+0x1e>
 8009e20:	0800b8a4 	.word	0x0800b8a4
 8009e24:	0800b8a4 	.word	0x0800b8a4
 8009e28:	0800b8a4 	.word	0x0800b8a4
 8009e2c:	0800b8a8 	.word	0x0800b8a8

08009e30 <__retarget_lock_init_recursive>:
 8009e30:	4770      	bx	lr

08009e32 <__retarget_lock_acquire_recursive>:
 8009e32:	4770      	bx	lr

08009e34 <__retarget_lock_release_recursive>:
 8009e34:	4770      	bx	lr

08009e36 <memcpy>:
 8009e36:	440a      	add	r2, r1
 8009e38:	4291      	cmp	r1, r2
 8009e3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e3e:	d100      	bne.n	8009e42 <memcpy+0xc>
 8009e40:	4770      	bx	lr
 8009e42:	b510      	push	{r4, lr}
 8009e44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e4c:	4291      	cmp	r1, r2
 8009e4e:	d1f9      	bne.n	8009e44 <memcpy+0xe>
 8009e50:	bd10      	pop	{r4, pc}
	...

08009e54 <__assert_func>:
 8009e54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e56:	4614      	mov	r4, r2
 8009e58:	461a      	mov	r2, r3
 8009e5a:	4b09      	ldr	r3, [pc, #36]	@ (8009e80 <__assert_func+0x2c>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4605      	mov	r5, r0
 8009e60:	68d8      	ldr	r0, [r3, #12]
 8009e62:	b14c      	cbz	r4, 8009e78 <__assert_func+0x24>
 8009e64:	4b07      	ldr	r3, [pc, #28]	@ (8009e84 <__assert_func+0x30>)
 8009e66:	9100      	str	r1, [sp, #0]
 8009e68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e6c:	4906      	ldr	r1, [pc, #24]	@ (8009e88 <__assert_func+0x34>)
 8009e6e:	462b      	mov	r3, r5
 8009e70:	f000 fc9e 	bl	800a7b0 <fiprintf>
 8009e74:	f000 fcd8 	bl	800a828 <abort>
 8009e78:	4b04      	ldr	r3, [pc, #16]	@ (8009e8c <__assert_func+0x38>)
 8009e7a:	461c      	mov	r4, r3
 8009e7c:	e7f3      	b.n	8009e66 <__assert_func+0x12>
 8009e7e:	bf00      	nop
 8009e80:	20000050 	.word	0x20000050
 8009e84:	0800b82b 	.word	0x0800b82b
 8009e88:	0800b838 	.word	0x0800b838
 8009e8c:	0800b866 	.word	0x0800b866

08009e90 <_free_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4605      	mov	r5, r0
 8009e94:	2900      	cmp	r1, #0
 8009e96:	d041      	beq.n	8009f1c <_free_r+0x8c>
 8009e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e9c:	1f0c      	subs	r4, r1, #4
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	bfb8      	it	lt
 8009ea2:	18e4      	addlt	r4, r4, r3
 8009ea4:	f000 f8e8 	bl	800a078 <__malloc_lock>
 8009ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f20 <_free_r+0x90>)
 8009eaa:	6813      	ldr	r3, [r2, #0]
 8009eac:	b933      	cbnz	r3, 8009ebc <_free_r+0x2c>
 8009eae:	6063      	str	r3, [r4, #4]
 8009eb0:	6014      	str	r4, [r2, #0]
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009eb8:	f000 b8e4 	b.w	800a084 <__malloc_unlock>
 8009ebc:	42a3      	cmp	r3, r4
 8009ebe:	d908      	bls.n	8009ed2 <_free_r+0x42>
 8009ec0:	6820      	ldr	r0, [r4, #0]
 8009ec2:	1821      	adds	r1, r4, r0
 8009ec4:	428b      	cmp	r3, r1
 8009ec6:	bf01      	itttt	eq
 8009ec8:	6819      	ldreq	r1, [r3, #0]
 8009eca:	685b      	ldreq	r3, [r3, #4]
 8009ecc:	1809      	addeq	r1, r1, r0
 8009ece:	6021      	streq	r1, [r4, #0]
 8009ed0:	e7ed      	b.n	8009eae <_free_r+0x1e>
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	b10b      	cbz	r3, 8009edc <_free_r+0x4c>
 8009ed8:	42a3      	cmp	r3, r4
 8009eda:	d9fa      	bls.n	8009ed2 <_free_r+0x42>
 8009edc:	6811      	ldr	r1, [r2, #0]
 8009ede:	1850      	adds	r0, r2, r1
 8009ee0:	42a0      	cmp	r0, r4
 8009ee2:	d10b      	bne.n	8009efc <_free_r+0x6c>
 8009ee4:	6820      	ldr	r0, [r4, #0]
 8009ee6:	4401      	add	r1, r0
 8009ee8:	1850      	adds	r0, r2, r1
 8009eea:	4283      	cmp	r3, r0
 8009eec:	6011      	str	r1, [r2, #0]
 8009eee:	d1e0      	bne.n	8009eb2 <_free_r+0x22>
 8009ef0:	6818      	ldr	r0, [r3, #0]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	6053      	str	r3, [r2, #4]
 8009ef6:	4408      	add	r0, r1
 8009ef8:	6010      	str	r0, [r2, #0]
 8009efa:	e7da      	b.n	8009eb2 <_free_r+0x22>
 8009efc:	d902      	bls.n	8009f04 <_free_r+0x74>
 8009efe:	230c      	movs	r3, #12
 8009f00:	602b      	str	r3, [r5, #0]
 8009f02:	e7d6      	b.n	8009eb2 <_free_r+0x22>
 8009f04:	6820      	ldr	r0, [r4, #0]
 8009f06:	1821      	adds	r1, r4, r0
 8009f08:	428b      	cmp	r3, r1
 8009f0a:	bf04      	itt	eq
 8009f0c:	6819      	ldreq	r1, [r3, #0]
 8009f0e:	685b      	ldreq	r3, [r3, #4]
 8009f10:	6063      	str	r3, [r4, #4]
 8009f12:	bf04      	itt	eq
 8009f14:	1809      	addeq	r1, r1, r0
 8009f16:	6021      	streq	r1, [r4, #0]
 8009f18:	6054      	str	r4, [r2, #4]
 8009f1a:	e7ca      	b.n	8009eb2 <_free_r+0x22>
 8009f1c:	bd38      	pop	{r3, r4, r5, pc}
 8009f1e:	bf00      	nop
 8009f20:	2000161c 	.word	0x2000161c

08009f24 <malloc>:
 8009f24:	4b02      	ldr	r3, [pc, #8]	@ (8009f30 <malloc+0xc>)
 8009f26:	4601      	mov	r1, r0
 8009f28:	6818      	ldr	r0, [r3, #0]
 8009f2a:	f000 b825 	b.w	8009f78 <_malloc_r>
 8009f2e:	bf00      	nop
 8009f30:	20000050 	.word	0x20000050

08009f34 <sbrk_aligned>:
 8009f34:	b570      	push	{r4, r5, r6, lr}
 8009f36:	4e0f      	ldr	r6, [pc, #60]	@ (8009f74 <sbrk_aligned+0x40>)
 8009f38:	460c      	mov	r4, r1
 8009f3a:	6831      	ldr	r1, [r6, #0]
 8009f3c:	4605      	mov	r5, r0
 8009f3e:	b911      	cbnz	r1, 8009f46 <sbrk_aligned+0x12>
 8009f40:	f000 fc62 	bl	800a808 <_sbrk_r>
 8009f44:	6030      	str	r0, [r6, #0]
 8009f46:	4621      	mov	r1, r4
 8009f48:	4628      	mov	r0, r5
 8009f4a:	f000 fc5d 	bl	800a808 <_sbrk_r>
 8009f4e:	1c43      	adds	r3, r0, #1
 8009f50:	d103      	bne.n	8009f5a <sbrk_aligned+0x26>
 8009f52:	f04f 34ff 	mov.w	r4, #4294967295
 8009f56:	4620      	mov	r0, r4
 8009f58:	bd70      	pop	{r4, r5, r6, pc}
 8009f5a:	1cc4      	adds	r4, r0, #3
 8009f5c:	f024 0403 	bic.w	r4, r4, #3
 8009f60:	42a0      	cmp	r0, r4
 8009f62:	d0f8      	beq.n	8009f56 <sbrk_aligned+0x22>
 8009f64:	1a21      	subs	r1, r4, r0
 8009f66:	4628      	mov	r0, r5
 8009f68:	f000 fc4e 	bl	800a808 <_sbrk_r>
 8009f6c:	3001      	adds	r0, #1
 8009f6e:	d1f2      	bne.n	8009f56 <sbrk_aligned+0x22>
 8009f70:	e7ef      	b.n	8009f52 <sbrk_aligned+0x1e>
 8009f72:	bf00      	nop
 8009f74:	20001618 	.word	0x20001618

08009f78 <_malloc_r>:
 8009f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f7c:	1ccd      	adds	r5, r1, #3
 8009f7e:	f025 0503 	bic.w	r5, r5, #3
 8009f82:	3508      	adds	r5, #8
 8009f84:	2d0c      	cmp	r5, #12
 8009f86:	bf38      	it	cc
 8009f88:	250c      	movcc	r5, #12
 8009f8a:	2d00      	cmp	r5, #0
 8009f8c:	4606      	mov	r6, r0
 8009f8e:	db01      	blt.n	8009f94 <_malloc_r+0x1c>
 8009f90:	42a9      	cmp	r1, r5
 8009f92:	d904      	bls.n	8009f9e <_malloc_r+0x26>
 8009f94:	230c      	movs	r3, #12
 8009f96:	6033      	str	r3, [r6, #0]
 8009f98:	2000      	movs	r0, #0
 8009f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a074 <_malloc_r+0xfc>
 8009fa2:	f000 f869 	bl	800a078 <__malloc_lock>
 8009fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8009faa:	461c      	mov	r4, r3
 8009fac:	bb44      	cbnz	r4, 800a000 <_malloc_r+0x88>
 8009fae:	4629      	mov	r1, r5
 8009fb0:	4630      	mov	r0, r6
 8009fb2:	f7ff ffbf 	bl	8009f34 <sbrk_aligned>
 8009fb6:	1c43      	adds	r3, r0, #1
 8009fb8:	4604      	mov	r4, r0
 8009fba:	d158      	bne.n	800a06e <_malloc_r+0xf6>
 8009fbc:	f8d8 4000 	ldr.w	r4, [r8]
 8009fc0:	4627      	mov	r7, r4
 8009fc2:	2f00      	cmp	r7, #0
 8009fc4:	d143      	bne.n	800a04e <_malloc_r+0xd6>
 8009fc6:	2c00      	cmp	r4, #0
 8009fc8:	d04b      	beq.n	800a062 <_malloc_r+0xea>
 8009fca:	6823      	ldr	r3, [r4, #0]
 8009fcc:	4639      	mov	r1, r7
 8009fce:	4630      	mov	r0, r6
 8009fd0:	eb04 0903 	add.w	r9, r4, r3
 8009fd4:	f000 fc18 	bl	800a808 <_sbrk_r>
 8009fd8:	4581      	cmp	r9, r0
 8009fda:	d142      	bne.n	800a062 <_malloc_r+0xea>
 8009fdc:	6821      	ldr	r1, [r4, #0]
 8009fde:	1a6d      	subs	r5, r5, r1
 8009fe0:	4629      	mov	r1, r5
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	f7ff ffa6 	bl	8009f34 <sbrk_aligned>
 8009fe8:	3001      	adds	r0, #1
 8009fea:	d03a      	beq.n	800a062 <_malloc_r+0xea>
 8009fec:	6823      	ldr	r3, [r4, #0]
 8009fee:	442b      	add	r3, r5
 8009ff0:	6023      	str	r3, [r4, #0]
 8009ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8009ff6:	685a      	ldr	r2, [r3, #4]
 8009ff8:	bb62      	cbnz	r2, 800a054 <_malloc_r+0xdc>
 8009ffa:	f8c8 7000 	str.w	r7, [r8]
 8009ffe:	e00f      	b.n	800a020 <_malloc_r+0xa8>
 800a000:	6822      	ldr	r2, [r4, #0]
 800a002:	1b52      	subs	r2, r2, r5
 800a004:	d420      	bmi.n	800a048 <_malloc_r+0xd0>
 800a006:	2a0b      	cmp	r2, #11
 800a008:	d917      	bls.n	800a03a <_malloc_r+0xc2>
 800a00a:	1961      	adds	r1, r4, r5
 800a00c:	42a3      	cmp	r3, r4
 800a00e:	6025      	str	r5, [r4, #0]
 800a010:	bf18      	it	ne
 800a012:	6059      	strne	r1, [r3, #4]
 800a014:	6863      	ldr	r3, [r4, #4]
 800a016:	bf08      	it	eq
 800a018:	f8c8 1000 	streq.w	r1, [r8]
 800a01c:	5162      	str	r2, [r4, r5]
 800a01e:	604b      	str	r3, [r1, #4]
 800a020:	4630      	mov	r0, r6
 800a022:	f000 f82f 	bl	800a084 <__malloc_unlock>
 800a026:	f104 000b 	add.w	r0, r4, #11
 800a02a:	1d23      	adds	r3, r4, #4
 800a02c:	f020 0007 	bic.w	r0, r0, #7
 800a030:	1ac2      	subs	r2, r0, r3
 800a032:	bf1c      	itt	ne
 800a034:	1a1b      	subne	r3, r3, r0
 800a036:	50a3      	strne	r3, [r4, r2]
 800a038:	e7af      	b.n	8009f9a <_malloc_r+0x22>
 800a03a:	6862      	ldr	r2, [r4, #4]
 800a03c:	42a3      	cmp	r3, r4
 800a03e:	bf0c      	ite	eq
 800a040:	f8c8 2000 	streq.w	r2, [r8]
 800a044:	605a      	strne	r2, [r3, #4]
 800a046:	e7eb      	b.n	800a020 <_malloc_r+0xa8>
 800a048:	4623      	mov	r3, r4
 800a04a:	6864      	ldr	r4, [r4, #4]
 800a04c:	e7ae      	b.n	8009fac <_malloc_r+0x34>
 800a04e:	463c      	mov	r4, r7
 800a050:	687f      	ldr	r7, [r7, #4]
 800a052:	e7b6      	b.n	8009fc2 <_malloc_r+0x4a>
 800a054:	461a      	mov	r2, r3
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	42a3      	cmp	r3, r4
 800a05a:	d1fb      	bne.n	800a054 <_malloc_r+0xdc>
 800a05c:	2300      	movs	r3, #0
 800a05e:	6053      	str	r3, [r2, #4]
 800a060:	e7de      	b.n	800a020 <_malloc_r+0xa8>
 800a062:	230c      	movs	r3, #12
 800a064:	6033      	str	r3, [r6, #0]
 800a066:	4630      	mov	r0, r6
 800a068:	f000 f80c 	bl	800a084 <__malloc_unlock>
 800a06c:	e794      	b.n	8009f98 <_malloc_r+0x20>
 800a06e:	6005      	str	r5, [r0, #0]
 800a070:	e7d6      	b.n	800a020 <_malloc_r+0xa8>
 800a072:	bf00      	nop
 800a074:	2000161c 	.word	0x2000161c

0800a078 <__malloc_lock>:
 800a078:	4801      	ldr	r0, [pc, #4]	@ (800a080 <__malloc_lock+0x8>)
 800a07a:	f7ff beda 	b.w	8009e32 <__retarget_lock_acquire_recursive>
 800a07e:	bf00      	nop
 800a080:	20001614 	.word	0x20001614

0800a084 <__malloc_unlock>:
 800a084:	4801      	ldr	r0, [pc, #4]	@ (800a08c <__malloc_unlock+0x8>)
 800a086:	f7ff bed5 	b.w	8009e34 <__retarget_lock_release_recursive>
 800a08a:	bf00      	nop
 800a08c:	20001614 	.word	0x20001614

0800a090 <__ssputs_r>:
 800a090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a094:	688e      	ldr	r6, [r1, #8]
 800a096:	461f      	mov	r7, r3
 800a098:	42be      	cmp	r6, r7
 800a09a:	680b      	ldr	r3, [r1, #0]
 800a09c:	4682      	mov	sl, r0
 800a09e:	460c      	mov	r4, r1
 800a0a0:	4690      	mov	r8, r2
 800a0a2:	d82d      	bhi.n	800a100 <__ssputs_r+0x70>
 800a0a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0ac:	d026      	beq.n	800a0fc <__ssputs_r+0x6c>
 800a0ae:	6965      	ldr	r5, [r4, #20]
 800a0b0:	6909      	ldr	r1, [r1, #16]
 800a0b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0b6:	eba3 0901 	sub.w	r9, r3, r1
 800a0ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0be:	1c7b      	adds	r3, r7, #1
 800a0c0:	444b      	add	r3, r9
 800a0c2:	106d      	asrs	r5, r5, #1
 800a0c4:	429d      	cmp	r5, r3
 800a0c6:	bf38      	it	cc
 800a0c8:	461d      	movcc	r5, r3
 800a0ca:	0553      	lsls	r3, r2, #21
 800a0cc:	d527      	bpl.n	800a11e <__ssputs_r+0x8e>
 800a0ce:	4629      	mov	r1, r5
 800a0d0:	f7ff ff52 	bl	8009f78 <_malloc_r>
 800a0d4:	4606      	mov	r6, r0
 800a0d6:	b360      	cbz	r0, 800a132 <__ssputs_r+0xa2>
 800a0d8:	6921      	ldr	r1, [r4, #16]
 800a0da:	464a      	mov	r2, r9
 800a0dc:	f7ff feab 	bl	8009e36 <memcpy>
 800a0e0:	89a3      	ldrh	r3, [r4, #12]
 800a0e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a0e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ea:	81a3      	strh	r3, [r4, #12]
 800a0ec:	6126      	str	r6, [r4, #16]
 800a0ee:	6165      	str	r5, [r4, #20]
 800a0f0:	444e      	add	r6, r9
 800a0f2:	eba5 0509 	sub.w	r5, r5, r9
 800a0f6:	6026      	str	r6, [r4, #0]
 800a0f8:	60a5      	str	r5, [r4, #8]
 800a0fa:	463e      	mov	r6, r7
 800a0fc:	42be      	cmp	r6, r7
 800a0fe:	d900      	bls.n	800a102 <__ssputs_r+0x72>
 800a100:	463e      	mov	r6, r7
 800a102:	6820      	ldr	r0, [r4, #0]
 800a104:	4632      	mov	r2, r6
 800a106:	4641      	mov	r1, r8
 800a108:	f000 fb64 	bl	800a7d4 <memmove>
 800a10c:	68a3      	ldr	r3, [r4, #8]
 800a10e:	1b9b      	subs	r3, r3, r6
 800a110:	60a3      	str	r3, [r4, #8]
 800a112:	6823      	ldr	r3, [r4, #0]
 800a114:	4433      	add	r3, r6
 800a116:	6023      	str	r3, [r4, #0]
 800a118:	2000      	movs	r0, #0
 800a11a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a11e:	462a      	mov	r2, r5
 800a120:	f000 fb89 	bl	800a836 <_realloc_r>
 800a124:	4606      	mov	r6, r0
 800a126:	2800      	cmp	r0, #0
 800a128:	d1e0      	bne.n	800a0ec <__ssputs_r+0x5c>
 800a12a:	6921      	ldr	r1, [r4, #16]
 800a12c:	4650      	mov	r0, sl
 800a12e:	f7ff feaf 	bl	8009e90 <_free_r>
 800a132:	230c      	movs	r3, #12
 800a134:	f8ca 3000 	str.w	r3, [sl]
 800a138:	89a3      	ldrh	r3, [r4, #12]
 800a13a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a13e:	81a3      	strh	r3, [r4, #12]
 800a140:	f04f 30ff 	mov.w	r0, #4294967295
 800a144:	e7e9      	b.n	800a11a <__ssputs_r+0x8a>
	...

0800a148 <_svfiprintf_r>:
 800a148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a14c:	4698      	mov	r8, r3
 800a14e:	898b      	ldrh	r3, [r1, #12]
 800a150:	061b      	lsls	r3, r3, #24
 800a152:	b09d      	sub	sp, #116	@ 0x74
 800a154:	4607      	mov	r7, r0
 800a156:	460d      	mov	r5, r1
 800a158:	4614      	mov	r4, r2
 800a15a:	d510      	bpl.n	800a17e <_svfiprintf_r+0x36>
 800a15c:	690b      	ldr	r3, [r1, #16]
 800a15e:	b973      	cbnz	r3, 800a17e <_svfiprintf_r+0x36>
 800a160:	2140      	movs	r1, #64	@ 0x40
 800a162:	f7ff ff09 	bl	8009f78 <_malloc_r>
 800a166:	6028      	str	r0, [r5, #0]
 800a168:	6128      	str	r0, [r5, #16]
 800a16a:	b930      	cbnz	r0, 800a17a <_svfiprintf_r+0x32>
 800a16c:	230c      	movs	r3, #12
 800a16e:	603b      	str	r3, [r7, #0]
 800a170:	f04f 30ff 	mov.w	r0, #4294967295
 800a174:	b01d      	add	sp, #116	@ 0x74
 800a176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a17a:	2340      	movs	r3, #64	@ 0x40
 800a17c:	616b      	str	r3, [r5, #20]
 800a17e:	2300      	movs	r3, #0
 800a180:	9309      	str	r3, [sp, #36]	@ 0x24
 800a182:	2320      	movs	r3, #32
 800a184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a188:	f8cd 800c 	str.w	r8, [sp, #12]
 800a18c:	2330      	movs	r3, #48	@ 0x30
 800a18e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a32c <_svfiprintf_r+0x1e4>
 800a192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a196:	f04f 0901 	mov.w	r9, #1
 800a19a:	4623      	mov	r3, r4
 800a19c:	469a      	mov	sl, r3
 800a19e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1a2:	b10a      	cbz	r2, 800a1a8 <_svfiprintf_r+0x60>
 800a1a4:	2a25      	cmp	r2, #37	@ 0x25
 800a1a6:	d1f9      	bne.n	800a19c <_svfiprintf_r+0x54>
 800a1a8:	ebba 0b04 	subs.w	fp, sl, r4
 800a1ac:	d00b      	beq.n	800a1c6 <_svfiprintf_r+0x7e>
 800a1ae:	465b      	mov	r3, fp
 800a1b0:	4622      	mov	r2, r4
 800a1b2:	4629      	mov	r1, r5
 800a1b4:	4638      	mov	r0, r7
 800a1b6:	f7ff ff6b 	bl	800a090 <__ssputs_r>
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	f000 80a7 	beq.w	800a30e <_svfiprintf_r+0x1c6>
 800a1c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1c2:	445a      	add	r2, fp
 800a1c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	f000 809f 	beq.w	800a30e <_svfiprintf_r+0x1c6>
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1da:	f10a 0a01 	add.w	sl, sl, #1
 800a1de:	9304      	str	r3, [sp, #16]
 800a1e0:	9307      	str	r3, [sp, #28]
 800a1e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1e6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1e8:	4654      	mov	r4, sl
 800a1ea:	2205      	movs	r2, #5
 800a1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f0:	484e      	ldr	r0, [pc, #312]	@ (800a32c <_svfiprintf_r+0x1e4>)
 800a1f2:	f7f6 f80d 	bl	8000210 <memchr>
 800a1f6:	9a04      	ldr	r2, [sp, #16]
 800a1f8:	b9d8      	cbnz	r0, 800a232 <_svfiprintf_r+0xea>
 800a1fa:	06d0      	lsls	r0, r2, #27
 800a1fc:	bf44      	itt	mi
 800a1fe:	2320      	movmi	r3, #32
 800a200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a204:	0711      	lsls	r1, r2, #28
 800a206:	bf44      	itt	mi
 800a208:	232b      	movmi	r3, #43	@ 0x2b
 800a20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a20e:	f89a 3000 	ldrb.w	r3, [sl]
 800a212:	2b2a      	cmp	r3, #42	@ 0x2a
 800a214:	d015      	beq.n	800a242 <_svfiprintf_r+0xfa>
 800a216:	9a07      	ldr	r2, [sp, #28]
 800a218:	4654      	mov	r4, sl
 800a21a:	2000      	movs	r0, #0
 800a21c:	f04f 0c0a 	mov.w	ip, #10
 800a220:	4621      	mov	r1, r4
 800a222:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a226:	3b30      	subs	r3, #48	@ 0x30
 800a228:	2b09      	cmp	r3, #9
 800a22a:	d94b      	bls.n	800a2c4 <_svfiprintf_r+0x17c>
 800a22c:	b1b0      	cbz	r0, 800a25c <_svfiprintf_r+0x114>
 800a22e:	9207      	str	r2, [sp, #28]
 800a230:	e014      	b.n	800a25c <_svfiprintf_r+0x114>
 800a232:	eba0 0308 	sub.w	r3, r0, r8
 800a236:	fa09 f303 	lsl.w	r3, r9, r3
 800a23a:	4313      	orrs	r3, r2
 800a23c:	9304      	str	r3, [sp, #16]
 800a23e:	46a2      	mov	sl, r4
 800a240:	e7d2      	b.n	800a1e8 <_svfiprintf_r+0xa0>
 800a242:	9b03      	ldr	r3, [sp, #12]
 800a244:	1d19      	adds	r1, r3, #4
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	9103      	str	r1, [sp, #12]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	bfbb      	ittet	lt
 800a24e:	425b      	neglt	r3, r3
 800a250:	f042 0202 	orrlt.w	r2, r2, #2
 800a254:	9307      	strge	r3, [sp, #28]
 800a256:	9307      	strlt	r3, [sp, #28]
 800a258:	bfb8      	it	lt
 800a25a:	9204      	strlt	r2, [sp, #16]
 800a25c:	7823      	ldrb	r3, [r4, #0]
 800a25e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a260:	d10a      	bne.n	800a278 <_svfiprintf_r+0x130>
 800a262:	7863      	ldrb	r3, [r4, #1]
 800a264:	2b2a      	cmp	r3, #42	@ 0x2a
 800a266:	d132      	bne.n	800a2ce <_svfiprintf_r+0x186>
 800a268:	9b03      	ldr	r3, [sp, #12]
 800a26a:	1d1a      	adds	r2, r3, #4
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	9203      	str	r2, [sp, #12]
 800a270:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a274:	3402      	adds	r4, #2
 800a276:	9305      	str	r3, [sp, #20]
 800a278:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a33c <_svfiprintf_r+0x1f4>
 800a27c:	7821      	ldrb	r1, [r4, #0]
 800a27e:	2203      	movs	r2, #3
 800a280:	4650      	mov	r0, sl
 800a282:	f7f5 ffc5 	bl	8000210 <memchr>
 800a286:	b138      	cbz	r0, 800a298 <_svfiprintf_r+0x150>
 800a288:	9b04      	ldr	r3, [sp, #16]
 800a28a:	eba0 000a 	sub.w	r0, r0, sl
 800a28e:	2240      	movs	r2, #64	@ 0x40
 800a290:	4082      	lsls	r2, r0
 800a292:	4313      	orrs	r3, r2
 800a294:	3401      	adds	r4, #1
 800a296:	9304      	str	r3, [sp, #16]
 800a298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a29c:	4824      	ldr	r0, [pc, #144]	@ (800a330 <_svfiprintf_r+0x1e8>)
 800a29e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2a2:	2206      	movs	r2, #6
 800a2a4:	f7f5 ffb4 	bl	8000210 <memchr>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	d036      	beq.n	800a31a <_svfiprintf_r+0x1d2>
 800a2ac:	4b21      	ldr	r3, [pc, #132]	@ (800a334 <_svfiprintf_r+0x1ec>)
 800a2ae:	bb1b      	cbnz	r3, 800a2f8 <_svfiprintf_r+0x1b0>
 800a2b0:	9b03      	ldr	r3, [sp, #12]
 800a2b2:	3307      	adds	r3, #7
 800a2b4:	f023 0307 	bic.w	r3, r3, #7
 800a2b8:	3308      	adds	r3, #8
 800a2ba:	9303      	str	r3, [sp, #12]
 800a2bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2be:	4433      	add	r3, r6
 800a2c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2c2:	e76a      	b.n	800a19a <_svfiprintf_r+0x52>
 800a2c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2c8:	460c      	mov	r4, r1
 800a2ca:	2001      	movs	r0, #1
 800a2cc:	e7a8      	b.n	800a220 <_svfiprintf_r+0xd8>
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	3401      	adds	r4, #1
 800a2d2:	9305      	str	r3, [sp, #20]
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	f04f 0c0a 	mov.w	ip, #10
 800a2da:	4620      	mov	r0, r4
 800a2dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2e0:	3a30      	subs	r2, #48	@ 0x30
 800a2e2:	2a09      	cmp	r2, #9
 800a2e4:	d903      	bls.n	800a2ee <_svfiprintf_r+0x1a6>
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d0c6      	beq.n	800a278 <_svfiprintf_r+0x130>
 800a2ea:	9105      	str	r1, [sp, #20]
 800a2ec:	e7c4      	b.n	800a278 <_svfiprintf_r+0x130>
 800a2ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	e7f0      	b.n	800a2da <_svfiprintf_r+0x192>
 800a2f8:	ab03      	add	r3, sp, #12
 800a2fa:	9300      	str	r3, [sp, #0]
 800a2fc:	462a      	mov	r2, r5
 800a2fe:	4b0e      	ldr	r3, [pc, #56]	@ (800a338 <_svfiprintf_r+0x1f0>)
 800a300:	a904      	add	r1, sp, #16
 800a302:	4638      	mov	r0, r7
 800a304:	f3af 8000 	nop.w
 800a308:	1c42      	adds	r2, r0, #1
 800a30a:	4606      	mov	r6, r0
 800a30c:	d1d6      	bne.n	800a2bc <_svfiprintf_r+0x174>
 800a30e:	89ab      	ldrh	r3, [r5, #12]
 800a310:	065b      	lsls	r3, r3, #25
 800a312:	f53f af2d 	bmi.w	800a170 <_svfiprintf_r+0x28>
 800a316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a318:	e72c      	b.n	800a174 <_svfiprintf_r+0x2c>
 800a31a:	ab03      	add	r3, sp, #12
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	462a      	mov	r2, r5
 800a320:	4b05      	ldr	r3, [pc, #20]	@ (800a338 <_svfiprintf_r+0x1f0>)
 800a322:	a904      	add	r1, sp, #16
 800a324:	4638      	mov	r0, r7
 800a326:	f000 f879 	bl	800a41c <_printf_i>
 800a32a:	e7ed      	b.n	800a308 <_svfiprintf_r+0x1c0>
 800a32c:	0800b867 	.word	0x0800b867
 800a330:	0800b871 	.word	0x0800b871
 800a334:	00000000 	.word	0x00000000
 800a338:	0800a091 	.word	0x0800a091
 800a33c:	0800b86d 	.word	0x0800b86d

0800a340 <_printf_common>:
 800a340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a344:	4616      	mov	r6, r2
 800a346:	4698      	mov	r8, r3
 800a348:	688a      	ldr	r2, [r1, #8]
 800a34a:	690b      	ldr	r3, [r1, #16]
 800a34c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a350:	4293      	cmp	r3, r2
 800a352:	bfb8      	it	lt
 800a354:	4613      	movlt	r3, r2
 800a356:	6033      	str	r3, [r6, #0]
 800a358:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a35c:	4607      	mov	r7, r0
 800a35e:	460c      	mov	r4, r1
 800a360:	b10a      	cbz	r2, 800a366 <_printf_common+0x26>
 800a362:	3301      	adds	r3, #1
 800a364:	6033      	str	r3, [r6, #0]
 800a366:	6823      	ldr	r3, [r4, #0]
 800a368:	0699      	lsls	r1, r3, #26
 800a36a:	bf42      	ittt	mi
 800a36c:	6833      	ldrmi	r3, [r6, #0]
 800a36e:	3302      	addmi	r3, #2
 800a370:	6033      	strmi	r3, [r6, #0]
 800a372:	6825      	ldr	r5, [r4, #0]
 800a374:	f015 0506 	ands.w	r5, r5, #6
 800a378:	d106      	bne.n	800a388 <_printf_common+0x48>
 800a37a:	f104 0a19 	add.w	sl, r4, #25
 800a37e:	68e3      	ldr	r3, [r4, #12]
 800a380:	6832      	ldr	r2, [r6, #0]
 800a382:	1a9b      	subs	r3, r3, r2
 800a384:	42ab      	cmp	r3, r5
 800a386:	dc26      	bgt.n	800a3d6 <_printf_common+0x96>
 800a388:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a38c:	6822      	ldr	r2, [r4, #0]
 800a38e:	3b00      	subs	r3, #0
 800a390:	bf18      	it	ne
 800a392:	2301      	movne	r3, #1
 800a394:	0692      	lsls	r2, r2, #26
 800a396:	d42b      	bmi.n	800a3f0 <_printf_common+0xb0>
 800a398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a39c:	4641      	mov	r1, r8
 800a39e:	4638      	mov	r0, r7
 800a3a0:	47c8      	blx	r9
 800a3a2:	3001      	adds	r0, #1
 800a3a4:	d01e      	beq.n	800a3e4 <_printf_common+0xa4>
 800a3a6:	6823      	ldr	r3, [r4, #0]
 800a3a8:	6922      	ldr	r2, [r4, #16]
 800a3aa:	f003 0306 	and.w	r3, r3, #6
 800a3ae:	2b04      	cmp	r3, #4
 800a3b0:	bf02      	ittt	eq
 800a3b2:	68e5      	ldreq	r5, [r4, #12]
 800a3b4:	6833      	ldreq	r3, [r6, #0]
 800a3b6:	1aed      	subeq	r5, r5, r3
 800a3b8:	68a3      	ldr	r3, [r4, #8]
 800a3ba:	bf0c      	ite	eq
 800a3bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3c0:	2500      	movne	r5, #0
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	bfc4      	itt	gt
 800a3c6:	1a9b      	subgt	r3, r3, r2
 800a3c8:	18ed      	addgt	r5, r5, r3
 800a3ca:	2600      	movs	r6, #0
 800a3cc:	341a      	adds	r4, #26
 800a3ce:	42b5      	cmp	r5, r6
 800a3d0:	d11a      	bne.n	800a408 <_printf_common+0xc8>
 800a3d2:	2000      	movs	r0, #0
 800a3d4:	e008      	b.n	800a3e8 <_printf_common+0xa8>
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	4652      	mov	r2, sl
 800a3da:	4641      	mov	r1, r8
 800a3dc:	4638      	mov	r0, r7
 800a3de:	47c8      	blx	r9
 800a3e0:	3001      	adds	r0, #1
 800a3e2:	d103      	bne.n	800a3ec <_printf_common+0xac>
 800a3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ec:	3501      	adds	r5, #1
 800a3ee:	e7c6      	b.n	800a37e <_printf_common+0x3e>
 800a3f0:	18e1      	adds	r1, r4, r3
 800a3f2:	1c5a      	adds	r2, r3, #1
 800a3f4:	2030      	movs	r0, #48	@ 0x30
 800a3f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a3fa:	4422      	add	r2, r4
 800a3fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a400:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a404:	3302      	adds	r3, #2
 800a406:	e7c7      	b.n	800a398 <_printf_common+0x58>
 800a408:	2301      	movs	r3, #1
 800a40a:	4622      	mov	r2, r4
 800a40c:	4641      	mov	r1, r8
 800a40e:	4638      	mov	r0, r7
 800a410:	47c8      	blx	r9
 800a412:	3001      	adds	r0, #1
 800a414:	d0e6      	beq.n	800a3e4 <_printf_common+0xa4>
 800a416:	3601      	adds	r6, #1
 800a418:	e7d9      	b.n	800a3ce <_printf_common+0x8e>
	...

0800a41c <_printf_i>:
 800a41c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a420:	7e0f      	ldrb	r7, [r1, #24]
 800a422:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a424:	2f78      	cmp	r7, #120	@ 0x78
 800a426:	4691      	mov	r9, r2
 800a428:	4680      	mov	r8, r0
 800a42a:	460c      	mov	r4, r1
 800a42c:	469a      	mov	sl, r3
 800a42e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a432:	d807      	bhi.n	800a444 <_printf_i+0x28>
 800a434:	2f62      	cmp	r7, #98	@ 0x62
 800a436:	d80a      	bhi.n	800a44e <_printf_i+0x32>
 800a438:	2f00      	cmp	r7, #0
 800a43a:	f000 80d1 	beq.w	800a5e0 <_printf_i+0x1c4>
 800a43e:	2f58      	cmp	r7, #88	@ 0x58
 800a440:	f000 80b8 	beq.w	800a5b4 <_printf_i+0x198>
 800a444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a448:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a44c:	e03a      	b.n	800a4c4 <_printf_i+0xa8>
 800a44e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a452:	2b15      	cmp	r3, #21
 800a454:	d8f6      	bhi.n	800a444 <_printf_i+0x28>
 800a456:	a101      	add	r1, pc, #4	@ (adr r1, 800a45c <_printf_i+0x40>)
 800a458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a45c:	0800a4b5 	.word	0x0800a4b5
 800a460:	0800a4c9 	.word	0x0800a4c9
 800a464:	0800a445 	.word	0x0800a445
 800a468:	0800a445 	.word	0x0800a445
 800a46c:	0800a445 	.word	0x0800a445
 800a470:	0800a445 	.word	0x0800a445
 800a474:	0800a4c9 	.word	0x0800a4c9
 800a478:	0800a445 	.word	0x0800a445
 800a47c:	0800a445 	.word	0x0800a445
 800a480:	0800a445 	.word	0x0800a445
 800a484:	0800a445 	.word	0x0800a445
 800a488:	0800a5c7 	.word	0x0800a5c7
 800a48c:	0800a4f3 	.word	0x0800a4f3
 800a490:	0800a581 	.word	0x0800a581
 800a494:	0800a445 	.word	0x0800a445
 800a498:	0800a445 	.word	0x0800a445
 800a49c:	0800a5e9 	.word	0x0800a5e9
 800a4a0:	0800a445 	.word	0x0800a445
 800a4a4:	0800a4f3 	.word	0x0800a4f3
 800a4a8:	0800a445 	.word	0x0800a445
 800a4ac:	0800a445 	.word	0x0800a445
 800a4b0:	0800a589 	.word	0x0800a589
 800a4b4:	6833      	ldr	r3, [r6, #0]
 800a4b6:	1d1a      	adds	r2, r3, #4
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	6032      	str	r2, [r6, #0]
 800a4bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	e09c      	b.n	800a602 <_printf_i+0x1e6>
 800a4c8:	6833      	ldr	r3, [r6, #0]
 800a4ca:	6820      	ldr	r0, [r4, #0]
 800a4cc:	1d19      	adds	r1, r3, #4
 800a4ce:	6031      	str	r1, [r6, #0]
 800a4d0:	0606      	lsls	r6, r0, #24
 800a4d2:	d501      	bpl.n	800a4d8 <_printf_i+0xbc>
 800a4d4:	681d      	ldr	r5, [r3, #0]
 800a4d6:	e003      	b.n	800a4e0 <_printf_i+0xc4>
 800a4d8:	0645      	lsls	r5, r0, #25
 800a4da:	d5fb      	bpl.n	800a4d4 <_printf_i+0xb8>
 800a4dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a4e0:	2d00      	cmp	r5, #0
 800a4e2:	da03      	bge.n	800a4ec <_printf_i+0xd0>
 800a4e4:	232d      	movs	r3, #45	@ 0x2d
 800a4e6:	426d      	negs	r5, r5
 800a4e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4ec:	4858      	ldr	r0, [pc, #352]	@ (800a650 <_printf_i+0x234>)
 800a4ee:	230a      	movs	r3, #10
 800a4f0:	e011      	b.n	800a516 <_printf_i+0xfa>
 800a4f2:	6821      	ldr	r1, [r4, #0]
 800a4f4:	6833      	ldr	r3, [r6, #0]
 800a4f6:	0608      	lsls	r0, r1, #24
 800a4f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a4fc:	d402      	bmi.n	800a504 <_printf_i+0xe8>
 800a4fe:	0649      	lsls	r1, r1, #25
 800a500:	bf48      	it	mi
 800a502:	b2ad      	uxthmi	r5, r5
 800a504:	2f6f      	cmp	r7, #111	@ 0x6f
 800a506:	4852      	ldr	r0, [pc, #328]	@ (800a650 <_printf_i+0x234>)
 800a508:	6033      	str	r3, [r6, #0]
 800a50a:	bf14      	ite	ne
 800a50c:	230a      	movne	r3, #10
 800a50e:	2308      	moveq	r3, #8
 800a510:	2100      	movs	r1, #0
 800a512:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a516:	6866      	ldr	r6, [r4, #4]
 800a518:	60a6      	str	r6, [r4, #8]
 800a51a:	2e00      	cmp	r6, #0
 800a51c:	db05      	blt.n	800a52a <_printf_i+0x10e>
 800a51e:	6821      	ldr	r1, [r4, #0]
 800a520:	432e      	orrs	r6, r5
 800a522:	f021 0104 	bic.w	r1, r1, #4
 800a526:	6021      	str	r1, [r4, #0]
 800a528:	d04b      	beq.n	800a5c2 <_printf_i+0x1a6>
 800a52a:	4616      	mov	r6, r2
 800a52c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a530:	fb03 5711 	mls	r7, r3, r1, r5
 800a534:	5dc7      	ldrb	r7, [r0, r7]
 800a536:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a53a:	462f      	mov	r7, r5
 800a53c:	42bb      	cmp	r3, r7
 800a53e:	460d      	mov	r5, r1
 800a540:	d9f4      	bls.n	800a52c <_printf_i+0x110>
 800a542:	2b08      	cmp	r3, #8
 800a544:	d10b      	bne.n	800a55e <_printf_i+0x142>
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	07df      	lsls	r7, r3, #31
 800a54a:	d508      	bpl.n	800a55e <_printf_i+0x142>
 800a54c:	6923      	ldr	r3, [r4, #16]
 800a54e:	6861      	ldr	r1, [r4, #4]
 800a550:	4299      	cmp	r1, r3
 800a552:	bfde      	ittt	le
 800a554:	2330      	movle	r3, #48	@ 0x30
 800a556:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a55a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a55e:	1b92      	subs	r2, r2, r6
 800a560:	6122      	str	r2, [r4, #16]
 800a562:	f8cd a000 	str.w	sl, [sp]
 800a566:	464b      	mov	r3, r9
 800a568:	aa03      	add	r2, sp, #12
 800a56a:	4621      	mov	r1, r4
 800a56c:	4640      	mov	r0, r8
 800a56e:	f7ff fee7 	bl	800a340 <_printf_common>
 800a572:	3001      	adds	r0, #1
 800a574:	d14a      	bne.n	800a60c <_printf_i+0x1f0>
 800a576:	f04f 30ff 	mov.w	r0, #4294967295
 800a57a:	b004      	add	sp, #16
 800a57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a580:	6823      	ldr	r3, [r4, #0]
 800a582:	f043 0320 	orr.w	r3, r3, #32
 800a586:	6023      	str	r3, [r4, #0]
 800a588:	4832      	ldr	r0, [pc, #200]	@ (800a654 <_printf_i+0x238>)
 800a58a:	2778      	movs	r7, #120	@ 0x78
 800a58c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a590:	6823      	ldr	r3, [r4, #0]
 800a592:	6831      	ldr	r1, [r6, #0]
 800a594:	061f      	lsls	r7, r3, #24
 800a596:	f851 5b04 	ldr.w	r5, [r1], #4
 800a59a:	d402      	bmi.n	800a5a2 <_printf_i+0x186>
 800a59c:	065f      	lsls	r7, r3, #25
 800a59e:	bf48      	it	mi
 800a5a0:	b2ad      	uxthmi	r5, r5
 800a5a2:	6031      	str	r1, [r6, #0]
 800a5a4:	07d9      	lsls	r1, r3, #31
 800a5a6:	bf44      	itt	mi
 800a5a8:	f043 0320 	orrmi.w	r3, r3, #32
 800a5ac:	6023      	strmi	r3, [r4, #0]
 800a5ae:	b11d      	cbz	r5, 800a5b8 <_printf_i+0x19c>
 800a5b0:	2310      	movs	r3, #16
 800a5b2:	e7ad      	b.n	800a510 <_printf_i+0xf4>
 800a5b4:	4826      	ldr	r0, [pc, #152]	@ (800a650 <_printf_i+0x234>)
 800a5b6:	e7e9      	b.n	800a58c <_printf_i+0x170>
 800a5b8:	6823      	ldr	r3, [r4, #0]
 800a5ba:	f023 0320 	bic.w	r3, r3, #32
 800a5be:	6023      	str	r3, [r4, #0]
 800a5c0:	e7f6      	b.n	800a5b0 <_printf_i+0x194>
 800a5c2:	4616      	mov	r6, r2
 800a5c4:	e7bd      	b.n	800a542 <_printf_i+0x126>
 800a5c6:	6833      	ldr	r3, [r6, #0]
 800a5c8:	6825      	ldr	r5, [r4, #0]
 800a5ca:	6961      	ldr	r1, [r4, #20]
 800a5cc:	1d18      	adds	r0, r3, #4
 800a5ce:	6030      	str	r0, [r6, #0]
 800a5d0:	062e      	lsls	r6, r5, #24
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	d501      	bpl.n	800a5da <_printf_i+0x1be>
 800a5d6:	6019      	str	r1, [r3, #0]
 800a5d8:	e002      	b.n	800a5e0 <_printf_i+0x1c4>
 800a5da:	0668      	lsls	r0, r5, #25
 800a5dc:	d5fb      	bpl.n	800a5d6 <_printf_i+0x1ba>
 800a5de:	8019      	strh	r1, [r3, #0]
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	6123      	str	r3, [r4, #16]
 800a5e4:	4616      	mov	r6, r2
 800a5e6:	e7bc      	b.n	800a562 <_printf_i+0x146>
 800a5e8:	6833      	ldr	r3, [r6, #0]
 800a5ea:	1d1a      	adds	r2, r3, #4
 800a5ec:	6032      	str	r2, [r6, #0]
 800a5ee:	681e      	ldr	r6, [r3, #0]
 800a5f0:	6862      	ldr	r2, [r4, #4]
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	4630      	mov	r0, r6
 800a5f6:	f7f5 fe0b 	bl	8000210 <memchr>
 800a5fa:	b108      	cbz	r0, 800a600 <_printf_i+0x1e4>
 800a5fc:	1b80      	subs	r0, r0, r6
 800a5fe:	6060      	str	r0, [r4, #4]
 800a600:	6863      	ldr	r3, [r4, #4]
 800a602:	6123      	str	r3, [r4, #16]
 800a604:	2300      	movs	r3, #0
 800a606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a60a:	e7aa      	b.n	800a562 <_printf_i+0x146>
 800a60c:	6923      	ldr	r3, [r4, #16]
 800a60e:	4632      	mov	r2, r6
 800a610:	4649      	mov	r1, r9
 800a612:	4640      	mov	r0, r8
 800a614:	47d0      	blx	sl
 800a616:	3001      	adds	r0, #1
 800a618:	d0ad      	beq.n	800a576 <_printf_i+0x15a>
 800a61a:	6823      	ldr	r3, [r4, #0]
 800a61c:	079b      	lsls	r3, r3, #30
 800a61e:	d413      	bmi.n	800a648 <_printf_i+0x22c>
 800a620:	68e0      	ldr	r0, [r4, #12]
 800a622:	9b03      	ldr	r3, [sp, #12]
 800a624:	4298      	cmp	r0, r3
 800a626:	bfb8      	it	lt
 800a628:	4618      	movlt	r0, r3
 800a62a:	e7a6      	b.n	800a57a <_printf_i+0x15e>
 800a62c:	2301      	movs	r3, #1
 800a62e:	4632      	mov	r2, r6
 800a630:	4649      	mov	r1, r9
 800a632:	4640      	mov	r0, r8
 800a634:	47d0      	blx	sl
 800a636:	3001      	adds	r0, #1
 800a638:	d09d      	beq.n	800a576 <_printf_i+0x15a>
 800a63a:	3501      	adds	r5, #1
 800a63c:	68e3      	ldr	r3, [r4, #12]
 800a63e:	9903      	ldr	r1, [sp, #12]
 800a640:	1a5b      	subs	r3, r3, r1
 800a642:	42ab      	cmp	r3, r5
 800a644:	dcf2      	bgt.n	800a62c <_printf_i+0x210>
 800a646:	e7eb      	b.n	800a620 <_printf_i+0x204>
 800a648:	2500      	movs	r5, #0
 800a64a:	f104 0619 	add.w	r6, r4, #25
 800a64e:	e7f5      	b.n	800a63c <_printf_i+0x220>
 800a650:	0800b878 	.word	0x0800b878
 800a654:	0800b889 	.word	0x0800b889

0800a658 <__sflush_r>:
 800a658:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a660:	0716      	lsls	r6, r2, #28
 800a662:	4605      	mov	r5, r0
 800a664:	460c      	mov	r4, r1
 800a666:	d454      	bmi.n	800a712 <__sflush_r+0xba>
 800a668:	684b      	ldr	r3, [r1, #4]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	dc02      	bgt.n	800a674 <__sflush_r+0x1c>
 800a66e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a670:	2b00      	cmp	r3, #0
 800a672:	dd48      	ble.n	800a706 <__sflush_r+0xae>
 800a674:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a676:	2e00      	cmp	r6, #0
 800a678:	d045      	beq.n	800a706 <__sflush_r+0xae>
 800a67a:	2300      	movs	r3, #0
 800a67c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a680:	682f      	ldr	r7, [r5, #0]
 800a682:	6a21      	ldr	r1, [r4, #32]
 800a684:	602b      	str	r3, [r5, #0]
 800a686:	d030      	beq.n	800a6ea <__sflush_r+0x92>
 800a688:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a68a:	89a3      	ldrh	r3, [r4, #12]
 800a68c:	0759      	lsls	r1, r3, #29
 800a68e:	d505      	bpl.n	800a69c <__sflush_r+0x44>
 800a690:	6863      	ldr	r3, [r4, #4]
 800a692:	1ad2      	subs	r2, r2, r3
 800a694:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a696:	b10b      	cbz	r3, 800a69c <__sflush_r+0x44>
 800a698:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a69a:	1ad2      	subs	r2, r2, r3
 800a69c:	2300      	movs	r3, #0
 800a69e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6a0:	6a21      	ldr	r1, [r4, #32]
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	47b0      	blx	r6
 800a6a6:	1c43      	adds	r3, r0, #1
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	d106      	bne.n	800a6ba <__sflush_r+0x62>
 800a6ac:	6829      	ldr	r1, [r5, #0]
 800a6ae:	291d      	cmp	r1, #29
 800a6b0:	d82b      	bhi.n	800a70a <__sflush_r+0xb2>
 800a6b2:	4a2a      	ldr	r2, [pc, #168]	@ (800a75c <__sflush_r+0x104>)
 800a6b4:	40ca      	lsrs	r2, r1
 800a6b6:	07d6      	lsls	r6, r2, #31
 800a6b8:	d527      	bpl.n	800a70a <__sflush_r+0xb2>
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	6062      	str	r2, [r4, #4]
 800a6be:	04d9      	lsls	r1, r3, #19
 800a6c0:	6922      	ldr	r2, [r4, #16]
 800a6c2:	6022      	str	r2, [r4, #0]
 800a6c4:	d504      	bpl.n	800a6d0 <__sflush_r+0x78>
 800a6c6:	1c42      	adds	r2, r0, #1
 800a6c8:	d101      	bne.n	800a6ce <__sflush_r+0x76>
 800a6ca:	682b      	ldr	r3, [r5, #0]
 800a6cc:	b903      	cbnz	r3, 800a6d0 <__sflush_r+0x78>
 800a6ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800a6d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6d2:	602f      	str	r7, [r5, #0]
 800a6d4:	b1b9      	cbz	r1, 800a706 <__sflush_r+0xae>
 800a6d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6da:	4299      	cmp	r1, r3
 800a6dc:	d002      	beq.n	800a6e4 <__sflush_r+0x8c>
 800a6de:	4628      	mov	r0, r5
 800a6e0:	f7ff fbd6 	bl	8009e90 <_free_r>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6e8:	e00d      	b.n	800a706 <__sflush_r+0xae>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	47b0      	blx	r6
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	1c50      	adds	r0, r2, #1
 800a6f4:	d1c9      	bne.n	800a68a <__sflush_r+0x32>
 800a6f6:	682b      	ldr	r3, [r5, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d0c6      	beq.n	800a68a <__sflush_r+0x32>
 800a6fc:	2b1d      	cmp	r3, #29
 800a6fe:	d001      	beq.n	800a704 <__sflush_r+0xac>
 800a700:	2b16      	cmp	r3, #22
 800a702:	d11e      	bne.n	800a742 <__sflush_r+0xea>
 800a704:	602f      	str	r7, [r5, #0]
 800a706:	2000      	movs	r0, #0
 800a708:	e022      	b.n	800a750 <__sflush_r+0xf8>
 800a70a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a70e:	b21b      	sxth	r3, r3
 800a710:	e01b      	b.n	800a74a <__sflush_r+0xf2>
 800a712:	690f      	ldr	r7, [r1, #16]
 800a714:	2f00      	cmp	r7, #0
 800a716:	d0f6      	beq.n	800a706 <__sflush_r+0xae>
 800a718:	0793      	lsls	r3, r2, #30
 800a71a:	680e      	ldr	r6, [r1, #0]
 800a71c:	bf08      	it	eq
 800a71e:	694b      	ldreq	r3, [r1, #20]
 800a720:	600f      	str	r7, [r1, #0]
 800a722:	bf18      	it	ne
 800a724:	2300      	movne	r3, #0
 800a726:	eba6 0807 	sub.w	r8, r6, r7
 800a72a:	608b      	str	r3, [r1, #8]
 800a72c:	f1b8 0f00 	cmp.w	r8, #0
 800a730:	dde9      	ble.n	800a706 <__sflush_r+0xae>
 800a732:	6a21      	ldr	r1, [r4, #32]
 800a734:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a736:	4643      	mov	r3, r8
 800a738:	463a      	mov	r2, r7
 800a73a:	4628      	mov	r0, r5
 800a73c:	47b0      	blx	r6
 800a73e:	2800      	cmp	r0, #0
 800a740:	dc08      	bgt.n	800a754 <__sflush_r+0xfc>
 800a742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	f04f 30ff 	mov.w	r0, #4294967295
 800a750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a754:	4407      	add	r7, r0
 800a756:	eba8 0800 	sub.w	r8, r8, r0
 800a75a:	e7e7      	b.n	800a72c <__sflush_r+0xd4>
 800a75c:	20400001 	.word	0x20400001

0800a760 <_fflush_r>:
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	690b      	ldr	r3, [r1, #16]
 800a764:	4605      	mov	r5, r0
 800a766:	460c      	mov	r4, r1
 800a768:	b913      	cbnz	r3, 800a770 <_fflush_r+0x10>
 800a76a:	2500      	movs	r5, #0
 800a76c:	4628      	mov	r0, r5
 800a76e:	bd38      	pop	{r3, r4, r5, pc}
 800a770:	b118      	cbz	r0, 800a77a <_fflush_r+0x1a>
 800a772:	6a03      	ldr	r3, [r0, #32]
 800a774:	b90b      	cbnz	r3, 800a77a <_fflush_r+0x1a>
 800a776:	f7ff fa11 	bl	8009b9c <__sinit>
 800a77a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d0f3      	beq.n	800a76a <_fflush_r+0xa>
 800a782:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a784:	07d0      	lsls	r0, r2, #31
 800a786:	d404      	bmi.n	800a792 <_fflush_r+0x32>
 800a788:	0599      	lsls	r1, r3, #22
 800a78a:	d402      	bmi.n	800a792 <_fflush_r+0x32>
 800a78c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a78e:	f7ff fb50 	bl	8009e32 <__retarget_lock_acquire_recursive>
 800a792:	4628      	mov	r0, r5
 800a794:	4621      	mov	r1, r4
 800a796:	f7ff ff5f 	bl	800a658 <__sflush_r>
 800a79a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a79c:	07da      	lsls	r2, r3, #31
 800a79e:	4605      	mov	r5, r0
 800a7a0:	d4e4      	bmi.n	800a76c <_fflush_r+0xc>
 800a7a2:	89a3      	ldrh	r3, [r4, #12]
 800a7a4:	059b      	lsls	r3, r3, #22
 800a7a6:	d4e1      	bmi.n	800a76c <_fflush_r+0xc>
 800a7a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7aa:	f7ff fb43 	bl	8009e34 <__retarget_lock_release_recursive>
 800a7ae:	e7dd      	b.n	800a76c <_fflush_r+0xc>

0800a7b0 <fiprintf>:
 800a7b0:	b40e      	push	{r1, r2, r3}
 800a7b2:	b503      	push	{r0, r1, lr}
 800a7b4:	4601      	mov	r1, r0
 800a7b6:	ab03      	add	r3, sp, #12
 800a7b8:	4805      	ldr	r0, [pc, #20]	@ (800a7d0 <fiprintf+0x20>)
 800a7ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7be:	6800      	ldr	r0, [r0, #0]
 800a7c0:	9301      	str	r3, [sp, #4]
 800a7c2:	f000 f88f 	bl	800a8e4 <_vfiprintf_r>
 800a7c6:	b002      	add	sp, #8
 800a7c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7cc:	b003      	add	sp, #12
 800a7ce:	4770      	bx	lr
 800a7d0:	20000050 	.word	0x20000050

0800a7d4 <memmove>:
 800a7d4:	4288      	cmp	r0, r1
 800a7d6:	b510      	push	{r4, lr}
 800a7d8:	eb01 0402 	add.w	r4, r1, r2
 800a7dc:	d902      	bls.n	800a7e4 <memmove+0x10>
 800a7de:	4284      	cmp	r4, r0
 800a7e0:	4623      	mov	r3, r4
 800a7e2:	d807      	bhi.n	800a7f4 <memmove+0x20>
 800a7e4:	1e43      	subs	r3, r0, #1
 800a7e6:	42a1      	cmp	r1, r4
 800a7e8:	d008      	beq.n	800a7fc <memmove+0x28>
 800a7ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a7f2:	e7f8      	b.n	800a7e6 <memmove+0x12>
 800a7f4:	4402      	add	r2, r0
 800a7f6:	4601      	mov	r1, r0
 800a7f8:	428a      	cmp	r2, r1
 800a7fa:	d100      	bne.n	800a7fe <memmove+0x2a>
 800a7fc:	bd10      	pop	{r4, pc}
 800a7fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a802:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a806:	e7f7      	b.n	800a7f8 <memmove+0x24>

0800a808 <_sbrk_r>:
 800a808:	b538      	push	{r3, r4, r5, lr}
 800a80a:	4d06      	ldr	r5, [pc, #24]	@ (800a824 <_sbrk_r+0x1c>)
 800a80c:	2300      	movs	r3, #0
 800a80e:	4604      	mov	r4, r0
 800a810:	4608      	mov	r0, r1
 800a812:	602b      	str	r3, [r5, #0]
 800a814:	f7f8 f9a4 	bl	8002b60 <_sbrk>
 800a818:	1c43      	adds	r3, r0, #1
 800a81a:	d102      	bne.n	800a822 <_sbrk_r+0x1a>
 800a81c:	682b      	ldr	r3, [r5, #0]
 800a81e:	b103      	cbz	r3, 800a822 <_sbrk_r+0x1a>
 800a820:	6023      	str	r3, [r4, #0]
 800a822:	bd38      	pop	{r3, r4, r5, pc}
 800a824:	20001610 	.word	0x20001610

0800a828 <abort>:
 800a828:	b508      	push	{r3, lr}
 800a82a:	2006      	movs	r0, #6
 800a82c:	f000 fa2e 	bl	800ac8c <raise>
 800a830:	2001      	movs	r0, #1
 800a832:	f7f8 f91d 	bl	8002a70 <_exit>

0800a836 <_realloc_r>:
 800a836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a83a:	4607      	mov	r7, r0
 800a83c:	4614      	mov	r4, r2
 800a83e:	460d      	mov	r5, r1
 800a840:	b921      	cbnz	r1, 800a84c <_realloc_r+0x16>
 800a842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a846:	4611      	mov	r1, r2
 800a848:	f7ff bb96 	b.w	8009f78 <_malloc_r>
 800a84c:	b92a      	cbnz	r2, 800a85a <_realloc_r+0x24>
 800a84e:	f7ff fb1f 	bl	8009e90 <_free_r>
 800a852:	4625      	mov	r5, r4
 800a854:	4628      	mov	r0, r5
 800a856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a85a:	f000 fa33 	bl	800acc4 <_malloc_usable_size_r>
 800a85e:	4284      	cmp	r4, r0
 800a860:	4606      	mov	r6, r0
 800a862:	d802      	bhi.n	800a86a <_realloc_r+0x34>
 800a864:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a868:	d8f4      	bhi.n	800a854 <_realloc_r+0x1e>
 800a86a:	4621      	mov	r1, r4
 800a86c:	4638      	mov	r0, r7
 800a86e:	f7ff fb83 	bl	8009f78 <_malloc_r>
 800a872:	4680      	mov	r8, r0
 800a874:	b908      	cbnz	r0, 800a87a <_realloc_r+0x44>
 800a876:	4645      	mov	r5, r8
 800a878:	e7ec      	b.n	800a854 <_realloc_r+0x1e>
 800a87a:	42b4      	cmp	r4, r6
 800a87c:	4622      	mov	r2, r4
 800a87e:	4629      	mov	r1, r5
 800a880:	bf28      	it	cs
 800a882:	4632      	movcs	r2, r6
 800a884:	f7ff fad7 	bl	8009e36 <memcpy>
 800a888:	4629      	mov	r1, r5
 800a88a:	4638      	mov	r0, r7
 800a88c:	f7ff fb00 	bl	8009e90 <_free_r>
 800a890:	e7f1      	b.n	800a876 <_realloc_r+0x40>

0800a892 <__sfputc_r>:
 800a892:	6893      	ldr	r3, [r2, #8]
 800a894:	3b01      	subs	r3, #1
 800a896:	2b00      	cmp	r3, #0
 800a898:	b410      	push	{r4}
 800a89a:	6093      	str	r3, [r2, #8]
 800a89c:	da08      	bge.n	800a8b0 <__sfputc_r+0x1e>
 800a89e:	6994      	ldr	r4, [r2, #24]
 800a8a0:	42a3      	cmp	r3, r4
 800a8a2:	db01      	blt.n	800a8a8 <__sfputc_r+0x16>
 800a8a4:	290a      	cmp	r1, #10
 800a8a6:	d103      	bne.n	800a8b0 <__sfputc_r+0x1e>
 800a8a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8ac:	f000 b932 	b.w	800ab14 <__swbuf_r>
 800a8b0:	6813      	ldr	r3, [r2, #0]
 800a8b2:	1c58      	adds	r0, r3, #1
 800a8b4:	6010      	str	r0, [r2, #0]
 800a8b6:	7019      	strb	r1, [r3, #0]
 800a8b8:	4608      	mov	r0, r1
 800a8ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <__sfputs_r>:
 800a8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	460f      	mov	r7, r1
 800a8c6:	4614      	mov	r4, r2
 800a8c8:	18d5      	adds	r5, r2, r3
 800a8ca:	42ac      	cmp	r4, r5
 800a8cc:	d101      	bne.n	800a8d2 <__sfputs_r+0x12>
 800a8ce:	2000      	movs	r0, #0
 800a8d0:	e007      	b.n	800a8e2 <__sfputs_r+0x22>
 800a8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d6:	463a      	mov	r2, r7
 800a8d8:	4630      	mov	r0, r6
 800a8da:	f7ff ffda 	bl	800a892 <__sfputc_r>
 800a8de:	1c43      	adds	r3, r0, #1
 800a8e0:	d1f3      	bne.n	800a8ca <__sfputs_r+0xa>
 800a8e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8e4 <_vfiprintf_r>:
 800a8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e8:	460d      	mov	r5, r1
 800a8ea:	b09d      	sub	sp, #116	@ 0x74
 800a8ec:	4614      	mov	r4, r2
 800a8ee:	4698      	mov	r8, r3
 800a8f0:	4606      	mov	r6, r0
 800a8f2:	b118      	cbz	r0, 800a8fc <_vfiprintf_r+0x18>
 800a8f4:	6a03      	ldr	r3, [r0, #32]
 800a8f6:	b90b      	cbnz	r3, 800a8fc <_vfiprintf_r+0x18>
 800a8f8:	f7ff f950 	bl	8009b9c <__sinit>
 800a8fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8fe:	07d9      	lsls	r1, r3, #31
 800a900:	d405      	bmi.n	800a90e <_vfiprintf_r+0x2a>
 800a902:	89ab      	ldrh	r3, [r5, #12]
 800a904:	059a      	lsls	r2, r3, #22
 800a906:	d402      	bmi.n	800a90e <_vfiprintf_r+0x2a>
 800a908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a90a:	f7ff fa92 	bl	8009e32 <__retarget_lock_acquire_recursive>
 800a90e:	89ab      	ldrh	r3, [r5, #12]
 800a910:	071b      	lsls	r3, r3, #28
 800a912:	d501      	bpl.n	800a918 <_vfiprintf_r+0x34>
 800a914:	692b      	ldr	r3, [r5, #16]
 800a916:	b99b      	cbnz	r3, 800a940 <_vfiprintf_r+0x5c>
 800a918:	4629      	mov	r1, r5
 800a91a:	4630      	mov	r0, r6
 800a91c:	f000 f938 	bl	800ab90 <__swsetup_r>
 800a920:	b170      	cbz	r0, 800a940 <_vfiprintf_r+0x5c>
 800a922:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a924:	07dc      	lsls	r4, r3, #31
 800a926:	d504      	bpl.n	800a932 <_vfiprintf_r+0x4e>
 800a928:	f04f 30ff 	mov.w	r0, #4294967295
 800a92c:	b01d      	add	sp, #116	@ 0x74
 800a92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a932:	89ab      	ldrh	r3, [r5, #12]
 800a934:	0598      	lsls	r0, r3, #22
 800a936:	d4f7      	bmi.n	800a928 <_vfiprintf_r+0x44>
 800a938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a93a:	f7ff fa7b 	bl	8009e34 <__retarget_lock_release_recursive>
 800a93e:	e7f3      	b.n	800a928 <_vfiprintf_r+0x44>
 800a940:	2300      	movs	r3, #0
 800a942:	9309      	str	r3, [sp, #36]	@ 0x24
 800a944:	2320      	movs	r3, #32
 800a946:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a94a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a94e:	2330      	movs	r3, #48	@ 0x30
 800a950:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab00 <_vfiprintf_r+0x21c>
 800a954:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a958:	f04f 0901 	mov.w	r9, #1
 800a95c:	4623      	mov	r3, r4
 800a95e:	469a      	mov	sl, r3
 800a960:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a964:	b10a      	cbz	r2, 800a96a <_vfiprintf_r+0x86>
 800a966:	2a25      	cmp	r2, #37	@ 0x25
 800a968:	d1f9      	bne.n	800a95e <_vfiprintf_r+0x7a>
 800a96a:	ebba 0b04 	subs.w	fp, sl, r4
 800a96e:	d00b      	beq.n	800a988 <_vfiprintf_r+0xa4>
 800a970:	465b      	mov	r3, fp
 800a972:	4622      	mov	r2, r4
 800a974:	4629      	mov	r1, r5
 800a976:	4630      	mov	r0, r6
 800a978:	f7ff ffa2 	bl	800a8c0 <__sfputs_r>
 800a97c:	3001      	adds	r0, #1
 800a97e:	f000 80a7 	beq.w	800aad0 <_vfiprintf_r+0x1ec>
 800a982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a984:	445a      	add	r2, fp
 800a986:	9209      	str	r2, [sp, #36]	@ 0x24
 800a988:	f89a 3000 	ldrb.w	r3, [sl]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	f000 809f 	beq.w	800aad0 <_vfiprintf_r+0x1ec>
 800a992:	2300      	movs	r3, #0
 800a994:	f04f 32ff 	mov.w	r2, #4294967295
 800a998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a99c:	f10a 0a01 	add.w	sl, sl, #1
 800a9a0:	9304      	str	r3, [sp, #16]
 800a9a2:	9307      	str	r3, [sp, #28]
 800a9a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a9a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9aa:	4654      	mov	r4, sl
 800a9ac:	2205      	movs	r2, #5
 800a9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9b2:	4853      	ldr	r0, [pc, #332]	@ (800ab00 <_vfiprintf_r+0x21c>)
 800a9b4:	f7f5 fc2c 	bl	8000210 <memchr>
 800a9b8:	9a04      	ldr	r2, [sp, #16]
 800a9ba:	b9d8      	cbnz	r0, 800a9f4 <_vfiprintf_r+0x110>
 800a9bc:	06d1      	lsls	r1, r2, #27
 800a9be:	bf44      	itt	mi
 800a9c0:	2320      	movmi	r3, #32
 800a9c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9c6:	0713      	lsls	r3, r2, #28
 800a9c8:	bf44      	itt	mi
 800a9ca:	232b      	movmi	r3, #43	@ 0x2b
 800a9cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9d6:	d015      	beq.n	800aa04 <_vfiprintf_r+0x120>
 800a9d8:	9a07      	ldr	r2, [sp, #28]
 800a9da:	4654      	mov	r4, sl
 800a9dc:	2000      	movs	r0, #0
 800a9de:	f04f 0c0a 	mov.w	ip, #10
 800a9e2:	4621      	mov	r1, r4
 800a9e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9e8:	3b30      	subs	r3, #48	@ 0x30
 800a9ea:	2b09      	cmp	r3, #9
 800a9ec:	d94b      	bls.n	800aa86 <_vfiprintf_r+0x1a2>
 800a9ee:	b1b0      	cbz	r0, 800aa1e <_vfiprintf_r+0x13a>
 800a9f0:	9207      	str	r2, [sp, #28]
 800a9f2:	e014      	b.n	800aa1e <_vfiprintf_r+0x13a>
 800a9f4:	eba0 0308 	sub.w	r3, r0, r8
 800a9f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	9304      	str	r3, [sp, #16]
 800aa00:	46a2      	mov	sl, r4
 800aa02:	e7d2      	b.n	800a9aa <_vfiprintf_r+0xc6>
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	1d19      	adds	r1, r3, #4
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	9103      	str	r1, [sp, #12]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	bfbb      	ittet	lt
 800aa10:	425b      	neglt	r3, r3
 800aa12:	f042 0202 	orrlt.w	r2, r2, #2
 800aa16:	9307      	strge	r3, [sp, #28]
 800aa18:	9307      	strlt	r3, [sp, #28]
 800aa1a:	bfb8      	it	lt
 800aa1c:	9204      	strlt	r2, [sp, #16]
 800aa1e:	7823      	ldrb	r3, [r4, #0]
 800aa20:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa22:	d10a      	bne.n	800aa3a <_vfiprintf_r+0x156>
 800aa24:	7863      	ldrb	r3, [r4, #1]
 800aa26:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa28:	d132      	bne.n	800aa90 <_vfiprintf_r+0x1ac>
 800aa2a:	9b03      	ldr	r3, [sp, #12]
 800aa2c:	1d1a      	adds	r2, r3, #4
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	9203      	str	r2, [sp, #12]
 800aa32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa36:	3402      	adds	r4, #2
 800aa38:	9305      	str	r3, [sp, #20]
 800aa3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ab10 <_vfiprintf_r+0x22c>
 800aa3e:	7821      	ldrb	r1, [r4, #0]
 800aa40:	2203      	movs	r2, #3
 800aa42:	4650      	mov	r0, sl
 800aa44:	f7f5 fbe4 	bl	8000210 <memchr>
 800aa48:	b138      	cbz	r0, 800aa5a <_vfiprintf_r+0x176>
 800aa4a:	9b04      	ldr	r3, [sp, #16]
 800aa4c:	eba0 000a 	sub.w	r0, r0, sl
 800aa50:	2240      	movs	r2, #64	@ 0x40
 800aa52:	4082      	lsls	r2, r0
 800aa54:	4313      	orrs	r3, r2
 800aa56:	3401      	adds	r4, #1
 800aa58:	9304      	str	r3, [sp, #16]
 800aa5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa5e:	4829      	ldr	r0, [pc, #164]	@ (800ab04 <_vfiprintf_r+0x220>)
 800aa60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa64:	2206      	movs	r2, #6
 800aa66:	f7f5 fbd3 	bl	8000210 <memchr>
 800aa6a:	2800      	cmp	r0, #0
 800aa6c:	d03f      	beq.n	800aaee <_vfiprintf_r+0x20a>
 800aa6e:	4b26      	ldr	r3, [pc, #152]	@ (800ab08 <_vfiprintf_r+0x224>)
 800aa70:	bb1b      	cbnz	r3, 800aaba <_vfiprintf_r+0x1d6>
 800aa72:	9b03      	ldr	r3, [sp, #12]
 800aa74:	3307      	adds	r3, #7
 800aa76:	f023 0307 	bic.w	r3, r3, #7
 800aa7a:	3308      	adds	r3, #8
 800aa7c:	9303      	str	r3, [sp, #12]
 800aa7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa80:	443b      	add	r3, r7
 800aa82:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa84:	e76a      	b.n	800a95c <_vfiprintf_r+0x78>
 800aa86:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	2001      	movs	r0, #1
 800aa8e:	e7a8      	b.n	800a9e2 <_vfiprintf_r+0xfe>
 800aa90:	2300      	movs	r3, #0
 800aa92:	3401      	adds	r4, #1
 800aa94:	9305      	str	r3, [sp, #20]
 800aa96:	4619      	mov	r1, r3
 800aa98:	f04f 0c0a 	mov.w	ip, #10
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaa2:	3a30      	subs	r2, #48	@ 0x30
 800aaa4:	2a09      	cmp	r2, #9
 800aaa6:	d903      	bls.n	800aab0 <_vfiprintf_r+0x1cc>
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d0c6      	beq.n	800aa3a <_vfiprintf_r+0x156>
 800aaac:	9105      	str	r1, [sp, #20]
 800aaae:	e7c4      	b.n	800aa3a <_vfiprintf_r+0x156>
 800aab0:	fb0c 2101 	mla	r1, ip, r1, r2
 800aab4:	4604      	mov	r4, r0
 800aab6:	2301      	movs	r3, #1
 800aab8:	e7f0      	b.n	800aa9c <_vfiprintf_r+0x1b8>
 800aaba:	ab03      	add	r3, sp, #12
 800aabc:	9300      	str	r3, [sp, #0]
 800aabe:	462a      	mov	r2, r5
 800aac0:	4b12      	ldr	r3, [pc, #72]	@ (800ab0c <_vfiprintf_r+0x228>)
 800aac2:	a904      	add	r1, sp, #16
 800aac4:	4630      	mov	r0, r6
 800aac6:	f3af 8000 	nop.w
 800aaca:	4607      	mov	r7, r0
 800aacc:	1c78      	adds	r0, r7, #1
 800aace:	d1d6      	bne.n	800aa7e <_vfiprintf_r+0x19a>
 800aad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aad2:	07d9      	lsls	r1, r3, #31
 800aad4:	d405      	bmi.n	800aae2 <_vfiprintf_r+0x1fe>
 800aad6:	89ab      	ldrh	r3, [r5, #12]
 800aad8:	059a      	lsls	r2, r3, #22
 800aada:	d402      	bmi.n	800aae2 <_vfiprintf_r+0x1fe>
 800aadc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aade:	f7ff f9a9 	bl	8009e34 <__retarget_lock_release_recursive>
 800aae2:	89ab      	ldrh	r3, [r5, #12]
 800aae4:	065b      	lsls	r3, r3, #25
 800aae6:	f53f af1f 	bmi.w	800a928 <_vfiprintf_r+0x44>
 800aaea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaec:	e71e      	b.n	800a92c <_vfiprintf_r+0x48>
 800aaee:	ab03      	add	r3, sp, #12
 800aaf0:	9300      	str	r3, [sp, #0]
 800aaf2:	462a      	mov	r2, r5
 800aaf4:	4b05      	ldr	r3, [pc, #20]	@ (800ab0c <_vfiprintf_r+0x228>)
 800aaf6:	a904      	add	r1, sp, #16
 800aaf8:	4630      	mov	r0, r6
 800aafa:	f7ff fc8f 	bl	800a41c <_printf_i>
 800aafe:	e7e4      	b.n	800aaca <_vfiprintf_r+0x1e6>
 800ab00:	0800b867 	.word	0x0800b867
 800ab04:	0800b871 	.word	0x0800b871
 800ab08:	00000000 	.word	0x00000000
 800ab0c:	0800a8c1 	.word	0x0800a8c1
 800ab10:	0800b86d 	.word	0x0800b86d

0800ab14 <__swbuf_r>:
 800ab14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab16:	460e      	mov	r6, r1
 800ab18:	4614      	mov	r4, r2
 800ab1a:	4605      	mov	r5, r0
 800ab1c:	b118      	cbz	r0, 800ab26 <__swbuf_r+0x12>
 800ab1e:	6a03      	ldr	r3, [r0, #32]
 800ab20:	b90b      	cbnz	r3, 800ab26 <__swbuf_r+0x12>
 800ab22:	f7ff f83b 	bl	8009b9c <__sinit>
 800ab26:	69a3      	ldr	r3, [r4, #24]
 800ab28:	60a3      	str	r3, [r4, #8]
 800ab2a:	89a3      	ldrh	r3, [r4, #12]
 800ab2c:	071a      	lsls	r2, r3, #28
 800ab2e:	d501      	bpl.n	800ab34 <__swbuf_r+0x20>
 800ab30:	6923      	ldr	r3, [r4, #16]
 800ab32:	b943      	cbnz	r3, 800ab46 <__swbuf_r+0x32>
 800ab34:	4621      	mov	r1, r4
 800ab36:	4628      	mov	r0, r5
 800ab38:	f000 f82a 	bl	800ab90 <__swsetup_r>
 800ab3c:	b118      	cbz	r0, 800ab46 <__swbuf_r+0x32>
 800ab3e:	f04f 37ff 	mov.w	r7, #4294967295
 800ab42:	4638      	mov	r0, r7
 800ab44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab46:	6823      	ldr	r3, [r4, #0]
 800ab48:	6922      	ldr	r2, [r4, #16]
 800ab4a:	1a98      	subs	r0, r3, r2
 800ab4c:	6963      	ldr	r3, [r4, #20]
 800ab4e:	b2f6      	uxtb	r6, r6
 800ab50:	4283      	cmp	r3, r0
 800ab52:	4637      	mov	r7, r6
 800ab54:	dc05      	bgt.n	800ab62 <__swbuf_r+0x4e>
 800ab56:	4621      	mov	r1, r4
 800ab58:	4628      	mov	r0, r5
 800ab5a:	f7ff fe01 	bl	800a760 <_fflush_r>
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	d1ed      	bne.n	800ab3e <__swbuf_r+0x2a>
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	3b01      	subs	r3, #1
 800ab66:	60a3      	str	r3, [r4, #8]
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	1c5a      	adds	r2, r3, #1
 800ab6c:	6022      	str	r2, [r4, #0]
 800ab6e:	701e      	strb	r6, [r3, #0]
 800ab70:	6962      	ldr	r2, [r4, #20]
 800ab72:	1c43      	adds	r3, r0, #1
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d004      	beq.n	800ab82 <__swbuf_r+0x6e>
 800ab78:	89a3      	ldrh	r3, [r4, #12]
 800ab7a:	07db      	lsls	r3, r3, #31
 800ab7c:	d5e1      	bpl.n	800ab42 <__swbuf_r+0x2e>
 800ab7e:	2e0a      	cmp	r6, #10
 800ab80:	d1df      	bne.n	800ab42 <__swbuf_r+0x2e>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4628      	mov	r0, r5
 800ab86:	f7ff fdeb 	bl	800a760 <_fflush_r>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d0d9      	beq.n	800ab42 <__swbuf_r+0x2e>
 800ab8e:	e7d6      	b.n	800ab3e <__swbuf_r+0x2a>

0800ab90 <__swsetup_r>:
 800ab90:	b538      	push	{r3, r4, r5, lr}
 800ab92:	4b29      	ldr	r3, [pc, #164]	@ (800ac38 <__swsetup_r+0xa8>)
 800ab94:	4605      	mov	r5, r0
 800ab96:	6818      	ldr	r0, [r3, #0]
 800ab98:	460c      	mov	r4, r1
 800ab9a:	b118      	cbz	r0, 800aba4 <__swsetup_r+0x14>
 800ab9c:	6a03      	ldr	r3, [r0, #32]
 800ab9e:	b90b      	cbnz	r3, 800aba4 <__swsetup_r+0x14>
 800aba0:	f7fe fffc 	bl	8009b9c <__sinit>
 800aba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aba8:	0719      	lsls	r1, r3, #28
 800abaa:	d422      	bmi.n	800abf2 <__swsetup_r+0x62>
 800abac:	06da      	lsls	r2, r3, #27
 800abae:	d407      	bmi.n	800abc0 <__swsetup_r+0x30>
 800abb0:	2209      	movs	r2, #9
 800abb2:	602a      	str	r2, [r5, #0]
 800abb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abb8:	81a3      	strh	r3, [r4, #12]
 800abba:	f04f 30ff 	mov.w	r0, #4294967295
 800abbe:	e033      	b.n	800ac28 <__swsetup_r+0x98>
 800abc0:	0758      	lsls	r0, r3, #29
 800abc2:	d512      	bpl.n	800abea <__swsetup_r+0x5a>
 800abc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abc6:	b141      	cbz	r1, 800abda <__swsetup_r+0x4a>
 800abc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800abcc:	4299      	cmp	r1, r3
 800abce:	d002      	beq.n	800abd6 <__swsetup_r+0x46>
 800abd0:	4628      	mov	r0, r5
 800abd2:	f7ff f95d 	bl	8009e90 <_free_r>
 800abd6:	2300      	movs	r3, #0
 800abd8:	6363      	str	r3, [r4, #52]	@ 0x34
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800abe0:	81a3      	strh	r3, [r4, #12]
 800abe2:	2300      	movs	r3, #0
 800abe4:	6063      	str	r3, [r4, #4]
 800abe6:	6923      	ldr	r3, [r4, #16]
 800abe8:	6023      	str	r3, [r4, #0]
 800abea:	89a3      	ldrh	r3, [r4, #12]
 800abec:	f043 0308 	orr.w	r3, r3, #8
 800abf0:	81a3      	strh	r3, [r4, #12]
 800abf2:	6923      	ldr	r3, [r4, #16]
 800abf4:	b94b      	cbnz	r3, 800ac0a <__swsetup_r+0x7a>
 800abf6:	89a3      	ldrh	r3, [r4, #12]
 800abf8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800abfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac00:	d003      	beq.n	800ac0a <__swsetup_r+0x7a>
 800ac02:	4621      	mov	r1, r4
 800ac04:	4628      	mov	r0, r5
 800ac06:	f000 f88b 	bl	800ad20 <__smakebuf_r>
 800ac0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac0e:	f013 0201 	ands.w	r2, r3, #1
 800ac12:	d00a      	beq.n	800ac2a <__swsetup_r+0x9a>
 800ac14:	2200      	movs	r2, #0
 800ac16:	60a2      	str	r2, [r4, #8]
 800ac18:	6962      	ldr	r2, [r4, #20]
 800ac1a:	4252      	negs	r2, r2
 800ac1c:	61a2      	str	r2, [r4, #24]
 800ac1e:	6922      	ldr	r2, [r4, #16]
 800ac20:	b942      	cbnz	r2, 800ac34 <__swsetup_r+0xa4>
 800ac22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac26:	d1c5      	bne.n	800abb4 <__swsetup_r+0x24>
 800ac28:	bd38      	pop	{r3, r4, r5, pc}
 800ac2a:	0799      	lsls	r1, r3, #30
 800ac2c:	bf58      	it	pl
 800ac2e:	6962      	ldrpl	r2, [r4, #20]
 800ac30:	60a2      	str	r2, [r4, #8]
 800ac32:	e7f4      	b.n	800ac1e <__swsetup_r+0x8e>
 800ac34:	2000      	movs	r0, #0
 800ac36:	e7f7      	b.n	800ac28 <__swsetup_r+0x98>
 800ac38:	20000050 	.word	0x20000050

0800ac3c <_raise_r>:
 800ac3c:	291f      	cmp	r1, #31
 800ac3e:	b538      	push	{r3, r4, r5, lr}
 800ac40:	4605      	mov	r5, r0
 800ac42:	460c      	mov	r4, r1
 800ac44:	d904      	bls.n	800ac50 <_raise_r+0x14>
 800ac46:	2316      	movs	r3, #22
 800ac48:	6003      	str	r3, [r0, #0]
 800ac4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4e:	bd38      	pop	{r3, r4, r5, pc}
 800ac50:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac52:	b112      	cbz	r2, 800ac5a <_raise_r+0x1e>
 800ac54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac58:	b94b      	cbnz	r3, 800ac6e <_raise_r+0x32>
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	f000 f830 	bl	800acc0 <_getpid_r>
 800ac60:	4622      	mov	r2, r4
 800ac62:	4601      	mov	r1, r0
 800ac64:	4628      	mov	r0, r5
 800ac66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac6a:	f000 b817 	b.w	800ac9c <_kill_r>
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d00a      	beq.n	800ac88 <_raise_r+0x4c>
 800ac72:	1c59      	adds	r1, r3, #1
 800ac74:	d103      	bne.n	800ac7e <_raise_r+0x42>
 800ac76:	2316      	movs	r3, #22
 800ac78:	6003      	str	r3, [r0, #0]
 800ac7a:	2001      	movs	r0, #1
 800ac7c:	e7e7      	b.n	800ac4e <_raise_r+0x12>
 800ac7e:	2100      	movs	r1, #0
 800ac80:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac84:	4620      	mov	r0, r4
 800ac86:	4798      	blx	r3
 800ac88:	2000      	movs	r0, #0
 800ac8a:	e7e0      	b.n	800ac4e <_raise_r+0x12>

0800ac8c <raise>:
 800ac8c:	4b02      	ldr	r3, [pc, #8]	@ (800ac98 <raise+0xc>)
 800ac8e:	4601      	mov	r1, r0
 800ac90:	6818      	ldr	r0, [r3, #0]
 800ac92:	f7ff bfd3 	b.w	800ac3c <_raise_r>
 800ac96:	bf00      	nop
 800ac98:	20000050 	.word	0x20000050

0800ac9c <_kill_r>:
 800ac9c:	b538      	push	{r3, r4, r5, lr}
 800ac9e:	4d07      	ldr	r5, [pc, #28]	@ (800acbc <_kill_r+0x20>)
 800aca0:	2300      	movs	r3, #0
 800aca2:	4604      	mov	r4, r0
 800aca4:	4608      	mov	r0, r1
 800aca6:	4611      	mov	r1, r2
 800aca8:	602b      	str	r3, [r5, #0]
 800acaa:	f7f7 fed1 	bl	8002a50 <_kill>
 800acae:	1c43      	adds	r3, r0, #1
 800acb0:	d102      	bne.n	800acb8 <_kill_r+0x1c>
 800acb2:	682b      	ldr	r3, [r5, #0]
 800acb4:	b103      	cbz	r3, 800acb8 <_kill_r+0x1c>
 800acb6:	6023      	str	r3, [r4, #0]
 800acb8:	bd38      	pop	{r3, r4, r5, pc}
 800acba:	bf00      	nop
 800acbc:	20001610 	.word	0x20001610

0800acc0 <_getpid_r>:
 800acc0:	f7f7 bebe 	b.w	8002a40 <_getpid>

0800acc4 <_malloc_usable_size_r>:
 800acc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acc8:	1f18      	subs	r0, r3, #4
 800acca:	2b00      	cmp	r3, #0
 800accc:	bfbc      	itt	lt
 800acce:	580b      	ldrlt	r3, [r1, r0]
 800acd0:	18c0      	addlt	r0, r0, r3
 800acd2:	4770      	bx	lr

0800acd4 <__swhatbuf_r>:
 800acd4:	b570      	push	{r4, r5, r6, lr}
 800acd6:	460c      	mov	r4, r1
 800acd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acdc:	2900      	cmp	r1, #0
 800acde:	b096      	sub	sp, #88	@ 0x58
 800ace0:	4615      	mov	r5, r2
 800ace2:	461e      	mov	r6, r3
 800ace4:	da0d      	bge.n	800ad02 <__swhatbuf_r+0x2e>
 800ace6:	89a3      	ldrh	r3, [r4, #12]
 800ace8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800acec:	f04f 0100 	mov.w	r1, #0
 800acf0:	bf14      	ite	ne
 800acf2:	2340      	movne	r3, #64	@ 0x40
 800acf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800acf8:	2000      	movs	r0, #0
 800acfa:	6031      	str	r1, [r6, #0]
 800acfc:	602b      	str	r3, [r5, #0]
 800acfe:	b016      	add	sp, #88	@ 0x58
 800ad00:	bd70      	pop	{r4, r5, r6, pc}
 800ad02:	466a      	mov	r2, sp
 800ad04:	f000 f848 	bl	800ad98 <_fstat_r>
 800ad08:	2800      	cmp	r0, #0
 800ad0a:	dbec      	blt.n	800ace6 <__swhatbuf_r+0x12>
 800ad0c:	9901      	ldr	r1, [sp, #4]
 800ad0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ad12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ad16:	4259      	negs	r1, r3
 800ad18:	4159      	adcs	r1, r3
 800ad1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad1e:	e7eb      	b.n	800acf8 <__swhatbuf_r+0x24>

0800ad20 <__smakebuf_r>:
 800ad20:	898b      	ldrh	r3, [r1, #12]
 800ad22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad24:	079d      	lsls	r5, r3, #30
 800ad26:	4606      	mov	r6, r0
 800ad28:	460c      	mov	r4, r1
 800ad2a:	d507      	bpl.n	800ad3c <__smakebuf_r+0x1c>
 800ad2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	6123      	str	r3, [r4, #16]
 800ad34:	2301      	movs	r3, #1
 800ad36:	6163      	str	r3, [r4, #20]
 800ad38:	b003      	add	sp, #12
 800ad3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad3c:	ab01      	add	r3, sp, #4
 800ad3e:	466a      	mov	r2, sp
 800ad40:	f7ff ffc8 	bl	800acd4 <__swhatbuf_r>
 800ad44:	9f00      	ldr	r7, [sp, #0]
 800ad46:	4605      	mov	r5, r0
 800ad48:	4639      	mov	r1, r7
 800ad4a:	4630      	mov	r0, r6
 800ad4c:	f7ff f914 	bl	8009f78 <_malloc_r>
 800ad50:	b948      	cbnz	r0, 800ad66 <__smakebuf_r+0x46>
 800ad52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad56:	059a      	lsls	r2, r3, #22
 800ad58:	d4ee      	bmi.n	800ad38 <__smakebuf_r+0x18>
 800ad5a:	f023 0303 	bic.w	r3, r3, #3
 800ad5e:	f043 0302 	orr.w	r3, r3, #2
 800ad62:	81a3      	strh	r3, [r4, #12]
 800ad64:	e7e2      	b.n	800ad2c <__smakebuf_r+0xc>
 800ad66:	89a3      	ldrh	r3, [r4, #12]
 800ad68:	6020      	str	r0, [r4, #0]
 800ad6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad6e:	81a3      	strh	r3, [r4, #12]
 800ad70:	9b01      	ldr	r3, [sp, #4]
 800ad72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad76:	b15b      	cbz	r3, 800ad90 <__smakebuf_r+0x70>
 800ad78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad7c:	4630      	mov	r0, r6
 800ad7e:	f000 f81d 	bl	800adbc <_isatty_r>
 800ad82:	b128      	cbz	r0, 800ad90 <__smakebuf_r+0x70>
 800ad84:	89a3      	ldrh	r3, [r4, #12]
 800ad86:	f023 0303 	bic.w	r3, r3, #3
 800ad8a:	f043 0301 	orr.w	r3, r3, #1
 800ad8e:	81a3      	strh	r3, [r4, #12]
 800ad90:	89a3      	ldrh	r3, [r4, #12]
 800ad92:	431d      	orrs	r5, r3
 800ad94:	81a5      	strh	r5, [r4, #12]
 800ad96:	e7cf      	b.n	800ad38 <__smakebuf_r+0x18>

0800ad98 <_fstat_r>:
 800ad98:	b538      	push	{r3, r4, r5, lr}
 800ad9a:	4d07      	ldr	r5, [pc, #28]	@ (800adb8 <_fstat_r+0x20>)
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	4604      	mov	r4, r0
 800ada0:	4608      	mov	r0, r1
 800ada2:	4611      	mov	r1, r2
 800ada4:	602b      	str	r3, [r5, #0]
 800ada6:	f7f7 feb3 	bl	8002b10 <_fstat>
 800adaa:	1c43      	adds	r3, r0, #1
 800adac:	d102      	bne.n	800adb4 <_fstat_r+0x1c>
 800adae:	682b      	ldr	r3, [r5, #0]
 800adb0:	b103      	cbz	r3, 800adb4 <_fstat_r+0x1c>
 800adb2:	6023      	str	r3, [r4, #0]
 800adb4:	bd38      	pop	{r3, r4, r5, pc}
 800adb6:	bf00      	nop
 800adb8:	20001610 	.word	0x20001610

0800adbc <_isatty_r>:
 800adbc:	b538      	push	{r3, r4, r5, lr}
 800adbe:	4d06      	ldr	r5, [pc, #24]	@ (800add8 <_isatty_r+0x1c>)
 800adc0:	2300      	movs	r3, #0
 800adc2:	4604      	mov	r4, r0
 800adc4:	4608      	mov	r0, r1
 800adc6:	602b      	str	r3, [r5, #0]
 800adc8:	f7f7 feb2 	bl	8002b30 <_isatty>
 800adcc:	1c43      	adds	r3, r0, #1
 800adce:	d102      	bne.n	800add6 <_isatty_r+0x1a>
 800add0:	682b      	ldr	r3, [r5, #0]
 800add2:	b103      	cbz	r3, 800add6 <_isatty_r+0x1a>
 800add4:	6023      	str	r3, [r4, #0]
 800add6:	bd38      	pop	{r3, r4, r5, pc}
 800add8:	20001610 	.word	0x20001610

0800addc <_init>:
 800addc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adde:	bf00      	nop
 800ade0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ade2:	bc08      	pop	{r3}
 800ade4:	469e      	mov	lr, r3
 800ade6:	4770      	bx	lr

0800ade8 <_fini>:
 800ade8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adea:	bf00      	nop
 800adec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adee:	bc08      	pop	{r3}
 800adf0:	469e      	mov	lr, r3
 800adf2:	4770      	bx	lr
