# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Team_Final.srcs/sources_1/clock_div2.vhd" \

# Do not sort compile order
nosort
