# Proof of concept

Here are proofs of concept about how to use the tools.

* [flow](flow): performs from *project creation* to *bitstream generation*.
* [os-mix](os-mix): mix of VHDL and Verilog with open-source tools.
* [params](params): performs *synthesis* modifying generics/parameters values.
