<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project_structural.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_3_bit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_3_bit_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_3_bit_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_2X4_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_2X4_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_using_ha_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_using_ha_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_using_ha_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_subtractor_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_subtractor_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="full_subtractor_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_adder_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux_2X1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux_2X1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux_2X1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux_2X1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2X1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_2X1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux_2X1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux_2X1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2X1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux_2X1_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_2X1_testbench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2X1_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_2X1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1643377606" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1643377606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643717491" xil_pn:in_ck="-8496531035853957141" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1643717491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_3_bit.v"/>
      <outfile xil_pn:name="adder_3_bit_testbench.v"/>
      <outfile xil_pn:name="decoder_2X4.v"/>
      <outfile xil_pn:name="decoder_2X4_testbench.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_testbench.v"/>
      <outfile xil_pn:name="full_adder_using_ha.v"/>
      <outfile xil_pn:name="full_adder_using_ha_testbench.v"/>
      <outfile xil_pn:name="full_subtractor.v"/>
      <outfile xil_pn:name="full_subtractor_testbench.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="half_adder_testbench.v"/>
      <outfile xil_pn:name="mux_2X1.v"/>
      <outfile xil_pn:name="mux_2X1_testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1643717491" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="940891013209993809" xil_pn:start_ts="1643717491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643717491" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6811478972793850871" xil_pn:start_ts="1643717491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643380598" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="890919035353562006" xil_pn:start_ts="1643380598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643717491" xil_pn:in_ck="-8496531035853957141" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1643717491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_3_bit.v"/>
      <outfile xil_pn:name="adder_3_bit_testbench.v"/>
      <outfile xil_pn:name="decoder_2X4.v"/>
      <outfile xil_pn:name="decoder_2X4_testbench.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_testbench.v"/>
      <outfile xil_pn:name="full_adder_using_ha.v"/>
      <outfile xil_pn:name="full_adder_using_ha_testbench.v"/>
      <outfile xil_pn:name="full_subtractor.v"/>
      <outfile xil_pn:name="full_subtractor_testbench.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="half_adder_testbench.v"/>
      <outfile xil_pn:name="mux_2X1.v"/>
      <outfile xil_pn:name="mux_2X1_testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1643717493" xil_pn:in_ck="-8496531035853957141" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7243418879944741534" xil_pn:start_ts="1643717491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_subtractor_testbench_beh.prj"/>
      <outfile xil_pn:name="full_subtractor_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1643717493" xil_pn:in_ck="-1492536801059563617" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4868075895590460223" xil_pn:start_ts="1643717493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_subtractor_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1643379667" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643379667" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5381837094526828355" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643379667" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="890919035353562006" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643379667" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643379667" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1874276801868704885" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643379667" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239320996272" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643379667" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9043524765936722848" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643379676" xil_pn:in_ck="-2580953159642540273" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-4111335110330306858" xil_pn:start_ts="1643379667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mux_2X1.lso"/>
      <outfile xil_pn:name="mux_2X1.ngc"/>
      <outfile xil_pn:name="mux_2X1.ngr"/>
      <outfile xil_pn:name="mux_2X1.prj"/>
      <outfile xil_pn:name="mux_2X1.stx"/>
      <outfile xil_pn:name="mux_2X1.syr"/>
      <outfile xil_pn:name="mux_2X1.xst"/>
      <outfile xil_pn:name="mux_2X1_stx_beh.prj"/>
      <outfile xil_pn:name="mux_2X1_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="mux_2X1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
