[2025-09-17 17:53:54] START suite=cs trace=streaming_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2740757 heartbeat IPC: 3.649 cumulative IPC: 3.649 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5260366 cumulative IPC: 3.802 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5260366 cumulative IPC: 3.802 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5260367 heartbeat IPC: 3.969 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 16228166 heartbeat IPC: 0.9118 cumulative IPC: 0.9118 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 30709801 heartbeat IPC: 0.6905 cumulative IPC: 0.7859 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 43563380 heartbeat IPC: 0.778 cumulative IPC: 0.7832 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 57471283 heartbeat IPC: 0.719 cumulative IPC: 0.7661 (Simulation time: 00 hr 06 min 21 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 72602846 heartbeat IPC: 0.6609 cumulative IPC: 0.7425 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 88140760 heartbeat IPC: 0.6436 cumulative IPC: 0.7239 (Simulation time: 00 hr 09 min 26 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 104484418 heartbeat IPC: 0.6119 cumulative IPC: 0.7055 (Simulation time: 00 hr 11 min 05 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 121038481 heartbeat IPC: 0.6041 cumulative IPC: 0.691 (Simulation time: 00 hr 12 min 31 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 137641509 heartbeat IPC: 0.6023 cumulative IPC: 0.6799 (Simulation time: 00 hr 13 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 148005859 cumulative IPC: 0.6756 (Simulation time: 00 hr 15 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 148005859 cumulative IPC: 0.6756 (Simulation time: 00 hr 15 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6756 instructions: 100000000 cycles: 148005859
CPU 0 Branch Prediction Accuracy: 99.52% MPKI: 0.08623 Average ROB Occupancy at Mispredict: 7868
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00861
BRANCH_INDIRECT: 0.06136
BRANCH_CONDITIONAL: 0.01626
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 856131
LQ_STALL: 46820
SQ_STALL: 52502


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 283.17465
REPLAY_LOAD: 123.70492
NON_REPLAY_LOAD: 54.55516

== Total ==
ADDR_TRANS: 337261
REPLAY_LOAD: 211288
NON_REPLAY_LOAD: 307582

== Counts ==
ADDR_TRANS: 1191
REPLAY_LOAD: 1708
NON_REPLAY_LOAD: 5638

cpu0->cpu0_STLB TOTAL        ACCESS:    1573135 HIT:    1550477 MISS:      22658 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1573135 HIT:    1550477 MISS:      22658 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 404.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6050680 HIT:    4893004 MISS:    1157676 MSHR_MERGE:     405586
cpu0->cpu0_L2C LOAD         ACCESS:    4438041 HIT:    4151062 MISS:     286979 MSHR_MERGE:      52816
cpu0->cpu0_L2C RFO          ACCESS:     276610 HIT:      85795 MISS:     190815 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     856666 HIT:     223344 MISS:     633322 MSHR_MERGE:     352768
cpu0->cpu0_L2C WRITE        ACCESS:     430992 HIT:     429635 MISS:       1357 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      48371 HIT:       3168 MISS:      45203 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     607380 ISSUED:     607380 USEFUL:     129746 USELESS:      47963
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.85 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12455718 HIT:    7697676 MISS:    4758042 MSHR_MERGE:     900785
cpu0->cpu0_L1I LOAD         ACCESS:   12455718 HIT:    7697676 MISS:    4758042 MSHR_MERGE:     900785
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.81 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26249721 HIT:   23288213 MISS:    2961508 MSHR_MERGE:    1806402
cpu0->cpu0_L1D LOAD         ACCESS:   14272002 HIT:   13345062 MISS:     926940 MSHR_MERGE:     346152
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3343004 HIT:    2689231 MISS:     653773 MSHR_MERGE:     404450
cpu0->cpu0_L1D WRITE        ACCESS:    8580197 HIT:    7248186 MISS:    1332011 MSHR_MERGE:    1055387
cpu0->cpu0_L1D TRANSLATION  ACCESS:      54518 HIT:       5734 MISS:      48784 MSHR_MERGE:        413
cpu0->cpu0_L1D PREFETCH REQUESTED:    3463589 ISSUED:    3343004 USEFUL:     145090 USELESS:      39295
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 61.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10094116 HIT:    9217737 MISS:     876379 MSHR_MERGE:     360110
cpu0->cpu0_ITLB LOAD         ACCESS:   10094116 HIT:    9217737 MISS:     876379 MSHR_MERGE:     360110
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.628 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22125272 HIT:   20764521 MISS:    1360751 MSHR_MERGE:     303885
cpu0->cpu0_DTLB LOAD         ACCESS:   22125272 HIT:   20764521 MISS:    1360751 MSHR_MERGE:     303885
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.32 cycles
cpu0->LLC TOTAL        ACCESS:    1018018 HIT:     554809 MISS:     463209 MSHR_MERGE:      13902
cpu0->LLC LOAD         ACCESS:     234161 HIT:     120360 MISS:     113801 MSHR_MERGE:        118
cpu0->LLC RFO          ACCESS:     190813 HIT:      86402 MISS:     104411 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     280554 HIT:      72493 MISS:     208061 MSHR_MERGE:      13784
cpu0->LLC WRITE        ACCESS:     267287 HIT:     266361 MISS:        926 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      45203 HIT:       9193 MISS:      36010 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14831
  ROW_BUFFER_MISS:     433532
  AVG DBUS CONGESTED CYCLE: 4.702
Channel 0 WQ ROW_BUFFER_HIT:      20775
  ROW_BUFFER_MISS:     117114
  FULL:          0
Channel 0 REFRESHES ISSUED:      12334

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       933356       134967        31180        22640
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           41          134         1031         7817
  STLB miss resolved @ L2C                0           36          294         1084         3840
  STLB miss resolved @ LLC                0           68          521         4271         6123
  STLB miss resolved @ MEM                0           33         1681         7427        26590

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             147165        34125       567365         4743         1806
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            6           33           87          390
  STLB miss resolved @ L2C                0            5           35           66          137
  STLB miss resolved @ LLC                7            2           56          217          214
  STLB miss resolved @ MEM               12            7          125          389         1507
[2025-09-17 18:09:15] END   suite=cs trace=streaming_phase5_core3 (rc=0)
