# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_1b.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/new/regn.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/register_file.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_4b.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/instruction_memory.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_4b.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_16b.vhd" \
"../../../../group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_16b.vhd" \
"../../../../group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" \
"../../../../group_project.srcs/sources_1/new/addr_unit.vhd" \
"../../../../group_project.srcs/sources_1/new/rol_8b.vhd" \
"../../../../group_project.srcs/sources_1/new/swap.vhd" \
"../../../../group_project.srcs/sources_1/new/comparator.vhd" \
"../../../../group_project.srcs/sources_1/new/xor_tag.vhd" \
"../../../../group_project.srcs/sources_1/new/splitter.vhd" \
"../../../../group_project.srcs/sources_1/imports/new/rol_8b_TB.vhd" \
"../../../../group_project.srcs/sources_1/new/regnld.vhd" \
"../../../../group_project.srcs/sources_1/imports/new/swap_TB.vhd" \

# Do not sort compile order
nosort
