---
layout: default
title:  Features
---
<div class="figureframe">
  <div class="figurebox">
    <!-- Fig. F-1 -->
    <a href="/downloads/w11/pictures/DaveMcGuire-DEC-PDP1170-KB11C-3.jpg">
      <img id="Fig_F-1" width="228" height="172" 
           alt="click for higher resolution"
           src="/downloads/w11/pictures/DaveMcGuire-DEC-PDP1170-KB11C-3.jpg">
    </a>
  </div>
  <div class="figurecaption">
    Fig F-1: A KB11-C processor without FPP and one Massbus interface, 
    build around 1976 in 
    <a href="http://en.wikipedia.org/wiki/7400_series">SN74Sxx</a> 
    <a href="http://en.wikipedia.org/wiki/Schottky_transistor">Schottky</a> 
    <a href="http://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic">
      TTL technology</a>. The w11a core has a similar feature set.
    See also 
    <a href="http://www.neurotica.com/w/images/7/79/DEC-PDP1170-KB11C-3.jpg">
      hi-res jpg</a>, and 
    <a href="http://www.neurotica.com/w/images/d/dc/DEC-PDP1170-KB11C-6.jpg">
      view on backplane</a> in 
    <a href="http://en.wikipedia.org/wiki/Wire_wrap">wire wrap technology</a>.
    Picture courtesy of Dave McGuire, see also 
    <a href="http://www.neurotica.com/wiki/DEC_PDP-11/70">
      Dave's PDP-11/70 site</a>.
  </div>

  <hr>
  <div class="figurebox">
    <!-- Fig. F-2 -->
    <a href="/downloads/w11/pictures/JohnHolden-11_70_rk05s.jpg">
      <img id="Fig_F-2" width="230" height="362" 
           alt="click for higher resolution" 
           src="/downloads/w11/pictures/JohnHolden-11_70_rk05.jpg">
    </a>
    </div>
  <div  class="figurecaption">
    Fig F-2: PDP-11/70 Console with 2 RK05 drives with a UNIX 7th edition system
    (see disk labels in 
    <a href="/downloads/w11/pictures/JohnHolden-11_70_rk05s.jpg">
      high resolution jpg</a>).
    The current w11a systems 
    emulate a similar configuration. Picture courtesy of John Holden. 
    See also
    <a href="http://www.psych.usyd.edu.au/pdp-11">John's PDP-11 Site</a>.
  </div>
  <hr>
  <div class="figurebox">
    <!-- Fig. F-3 -->
    <a href="/downloads/w11/pictures/wfjm-2010-08-08-w11a_n2.jpg">
      <img id="Fig_F-3" width="240" height="224" 
           alt="click for higher resolution" 
           src="/downloads/w11/pictures/wfjm-2010-08-08-w11a_n2.jpg">
    </a>
  </div>
  <div  class="figurecaption">
  Fig F-3: w11a running on a Digilent 
  <a href="http://www.digilentinc.com/Products/Detail.cfm?Prod=NEXYS2">
  Nexys2</a> board. The board is powered over USB. FPGA configuration as
  well as the rlink connection can be done via the 
  <a href="http://www.cypress.com/?id=193">Cypress FX2</a> USB controller 
  available on the Nexys2. Alternatively, the rlink connection can be done
  via the RS232 port and a FTDI 
  <a href="http://www.ftdichip.com/Products/EvaluationKits/USB-Serial.htm">
  US232R-100</a> cable. 
  </div>

</div>

<h2>The w11a CPU core</h2>
The w11a CPU core has a functionality very close to a PDP-11/70 CPU (Model
KB11-B or KB11-C) and supports with very few exceptions everything the
<a href="http://en.wikipedia.org/wiki/PDP-11_architecture">
PDP-11 architecture</a> has to offer:
<ul>
  <li>standard and extended (MUL, DIV, XOR, ASH) instruction set</li>
  <li>special instructions (SPL, MTPD, ect)</li>
  <li>dual register set</li>
  <li>three processor modes: kernel, supervisor, user</li>
  <li>memory management with 18 and 22 bit addressing and 
        separate instruction and data address space</li>
  <li>UNIBUS mapping support (18->22 bit address translation)</li>
</ul>

All fits today easily in a fraction of a modest size low cost FPGA.
The original 11/70 CPU was implemented in TTL, see
<a href="#Fig_F-1">Figure F-1</a> for comparison.

<h2 id="p_IO_System">The I/O System</h2>
Project goal was to create a retro-computing platform able to run the 
historical UNIX systems and other original software. The I/O system is 
therefore setup to have the same register model and semantics as the 
original DEC UNIBUS peripherals. To interface this to contemporary 
I/O hardware all I/O transactions are <b>emulated</b> by a 
<b>backend server</b> in the following way:
<ul>
  <li>all device registers are effectively dual-ported, visible from the w11a
        core via a bus structure named <b>ibus</b> with an addressing model 
        similar to the DEC UNIBUS, and from the backend server via a 
        'remote register interface', called <b>rri</b>. </li>
  <li>the rri communication between fpga and backend server can be done
        directly via bus structure named <b>rbus</b> or over any 
        bi-directional byte stream connection via the <b>rlink</b> 
        protocol.</li>
  <li>an attention mechanism allows the efficient detection of significant
        device register state changes by the server, which will usually read
        the device state, emulate the desired I/O transaction and update the
        device state. DMA transfers are emulated by direct memory access
        over rbus.</li>
  <li>in current 'proof-of-principle' implementation the backend server is
        a process running on a normal Linux system. The communication is done 
        over an rlink via RS232 or USB FIFO channels.
        See <a href="#Fig_F-3">Figure F-3</a> for such
        a setup.</li>
</ul>
Currently available is a basic set of UNIBUS peripherals which is, apart from
    the IIST, quite similar to a baseline configuration of the late '70ties
    and early '80ties:
<ul>
  <li><b>KW11L:</b> line frequency clock</li>
  <li><b>DL11:</b> console interface</li>
  <li><b>LP11:</b> line printer</li>
  <li><b>PC11:</b> paper tape reader/puncher</li>
  <li><b>RK11:</b> disk controller with <b>8 RK05 drives</b> 
            (2.4 MByte capacity each)</li>
  <li><b>RL11:</b> disk controller with <b>4 RL02 or RL01 drives</b> 
            (10 or MByte capacity each)</li>
  <li><b>RH70:</b> massbus adaptor with <b>4 RP or RM drives</b> (with 66 to
  500 MByte capacity each)</li>
  <li><b>TM11:</b> tape controller with <b>4 TU10 drives</b></li>
  <li><b>IIST:</b> interprocessor interrupt and sanity timer (operationally
        not used so far, but was fun to do...)</li>
</ul>

<h2 id="p_Complete_Systems">Complete Systems</h2>

The project holds all the sources to synthesize a complete system. The systems
are comprised of
<ul>
  <li><b>w11a</b> processor core</li>
  <li><b>I/O subsystem</b></li>
  <li><b>cache subsystem</b>: 8-128 kByte, 32 bit cache line, fully associative,
        write-thru</li>
  <li>memory subsystem interface with PDP-11/70 style control registers</li>
  <li><b>memory controller</b>: depends on board, currently for 
        SRAM and PSRAM</li>
  <li><b>rlink interface</b>: used as control and debug interface as well as 
        for I/O emulation</li>
</ul>
Complete configurations for five boards are currently part of the project:
<pre>
  Name              Board    FPGA       Clock   #flop #luts  #slices
                                        [MHz]    
  sys_w11a_br_arty  Arty     XC7A35T      80     2226  5217  1603(20%)
  sys_w11a_b3       Basys3   XC7A35T      80     2361  5326  1615(20%)
  sys_w11a_n4       Nexys4   XC7A100T     80     2566  5593  1759(11%)
  sys_w11a_n3       Nexys3   XC6SLX16     64     2671  5166  1875(82%)
  sys_w11a_n2       Nexys2   XC3S1200E    52     2689  8248  4819(55%)
  sys_w11a_s3       S3board  XC3S1000     50     2551  7943  4668(60%)
</pre>

The Digilent 
<a href="http://www.digilentinc.com/Products/Detail.cfm?Prod=NEXYS2">Nexys2</a>, 
<a href="http://www.digilentinc.com/Products/Detail.cfm?Prod=NEXYS3">Nexys3</a>
and
<a href="http://www.digilentinc.com/Products/Detail.cfm?Prod=NEXYS4">Nexys4</a>
boards have 16 MByte PSRAM (mt45w8mw16b) of which only 4 MByte, the maximum
a PDP-11 can address, are used.
The Digilent <a href="http://www.digilentinc.com/Products/Detail.cfm?Prod=S3BOARD">S3board</a> 
has 1 MByte SRAM (is61lv2561).
The Digilent 
<a href="http://www.digilentinc.com/Products/Detail.cfm?Prod=BASYS3">Basys3</a>
has no memory external to the FPGA. The memory seen by the w11a core is build
from BRAMs, with a total size of 176 kB.

<h2>System Configuration</h2>
All systems have the following configuration for the UNIBUS peripherals:
<pre>
  Controller Name                    CSR  VEC PRI    Device Names
                                                     BSD     DEC
  IIST    MP interrupt/timer      177500  260  6     -       - 
  KW11-L  line frequency clock    177546  100  6     -       - 
  RL11    disk controller         174400  160  5     rlxh    DLx:      (x=0..3)
  RK11    disk controller         177400  220  5     rkxh    DKx:      (x=0..7)
  RH/RP   disk controller         176700  254  5     xpxa    DBx:,DRx: (x=0..3)
  TM11    tape controller         172520  224  5     mt      MTx:      (x=0..3)
  DL11    console                 177560  060  4     cn 0    TT0:
  DL11    2nd console             176500  300  4     cn 1    TT1:
  PC11    papertape read/punch    177550  070  4     -       PP:,PR:
  LP11    line printer            177514  200  4     lp 0    LP:
</pre>
