Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 10 23:04:09 2025
| Host         : LAPTOP-QPLCJ70D running 64-bit major release  (build 9200)
| Command      : report_methodology -file array_mul_methodology_drc_routed.rpt -pb array_mul_methodology_drc_routed.pb -rpx array_mul_methodology_drc_routed.rpx
| Design       : array_mul
| Device       : xc7s100fgga676-1Q
| Speed File   : -1Q
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

