INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:21:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.840ns period=5.680ns})
  Destination:            fork0/generateBlocks[7].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.840ns period=5.680ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.680ns  (clk rise@5.680ns - clk rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.236ns (21.708%)  route 4.458ns (78.292%))
  Logic Levels:           17  (CARRY4=2 LUT3=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.163 - 5.680 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1377, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X7Y122         FDRE                                         r  load0/data_tehb/dataReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load0/data_tehb/dataReg_reg[20]/Q
                         net (fo=1, routed)           0.392     1.116    mem_controller4/read_arbiter/data/Memory_reg[0][31][20]
    SLICE_X7Y123         LUT5 (Prop_lut5_I3_O)        0.043     1.159 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][20]_i_1/O
                         net (fo=8, routed)           0.185     1.344    buffer0/fifo/load0_dataOut[20]
    SLICE_X5Y124         LUT5 (Prop_lut5_I1_O)        0.043     1.387 r  buffer0/fifo/Memory[0][20]_i_1/O
                         net (fo=5, routed)           0.188     1.575    buffer65/fifo/D[20]
    SLICE_X2Y123         LUT5 (Prop_lut5_I0_O)        0.043     1.618 r  buffer65/fifo/dataReg[20]_i_1__0/O
                         net (fo=2, routed)           0.263     1.881    init12/control/D[20]
    SLICE_X3Y123         LUT3 (Prop_lut3_I0_O)        0.043     1.924 r  init12/control/Memory[0][20]_i_1__0/O
                         net (fo=4, routed)           0.227     2.150    buffer66/fifo/init12_outs[20]
    SLICE_X2Y124         LUT5 (Prop_lut5_I1_O)        0.043     2.193 r  buffer66/fifo/Memory[0][20]_i_1__1/O
                         net (fo=3, routed)           0.185     2.379    buffer67/fifo/init13_outs[20]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.043     2.422 r  buffer67/fifo/dataReg[20]_i_1__2/O
                         net (fo=2, routed)           0.343     2.765    init14/control/D[6]
    SLICE_X11Y124        LUT6 (Prop_lut6_I4_O)        0.043     2.808 r  init14/control/Memory[0][0]_i_28/O
                         net (fo=1, routed)           0.470     3.278    cmpi5/Memory_reg[0][0]_i_3_7
    SLICE_X7Y127         LUT6 (Prop_lut6_I2_O)        0.043     3.321 r  cmpi5/Memory[0][0]_i_9/O
                         net (fo=1, routed)           0.000     3.321    cmpi5/Memory[0][0]_i_9_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     3.509 r  cmpi5/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.509    cmpi5/Memory_reg[0][0]_i_3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.616 r  cmpi5/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.391     4.008    buffer56/fifo/result[0]
    SLICE_X8Y130         LUT3 (Prop_lut3_I0_O)        0.123     4.131 r  buffer56/fifo/transmitValue_i_5__11/O
                         net (fo=2, routed)           0.189     4.320    buffer56/fifo/Empty_reg_2
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.043     4.363 f  buffer56/fifo/transmitValue_i_4__5/O
                         net (fo=3, routed)           0.300     4.663    fork15/control/generateBlocks[0].regblock/start_ready_INST_0_i_21_1
    SLICE_X8Y132         LUT6 (Prop_lut6_I3_O)        0.043     4.706 r  fork15/control/generateBlocks[0].regblock/start_ready_INST_0_i_37/O
                         net (fo=1, routed)           0.396     5.102    fork15/control/generateBlocks[0].regblock/start_ready_INST_0_i_37_n_0
    SLICE_X13Y134        LUT6 (Prop_lut6_I5_O)        0.043     5.145 f  fork15/control/generateBlocks[0].regblock/start_ready_INST_0_i_21/O
                         net (fo=1, routed)           0.399     5.544    buffer13/control/transmitValue_reg_8
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.043     5.587 f  buffer13/control/start_ready_INST_0_i_7/O
                         net (fo=2, routed)           0.166     5.753    fork0/generateBlocks[0].regblock/start_ready_2
    SLICE_X13Y136        LUT6 (Prop_lut6_I1_O)        0.043     5.796 f  fork0/generateBlocks[0].regblock/start_ready_INST_0_i_1/O
                         net (fo=11, routed)          0.362     6.159    fork0/generateBlocks[8].regblock/transmitValue_reg_4
    SLICE_X12Y136        LUT6 (Prop_lut6_I4_O)        0.043     6.202 r  fork0/generateBlocks[8].regblock/transmitValue_i_1__6/O
                         net (fo=1, routed)           0.000     6.202    fork0/generateBlocks[7].regblock/transmitValue_reg_0
    SLICE_X12Y136        FDSE                                         r  fork0/generateBlocks[7].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.680     5.680 r  
                                                      0.000     5.680 r  clk (IN)
                         net (fo=1377, unset)         0.483     6.163    fork0/generateBlocks[7].regblock/clk
    SLICE_X12Y136        FDSE                                         r  fork0/generateBlocks[7].regblock/transmitValue_reg/C
                         clock pessimism              0.000     6.163    
                         clock uncertainty           -0.035     6.127    
    SLICE_X12Y136        FDSE (Setup_fdse_C_D)        0.065     6.192    fork0/generateBlocks[7].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 -0.009    




