{
    "std": [
        "std",
        "reYIK",
        "module"
    ],
    "edge_detect_sync": [
        "edge_detect_sync",
        "KeCMv",
        "module"
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module"
    ]
}