module dsf_or #(parameter WIDTH = 32)(In0, In1, Out);
input [WIDTH-1:0] In0, In1;
output reg [WIDTH-1:0] Out;

always @(In0, In1, Out)
	assign Out = (In0 | In1);
	
endmodule