============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = A:/TD/bin/td.exe
   Run by =     Mkkoro
   Run Date =   Mon Feb 27 10:56:17 2023

   Run on =     MKKOROµÄ±ùÈÐ
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db xiaosai_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db xiaosai_pr.db" in  2.713788s wall, 2.484375s user + 0.062500s system = 2.546875s CPU (93.8%)

RUN-1004 : used memory is 492 MB, reserved memory is 464 MB, peak memory is 492 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-5007 WARNING: net 'clk_100f' does not have a driver in ../RTL/CortexM0_SoC.v(506)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.491507s wall, 2.171875s user + 0.046875s system = 2.218750s CPU (89.1%)

RUN-1004 : used memory is 324 MB, reserved memory is 291 MB, peak memory is 535 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = F12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "clk_100f" in ../RTL/CortexM0_SoC.v(506)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(65)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "wclk" in NOFILE(0)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22630/253 useful/useless nets, 22112/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 23 instances.
SYN-1015 : Optimize round 1, 615 better
SYN-1014 : Optimize round 2
SYN-1032 : 22423/80 useful/useless nets, 21922/104 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 33 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 209 better
SYN-1014 : Optimize round 3
SYN-1032 : 22417/2 useful/useless nets, 21916/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1032 : 22403/4 useful/useless nets, 21902/2 useful/useless insts
SYN-1015 : Optimize round 4, 10 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.650862s wall, 3.281250s user + 0.187500s system = 3.468750s CPU (95.0%)

RUN-1004 : used memory is 413 MB, reserved memory is 382 MB, peak memory is 535 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19776
  #and                   9452
  #nand                     0
  #or                    1945
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6406
  #bufif1                  10
  #MX21                   490
  #FADD                     0
  #DFF                   1401
  #LATCH                    0
#MACRO_ADD                 12
#MACRO_EQ                  24
#MACRO_MULT                 1
#MACRO_MUX                 99

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18375  |1401   |45     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.573037s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (96.4%)

RUN-1004 : used memory is 516 MB, reserved memory is 487 MB, peak memory is 535 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20345/15 useful/useless nets, 19963/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 52 instances.
SYN-2501 : Optimize round 1, 209 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 232 mux instances.
SYN-1016 : Merged 14 instances.
SYN-1032 : 20721/241 useful/useless nets, 20346/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21196/47 useful/useless nets, 20804/44 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 157 (3.76), #lev = 4 (2.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (3.73), #lev = 4 (2.09)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 498 instances into 140 LUTs, name keeping = 64%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.95 sec, map = 5343.54 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              5060
  #lut4                  3988
  #lut5                   870
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             202

Utilization Statistics
#lut                     5060   out of  19600   25.82%
#reg                     1392   out of  19600    7.10%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4858   |202    |1400   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 95 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  11.629173s wall, 10.671875s user + 0.078125s system = 10.750000s CPU (92.4%)

RUN-1004 : used memory is 543 MB, reserved memory is 511 MB, peak memory is 546 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  1.996290s wall, 1.750000s user + 0.140625s system = 1.890625s CPU (94.7%)

RUN-1004 : used memory is 577 MB, reserved memory is 549 MB, peak memory is 583 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6395 instances
RUN-1001 : 4857 luts, 1392 seqs, 48 mslices, 29 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6670 nets
RUN-1001 : 3568 nets have 2 pins
RUN-1001 : 2209 nets have [3 - 5] pins
RUN-1001 : 478 nets have [6 - 10] pins
RUN-1001 : 229 nets have [11 - 20] pins
RUN-1001 : 182 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6393 instances, 4857 luts, 1392 seqs, 77 slices, 10 macros(77 instances: 48 mslices 29 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.58825e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6393.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.2408e+06, overlap = 76.5
PHY-3002 : Step(2): len = 963486, overlap = 84.375
PHY-3002 : Step(3): len = 624936, overlap = 126.656
PHY-3002 : Step(4): len = 520743, overlap = 183.781
PHY-3002 : Step(5): len = 387947, overlap = 224.469
PHY-3002 : Step(6): len = 348980, overlap = 250.125
PHY-3002 : Step(7): len = 288779, overlap = 267.156
PHY-3002 : Step(8): len = 269729, overlap = 276.781
PHY-3002 : Step(9): len = 243829, overlap = 300.188
PHY-3002 : Step(10): len = 232785, overlap = 317.719
PHY-3002 : Step(11): len = 215234, overlap = 330.344
PHY-3002 : Step(12): len = 193226, overlap = 366.719
PHY-3002 : Step(13): len = 181625, overlap = 383.063
PHY-3002 : Step(14): len = 173753, overlap = 389.813
PHY-3002 : Step(15): len = 168705, overlap = 394.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.82924e-06
PHY-3002 : Step(16): len = 163376, overlap = 390.75
PHY-3002 : Step(17): len = 164224, overlap = 392.469
PHY-3002 : Step(18): len = 165614, overlap = 383.813
PHY-3002 : Step(19): len = 167911, overlap = 378.25
PHY-3002 : Step(20): len = 162626, overlap = 377.344
PHY-3002 : Step(21): len = 163679, overlap = 373.875
PHY-3002 : Step(22): len = 164799, overlap = 365.281
PHY-3002 : Step(23): len = 161099, overlap = 362
PHY-3002 : Step(24): len = 161287, overlap = 359.563
PHY-3002 : Step(25): len = 160484, overlap = 351.781
PHY-3002 : Step(26): len = 158464, overlap = 346.531
PHY-3002 : Step(27): len = 158845, overlap = 344.781
PHY-3002 : Step(28): len = 158345, overlap = 345.969
PHY-3002 : Step(29): len = 160246, overlap = 343.906
PHY-3002 : Step(30): len = 160023, overlap = 339.25
PHY-3002 : Step(31): len = 160106, overlap = 332.188
PHY-3002 : Step(32): len = 161840, overlap = 323
PHY-3002 : Step(33): len = 158719, overlap = 323.094
PHY-3002 : Step(34): len = 160963, overlap = 316.625
PHY-3002 : Step(35): len = 163181, overlap = 313.281
PHY-3002 : Step(36): len = 160811, overlap = 307.906
PHY-3002 : Step(37): len = 161215, overlap = 307.719
PHY-3002 : Step(38): len = 160213, overlap = 299.969
PHY-3002 : Step(39): len = 160294, overlap = 299.344
PHY-3002 : Step(40): len = 158873, overlap = 295.219
PHY-3002 : Step(41): len = 157774, overlap = 297.188
PHY-3002 : Step(42): len = 157843, overlap = 297.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.65848e-06
PHY-3002 : Step(43): len = 160127, overlap = 288.469
PHY-3002 : Step(44): len = 161030, overlap = 285.938
PHY-3002 : Step(45): len = 163662, overlap = 281.875
PHY-3002 : Step(46): len = 166546, overlap = 281.938
PHY-3002 : Step(47): len = 176030, overlap = 263.531
PHY-3002 : Step(48): len = 182149, overlap = 239.469
PHY-3002 : Step(49): len = 185383, overlap = 237.25
PHY-3002 : Step(50): len = 185558, overlap = 230.031
PHY-3002 : Step(51): len = 186412, overlap = 229.156
PHY-3002 : Step(52): len = 185205, overlap = 223.813
PHY-3002 : Step(53): len = 185580, overlap = 221.656
PHY-3002 : Step(54): len = 184566, overlap = 222.813
PHY-3002 : Step(55): len = 184530, overlap = 225.469
PHY-3002 : Step(56): len = 182587, overlap = 224.938
PHY-3002 : Step(57): len = 182193, overlap = 230.063
PHY-3002 : Step(58): len = 182617, overlap = 229.875
PHY-3002 : Step(59): len = 183054, overlap = 230.844
PHY-3002 : Step(60): len = 184046, overlap = 234.688
PHY-3002 : Step(61): len = 184084, overlap = 239.938
PHY-3002 : Step(62): len = 184715, overlap = 229.813
PHY-3002 : Step(63): len = 185867, overlap = 214.594
PHY-3002 : Step(64): len = 186462, overlap = 202.563
PHY-3002 : Step(65): len = 187243, overlap = 195.625
PHY-3002 : Step(66): len = 187933, overlap = 188.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.1317e-05
PHY-3002 : Step(67): len = 189345, overlap = 185.594
PHY-3002 : Step(68): len = 190379, overlap = 183.688
PHY-3002 : Step(69): len = 193871, overlap = 182.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 489760, over cnt = 1989(5%), over = 4957, worst = 20
PHY-1002 : len = 507072, over cnt = 1884(5%), over = 4115, worst = 14
PHY-1002 : len = 614112, over cnt = 1422(4%), over = 2510, worst = 10
PHY-1002 : len = 715160, over cnt = 622(1%), over = 1155, worst = 8
PHY-1002 : len = 774720, over cnt = 380(1%), over = 737, worst = 8
PHY-1001 : End global iterations;  1.495270s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (87.8%)

PHY-1001 : Congestion index: top1 = 90.00, top5 = 76.88, top10 = 64.38, top15 = 53.75.
PHY-3001 : End congestion estimation;  1.613927s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (86.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.25636e-07
PHY-3002 : Step(70): len = 195054, overlap = 253
PHY-3002 : Step(71): len = 194417, overlap = 273
PHY-3002 : Step(72): len = 183605, overlap = 307.531
PHY-3002 : Step(73): len = 179691, overlap = 315.281
PHY-3002 : Step(74): len = 164998, overlap = 355.875
PHY-3002 : Step(75): len = 153006, overlap = 372.344
PHY-3002 : Step(76): len = 146169, overlap = 377
PHY-3002 : Step(77): len = 141398, overlap = 378.406
PHY-3002 : Step(78): len = 136614, overlap = 379.969
PHY-3002 : Step(79): len = 132760, overlap = 380.344
PHY-3002 : Step(80): len = 132760, overlap = 380.344
PHY-3002 : Step(81): len = 131307, overlap = 379.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65127e-06
PHY-3002 : Step(82): len = 137941, overlap = 374.906
PHY-3002 : Step(83): len = 140577, overlap = 374.25
PHY-3002 : Step(84): len = 144814, overlap = 369.281
PHY-3002 : Step(85): len = 148045, overlap = 366.406
PHY-3002 : Step(86): len = 151645, overlap = 356.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30254e-06
PHY-3002 : Step(87): len = 152920, overlap = 354.188
PHY-3002 : Step(88): len = 153615, overlap = 353.844
PHY-3002 : Step(89): len = 161145, overlap = 332.938
PHY-3002 : Step(90): len = 162797, overlap = 326.313
PHY-3002 : Step(91): len = 162383, overlap = 314.469
PHY-3002 : Step(92): len = 164669, overlap = 311.875
PHY-3002 : Step(93): len = 166346, overlap = 309.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.50639e-06
PHY-3002 : Step(94): len = 172215, overlap = 298.031
PHY-3002 : Step(95): len = 179673, overlap = 291.156
PHY-3002 : Step(96): len = 206711, overlap = 247.531
PHY-3002 : Step(97): len = 215842, overlap = 207.594
PHY-3002 : Step(98): len = 206994, overlap = 211.625
PHY-3002 : Step(99): len = 204216, overlap = 211.438
PHY-3002 : Step(100): len = 201220, overlap = 209.406
PHY-3002 : Step(101): len = 198999, overlap = 203.563
PHY-3002 : Step(102): len = 199963, overlap = 200.406
PHY-3002 : Step(103): len = 201272, overlap = 199.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.30128e-05
PHY-3002 : Step(104): len = 212278, overlap = 182.094
PHY-3002 : Step(105): len = 229138, overlap = 158.344
PHY-3002 : Step(106): len = 245053, overlap = 122.313
PHY-3002 : Step(107): len = 246982, overlap = 110.75
PHY-3002 : Step(108): len = 249809, overlap = 91.5938
PHY-3002 : Step(109): len = 249573, overlap = 75.875
PHY-3002 : Step(110): len = 244960, overlap = 73.5
PHY-3002 : Step(111): len = 244887, overlap = 72.0313
PHY-3002 : Step(112): len = 245065, overlap = 71.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.60255e-05
PHY-3002 : Step(113): len = 261891, overlap = 58.0313
PHY-3002 : Step(114): len = 274167, overlap = 48.25
PHY-3002 : Step(115): len = 286957, overlap = 33.7813
PHY-3002 : Step(116): len = 286056, overlap = 30.3125
PHY-3002 : Step(117): len = 286815, overlap = 30.1875
PHY-3002 : Step(118): len = 282326, overlap = 28.3125
PHY-3002 : Step(119): len = 280361, overlap = 29.9688
PHY-3002 : Step(120): len = 280419, overlap = 31.5625
PHY-3002 : Step(121): len = 280187, overlap = 35.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.20511e-05
PHY-3002 : Step(122): len = 299808, overlap = 16.2813
PHY-3002 : Step(123): len = 310037, overlap = 14.9375
PHY-3002 : Step(124): len = 317063, overlap = 13.6875
PHY-3002 : Step(125): len = 318832, overlap = 10.4688
PHY-3002 : Step(126): len = 318284, overlap = 8.8125
PHY-3002 : Step(127): len = 315970, overlap = 7.9375
PHY-3002 : Step(128): len = 316019, overlap = 8.375
PHY-3002 : Step(129): len = 316582, overlap = 8.8125
PHY-3002 : Step(130): len = 316192, overlap = 8.84375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000104102
PHY-3002 : Step(131): len = 332817, overlap = 7.375
PHY-3002 : Step(132): len = 339454, overlap = 7.71875
PHY-3002 : Step(133): len = 346457, overlap = 8.625
PHY-3002 : Step(134): len = 347790, overlap = 4.375
PHY-3002 : Step(135): len = 348097, overlap = 3.8125
PHY-3002 : Step(136): len = 347444, overlap = 4.625
PHY-3002 : Step(137): len = 348226, overlap = 5.3125
PHY-3002 : Step(138): len = 348770, overlap = 7.0625
PHY-3002 : Step(139): len = 349131, overlap = 7.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000208204
PHY-3002 : Step(140): len = 358547, overlap = 7.0625
PHY-3002 : Step(141): len = 363236, overlap = 7.1875
PHY-3002 : Step(142): len = 368432, overlap = 6.1875
PHY-3002 : Step(143): len = 369765, overlap = 4.625
PHY-3002 : Step(144): len = 370825, overlap = 4.125
PHY-3002 : Step(145): len = 371135, overlap = 3.8125
PHY-3002 : Step(146): len = 371401, overlap = 3.5
PHY-3002 : Step(147): len = 371872, overlap = 2.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000416409
PHY-3002 : Step(148): len = 379531, overlap = 0.75
PHY-3002 : Step(149): len = 383250, overlap = 0.75
PHY-3002 : Step(150): len = 387917, overlap = 0.25
PHY-3002 : Step(151): len = 390204, overlap = 0.3125
PHY-3002 : Step(152): len = 392250, overlap = 0.375
PHY-3002 : Step(153): len = 393127, overlap = 0.375
PHY-3002 : Step(154): len = 392748, overlap = 0.375
PHY-3002 : Step(155): len = 392198, overlap = 0.375
PHY-3002 : Step(156): len = 391672, overlap = 0.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06284e+06, over cnt = 446(1%), over = 684, worst = 7
PHY-1002 : len = 1.06794e+06, over cnt = 280(0%), over = 377, worst = 4
PHY-1002 : len = 1.06962e+06, over cnt = 181(0%), over = 244, worst = 4
PHY-1002 : len = 1.07002e+06, over cnt = 133(0%), over = 182, worst = 4
PHY-1002 : len = 1.06607e+06, over cnt = 71(0%), over = 96, worst = 4
PHY-1001 : End global iterations;  0.308511s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (60.8%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 43.13, top10 = 38.13, top15 = 35.00.
PHY-3001 : End congestion estimation;  0.471385s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (66.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014449
PHY-3002 : Step(157): len = 390487, overlap = 7.78125
PHY-3002 : Step(158): len = 388287, overlap = 5.03125
PHY-3002 : Step(159): len = 377361, overlap = 9.03125
PHY-3002 : Step(160): len = 363700, overlap = 10.5625
PHY-3002 : Step(161): len = 355781, overlap = 12.0625
PHY-3002 : Step(162): len = 348445, overlap = 9.09375
PHY-3002 : Step(163): len = 339416, overlap = 8.6875
PHY-3002 : Step(164): len = 335987, overlap = 9.09375
PHY-3002 : Step(165): len = 333916, overlap = 9.25
PHY-3002 : Step(166): len = 331013, overlap = 9.71875
PHY-3002 : Step(167): len = 329058, overlap = 9.09375
PHY-3002 : Step(168): len = 328203, overlap = 11.2188
PHY-3002 : Step(169): len = 325476, overlap = 12.3438
PHY-3002 : Step(170): len = 324188, overlap = 12.4375
PHY-3002 : Step(171): len = 323788, overlap = 13.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028898
PHY-3002 : Step(172): len = 329660, overlap = 7.4375
PHY-3002 : Step(173): len = 334090, overlap = 6.84375
PHY-3002 : Step(174): len = 340678, overlap = 7.1875
PHY-3002 : Step(175): len = 342165, overlap = 6.03125
PHY-3002 : Step(176): len = 342068, overlap = 5.59375
PHY-3002 : Step(177): len = 342152, overlap = 4.78125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000512466
PHY-3002 : Step(178): len = 345531, overlap = 4.90625
PHY-3002 : Step(179): len = 349105, overlap = 4.5625
PHY-3002 : Step(180): len = 351592, overlap = 4.71875
PHY-3002 : Step(181): len = 357364, overlap = 3.625
PHY-3002 : Step(182): len = 361925, overlap = 3.6875
PHY-3002 : Step(183): len = 363781, overlap = 4.21875
PHY-3002 : Step(184): len = 363698, overlap = 3.5
PHY-3002 : Step(185): len = 363208, overlap = 4.09375
PHY-3002 : Step(186): len = 362738, overlap = 4.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000981385
PHY-3002 : Step(187): len = 365138, overlap = 3.0625
PHY-3002 : Step(188): len = 367688, overlap = 2.9375
PHY-3002 : Step(189): len = 370788, overlap = 2.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.19 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04342e+06, over cnt = 279(0%), over = 366, worst = 4
PHY-1002 : len = 1.04531e+06, over cnt = 185(0%), over = 234, worst = 4
PHY-1002 : len = 1.04622e+06, over cnt = 96(0%), over = 118, worst = 4
PHY-1002 : len = 1.04555e+06, over cnt = 79(0%), over = 98, worst = 4
PHY-1002 : len = 1.0404e+06, over cnt = 57(0%), over = 74, worst = 4
PHY-1001 : End global iterations;  0.278938s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (61.6%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 45.63, top10 = 40.63, top15 = 36.25.
PHY-1001 : End incremental global routing;  0.409685s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (72.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30414, tnet num: 6668, tinst num: 6393, tnode num: 34845, tedge num: 49297.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.457762s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.290852s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (90.8%)

OPT-1001 : End physical optimization;  1.349209s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (90.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4857 LUT to BLE ...
SYN-4008 : Packed 4857 LUT and 540 SEQ to BLE.
SYN-4003 : Packing 852 remaining SEQ's ...
SYN-4005 : Packed 836 SEQ with LUT/SLICE
SYN-4006 : 3482 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4873/5019 primitive instances ...
PHY-3001 : End packing;  0.827796s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (94.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2872 instances
RUN-1001 : 1402 mslices, 1401 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6286 nets
RUN-1001 : 2933 nets have 2 pins
RUN-1001 : 2343 nets have [3 - 5] pins
RUN-1001 : 566 nets have [6 - 10] pins
RUN-1001 : 246 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2870 instances, 2803 slices, 10 macros(77 instances: 48 mslices 29 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 386420, Over = 22.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06725e+06, over cnt = 243(0%), over = 297, worst = 3
PHY-1002 : len = 1.06824e+06, over cnt = 163(0%), over = 186, worst = 3
PHY-1002 : len = 1.06878e+06, over cnt = 92(0%), over = 108, worst = 3
PHY-1002 : len = 1.06685e+06, over cnt = 58(0%), over = 67, worst = 3
PHY-1002 : len = 1.06048e+06, over cnt = 34(0%), over = 39, worst = 3
PHY-1001 : End global iterations;  0.260669s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (30.0%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.00, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.415079s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (56.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.00482e-05
PHY-3002 : Step(190): len = 370191, overlap = 27
PHY-3002 : Step(191): len = 355278, overlap = 46.25
PHY-3002 : Step(192): len = 343383, overlap = 48
PHY-3002 : Step(193): len = 337102, overlap = 43.75
PHY-3002 : Step(194): len = 331627, overlap = 50
PHY-3002 : Step(195): len = 327091, overlap = 56
PHY-3002 : Step(196): len = 322141, overlap = 64.75
PHY-3002 : Step(197): len = 318788, overlap = 68.5
PHY-3002 : Step(198): len = 316855, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.00965e-05
PHY-3002 : Step(199): len = 333399, overlap = 54
PHY-3002 : Step(200): len = 346359, overlap = 40.75
PHY-3002 : Step(201): len = 345020, overlap = 33
PHY-3002 : Step(202): len = 345518, overlap = 30.75
PHY-3002 : Step(203): len = 347944, overlap = 31.25
PHY-3002 : Step(204): len = 350566, overlap = 29.5
PHY-3002 : Step(205): len = 352604, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000160193
PHY-3002 : Step(206): len = 364432, overlap = 22.5
PHY-3002 : Step(207): len = 376048, overlap = 19.75
PHY-3002 : Step(208): len = 377071, overlap = 18.5
PHY-3002 : Step(209): len = 379879, overlap = 20.75
PHY-3002 : Step(210): len = 385464, overlap = 19
PHY-3002 : Step(211): len = 390120, overlap = 16
PHY-3002 : Step(212): len = 393702, overlap = 13.25
PHY-3002 : Step(213): len = 396744, overlap = 13.25
PHY-3002 : Step(214): len = 398280, overlap = 10.25
PHY-3002 : Step(215): len = 399582, overlap = 8.5
PHY-3002 : Step(216): len = 400333, overlap = 9
PHY-3002 : Step(217): len = 401225, overlap = 10.75
PHY-3002 : Step(218): len = 402111, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000319237
PHY-3002 : Step(219): len = 408726, overlap = 8
PHY-3002 : Step(220): len = 417155, overlap = 6.25
PHY-3002 : Step(221): len = 420982, overlap = 7.25
PHY-3002 : Step(222): len = 423257, overlap = 6.75
PHY-3002 : Step(223): len = 426031, overlap = 6.5
PHY-3002 : Step(224): len = 429076, overlap = 7.75
PHY-3002 : Step(225): len = 432172, overlap = 5.25
PHY-3002 : Step(226): len = 433719, overlap = 5.5
PHY-3002 : Step(227): len = 434829, overlap = 6
PHY-3002 : Step(228): len = 435421, overlap = 6.75
PHY-3002 : Step(229): len = 435024, overlap = 6.5
PHY-3002 : Step(230): len = 434263, overlap = 6
PHY-3002 : Step(231): len = 433762, overlap = 5.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000610721
PHY-3002 : Step(232): len = 439145, overlap = 5.5
PHY-3002 : Step(233): len = 443417, overlap = 3.5
PHY-3002 : Step(234): len = 442817, overlap = 3.5
PHY-3002 : Step(235): len = 442937, overlap = 4
PHY-3002 : Step(236): len = 444444, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00112159
PHY-3002 : Step(237): len = 447205, overlap = 3.75
PHY-3002 : Step(238): len = 450682, overlap = 4
PHY-3002 : Step(239): len = 454939, overlap = 4
PHY-3002 : Step(240): len = 454726, overlap = 3.5
PHY-3002 : Step(241): len = 454240, overlap = 3.5
PHY-3002 : Step(242): len = 453952, overlap = 2.5
PHY-3002 : Step(243): len = 453881, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.909320s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (10.7%)

PHY-3001 : Trial Legalized: Len = 463870
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.29027e+06, over cnt = 167(0%), over = 190, worst = 2
PHY-1002 : len = 1.29133e+06, over cnt = 95(0%), over = 102, worst = 2
PHY-1002 : len = 1.29155e+06, over cnt = 50(0%), over = 51, worst = 2
PHY-1002 : len = 1.29134e+06, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 1.2913e+06, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End global iterations;  0.300321s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (62.4%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 45.00, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.483741s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (74.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112105
PHY-3002 : Step(244): len = 440361, overlap = 4
PHY-3002 : Step(245): len = 428202, overlap = 10.25
PHY-3002 : Step(246): len = 421526, overlap = 10.75
PHY-3002 : Step(247): len = 415633, overlap = 10
PHY-3002 : Step(248): len = 412677, overlap = 10
PHY-3002 : Step(249): len = 409207, overlap = 11.75
PHY-3002 : Step(250): len = 406331, overlap = 12.25
PHY-3002 : Step(251): len = 403985, overlap = 16.25
PHY-3002 : Step(252): len = 402238, overlap = 15
PHY-3002 : Step(253): len = 401340, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023833s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.6%)

PHY-3001 : Legalized: Len = 408808, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013376s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 408882, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.14256e+06, over cnt = 188(0%), over = 214, worst = 2
PHY-1002 : len = 1.14365e+06, over cnt = 109(0%), over = 118, worst = 2
PHY-1002 : len = 1.14414e+06, over cnt = 65(0%), over = 68, worst = 2
PHY-1002 : len = 1.14394e+06, over cnt = 50(0%), over = 53, worst = 2
PHY-1002 : len = 1.14251e+06, over cnt = 36(0%), over = 38, worst = 2
PHY-1001 : End global iterations;  0.278394s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (50.5%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.00, top10 = 40.00, top15 = 37.50.
PHY-1001 : End incremental global routing;  0.441991s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (70.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30357, tnet num: 6284, tinst num: 2870, tnode num: 34175, tedge num: 50766.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.688365s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (95.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.857978s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (91.7%)

OPT-1001 : End physical optimization;  1.915070s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (91.4%)

RUN-1003 : finish command "place" in  19.795901s wall, 8.531250s user + 0.843750s system = 9.375000s CPU (47.4%)

RUN-1004 : used memory is 675 MB, reserved memory is 652 MB, peak memory is 720 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5381   out of  19600   27.45%
#reg                     1392   out of  19600    7.10%
#le                      5397
  #lut only              4005   out of   5397   74.21%
  #reg only                16   out of   5397    0.30%
  #lut&reg               1376   out of   5397   25.50%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         L8        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT         G5        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT         C8        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT        E12        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         P4        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT        T10        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT        P15        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5397  |5304   |77     |1400   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2872 instances
RUN-1001 : 1402 mslices, 1401 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6286 nets
RUN-1001 : 2933 nets have 2 pins
RUN-1001 : 2343 nets have [3 - 5] pins
RUN-1001 : 566 nets have [6 - 10] pins
RUN-1001 : 246 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.14256e+06, over cnt = 188(0%), over = 214, worst = 2
PHY-1002 : len = 1.14365e+06, over cnt = 109(0%), over = 118, worst = 2
PHY-1002 : len = 1.14381e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1002 : len = 1.14106e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.13281e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.289254s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (54.0%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 45.00, top10 = 40.00, top15 = 36.88.
PHY-1001 : End global routing;  0.591423s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (81.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 67800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058293s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 67800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.45411e+06, over cnt = 300(0%), over = 300, worst = 1
PHY-1001 : End Routed; 13.160676s wall, 10.484375s user + 0.078125s system = 10.562500s CPU (80.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.44269e+06, over cnt = 103(0%), over = 103, worst = 1
PHY-1001 : End DR Iter 1; 0.431254s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (134.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.43868e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 2; 0.246268s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (88.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.4385e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 3; 0.087788s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.43862e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.43862e+06
PHY-1001 : End DR Iter 4; 0.056864s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.134951s wall, 18.171875s user + 0.250000s system = 18.421875s CPU (87.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.025098s wall, 18.921875s user + 0.250000s system = 19.171875s CPU (87.0%)

RUN-1004 : used memory is 791 MB, reserved memory is 772 MB, peak memory is 1476 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5381   out of  19600   27.45%
#reg                     1392   out of  19600    7.10%
#le                      5397
  #lut only              4005   out of   5397   74.21%
  #reg only                16   out of   5397    0.30%
  #lut&reg               1376   out of   5397   25.50%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         L8        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT         G5        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT         C8        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT        E12        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         P4        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT        T10        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT        P15        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5397  |5304   |77     |1400   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2903  
    #2          2       1444  
    #3          3       463   
    #4          4       436   
    #5        5-10      602   
    #6        11-50     383   
    #7       51-100      20   
    #8       101-500     1    
  Average     3.66            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.325730s wall, 2.140625s user + 0.140625s system = 2.281250s CPU (98.1%)

RUN-1004 : used memory is 757 MB, reserved memory is 735 MB, peak memory is 1476 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2872
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6286, pip num: 85262
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2739 valid insts, and 223323 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.185564s wall, 86.750000s user + 0.218750s system = 86.968750s CPU (1062.5%)

RUN-1004 : used memory is 887 MB, reserved memory is 865 MB, peak memory is 1476 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.429353s wall, 2.375000s user + 0.062500s system = 2.437500s CPU (100.3%)

RUN-1004 : used memory is 645 MB, reserved memory is 622 MB, peak memory is 1476 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = F12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22630/253 useful/useless nets, 22112/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 578 better
SYN-1014 : Optimize round 2
SYN-1032 : 22511/15 useful/useless nets, 21994/53 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 101 better
SYN-1014 : Optimize round 3
SYN-1032 : 22509/1 useful/useless nets, 21992/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 22498/3 useful/useless nets, 21981/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.584738s wall, 3.312500s user + 0.171875s system = 3.484375s CPU (97.2%)

RUN-1004 : used memory is 663 MB, reserved memory is 643 MB, peak memory is 1476 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19817
  #and                   9460
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6413
  #bufif1                  10
  #MX21                   497
  #FADD                     0
  #DFF                   1418
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                  29
#MACRO_MULT                 1
#MACRO_MUX                126

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18399  |1418   |55     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.645949s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (92.1%)

RUN-1004 : used memory is 698 MB, reserved memory is 679 MB, peak memory is 1476 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART_TX/FIFO/al_ram_mem) write 16x8, read 16x8
SYN-2531 : DRAM UART_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20440/15 useful/useless nets, 20043/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1019 : Optimized 237 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1032 : 20870/249 useful/useless nets, 20480/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21331/61 useful/useless nets, 20927/55 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 178 (3.80), #lev = 4 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 182 (3.69), #lev = 4 (1.87)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 602 instances into 187 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.95 sec, map = 5964.03 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              5107
  #lut4                  4023
  #lut5                   882
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             202

Utilization Statistics
#lut                     5107   out of  19600   26.06%
#reg                     1409   out of  19600    7.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       2
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4905   |202    |1417   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 112 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  11.691507s wall, 10.421875s user + 0.062500s system = 10.484375s CPU (89.7%)

RUN-1004 : used memory is 729 MB, reserved memory is 707 MB, peak memory is 1476 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.051111s wall, 1.843750s user + 0.156250s system = 2.000000s CPU (97.5%)

RUN-1004 : used memory is 735 MB, reserved memory is 713 MB, peak memory is 1476 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6465 instances
RUN-1001 : 4904 luts, 1409 seqs, 52 mslices, 31 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6764 nets
RUN-1001 : 3617 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 488 nets have [6 - 10] pins
RUN-1001 : 236 nets have [11 - 20] pins
RUN-1001 : 182 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6463 instances, 4904 luts, 1409 seqs, 83 slices, 12 macros(83 instances: 52 mslices 31 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.57455e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6463.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(254): len = 1.23872e+06, overlap = 76.5
PHY-3002 : Step(255): len = 940247, overlap = 82.9375
PHY-3002 : Step(256): len = 636048, overlap = 140.656
PHY-3002 : Step(257): len = 513703, overlap = 197.156
PHY-3002 : Step(258): len = 374947, overlap = 233.375
PHY-3002 : Step(259): len = 336110, overlap = 259.906
PHY-3002 : Step(260): len = 286408, overlap = 273.188
PHY-3002 : Step(261): len = 263219, overlap = 286.563
PHY-3002 : Step(262): len = 244028, overlap = 306.031
PHY-3002 : Step(263): len = 233004, overlap = 317.531
PHY-3002 : Step(264): len = 207893, overlap = 350.906
PHY-3002 : Step(265): len = 185002, overlap = 362.375
PHY-3002 : Step(266): len = 181987, overlap = 365.625
PHY-3002 : Step(267): len = 170854, overlap = 371.219
PHY-3002 : Step(268): len = 169875, overlap = 372.25
PHY-3002 : Step(269): len = 167836, overlap = 379.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27946e-06
PHY-3002 : Step(270): len = 165234, overlap = 375.906
PHY-3002 : Step(271): len = 166386, overlap = 376
PHY-3002 : Step(272): len = 165369, overlap = 373.063
PHY-3002 : Step(273): len = 167301, overlap = 372.875
PHY-3002 : Step(274): len = 171567, overlap = 361.594
PHY-3002 : Step(275): len = 169845, overlap = 358.25
PHY-3002 : Step(276): len = 170751, overlap = 352.469
PHY-3002 : Step(277): len = 171264, overlap = 341.031
PHY-3002 : Step(278): len = 167949, overlap = 339.094
PHY-3002 : Step(279): len = 166712, overlap = 342.719
PHY-3002 : Step(280): len = 165307, overlap = 340.063
PHY-3002 : Step(281): len = 164851, overlap = 335.656
PHY-3002 : Step(282): len = 162612, overlap = 335
PHY-3002 : Step(283): len = 162820, overlap = 333.938
PHY-3002 : Step(284): len = 161788, overlap = 340.375
PHY-3002 : Step(285): len = 159684, overlap = 340.375
PHY-3002 : Step(286): len = 159617, overlap = 338
PHY-3002 : Step(287): len = 159609, overlap = 331.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55892e-06
PHY-3002 : Step(288): len = 159192, overlap = 326
PHY-3002 : Step(289): len = 160553, overlap = 324.813
PHY-3002 : Step(290): len = 164264, overlap = 310.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37633e-06
PHY-3002 : Step(291): len = 166631, overlap = 309.969
PHY-3002 : Step(292): len = 169375, overlap = 304.656
PHY-3002 : Step(293): len = 181786, overlap = 290.156
PHY-3002 : Step(294): len = 203302, overlap = 239.594
PHY-3002 : Step(295): len = 196118, overlap = 219.844
PHY-3002 : Step(296): len = 198086, overlap = 214.313
PHY-3002 : Step(297): len = 199542, overlap = 213.5
PHY-3002 : Step(298): len = 197501, overlap = 213.156
PHY-3002 : Step(299): len = 198105, overlap = 205.625
PHY-3002 : Step(300): len = 198701, overlap = 202.844
PHY-3002 : Step(301): len = 201037, overlap = 191.875
PHY-3002 : Step(302): len = 201245, overlap = 193.188
PHY-3002 : Step(303): len = 202203, overlap = 192.594
PHY-3002 : Step(304): len = 203994, overlap = 189.563
PHY-3002 : Step(305): len = 204926, overlap = 183.25
PHY-3002 : Step(306): len = 205990, overlap = 177.969
PHY-3002 : Step(307): len = 206794, overlap = 175.531
PHY-3002 : Step(308): len = 208000, overlap = 174.875
PHY-3002 : Step(309): len = 207601, overlap = 171.188
PHY-3002 : Step(310): len = 208201, overlap = 166.281
PHY-3002 : Step(311): len = 209110, overlap = 168.906
PHY-3002 : Step(312): len = 209814, overlap = 165.781
PHY-3002 : Step(313): len = 210804, overlap = 164.656
PHY-3002 : Step(314): len = 211347, overlap = 161.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.47527e-05
PHY-3002 : Step(315): len = 211794, overlap = 159.906
PHY-3002 : Step(316): len = 212687, overlap = 158.938
PHY-3002 : Step(317): len = 214705, overlap = 162.563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 558344, over cnt = 2036(5%), over = 4479, worst = 21
PHY-1002 : len = 573320, over cnt = 1920(5%), over = 3720, worst = 12
PHY-1002 : len = 660168, over cnt = 1419(4%), over = 2355, worst = 9
PHY-1002 : len = 736776, over cnt = 727(2%), over = 1153, worst = 8
PHY-1002 : len = 790792, over cnt = 276(0%), over = 460, worst = 8
PHY-1001 : End global iterations;  1.156450s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (83.8%)

PHY-1001 : Congestion index: top1 = 85.00, top5 = 72.50, top10 = 64.38, top15 = 55.00.
PHY-3001 : End congestion estimation;  1.289527s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (84.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14765e-06
PHY-3002 : Step(318): len = 215707, overlap = 230.844
PHY-3002 : Step(319): len = 214822, overlap = 245.875
PHY-3002 : Step(320): len = 199161, overlap = 290.156
PHY-3002 : Step(321): len = 192246, overlap = 301.031
PHY-3002 : Step(322): len = 174769, overlap = 317.219
PHY-3002 : Step(323): len = 165446, overlap = 334.188
PHY-3002 : Step(324): len = 160327, overlap = 354.25
PHY-3002 : Step(325): len = 156577, overlap = 359.625
PHY-3002 : Step(326): len = 151018, overlap = 365.781
PHY-3002 : Step(327): len = 150729, overlap = 367.438
PHY-3002 : Step(328): len = 145648, overlap = 370.625
PHY-3002 : Step(329): len = 144306, overlap = 372.656
PHY-3002 : Step(330): len = 144021, overlap = 373.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2953e-06
PHY-3002 : Step(331): len = 147608, overlap = 366.313
PHY-3002 : Step(332): len = 150926, overlap = 364.594
PHY-3002 : Step(333): len = 162218, overlap = 354.938
PHY-3002 : Step(334): len = 168305, overlap = 340.969
PHY-3002 : Step(335): len = 166354, overlap = 331.906
PHY-3002 : Step(336): len = 166974, overlap = 325.594
PHY-3002 : Step(337): len = 165193, overlap = 318.313
PHY-3002 : Step(338): len = 163914, overlap = 315.188
PHY-3002 : Step(339): len = 163915, overlap = 312.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.5906e-06
PHY-3002 : Step(340): len = 173449, overlap = 300.5
PHY-3002 : Step(341): len = 178453, overlap = 301.094
PHY-3002 : Step(342): len = 188618, overlap = 293.906
PHY-3002 : Step(343): len = 194267, overlap = 283.406
PHY-3002 : Step(344): len = 194604, overlap = 260.5
PHY-3002 : Step(345): len = 195204, overlap = 250.844
PHY-3002 : Step(346): len = 194870, overlap = 243.531
PHY-3002 : Step(347): len = 192854, overlap = 249.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.1812e-06
PHY-3002 : Step(348): len = 204248, overlap = 229.531
PHY-3002 : Step(349): len = 210690, overlap = 219.563
PHY-3002 : Step(350): len = 222232, overlap = 194.156
PHY-3002 : Step(351): len = 229617, overlap = 167.031
PHY-3002 : Step(352): len = 232142, overlap = 150.625
PHY-3002 : Step(353): len = 230298, overlap = 138.375
PHY-3002 : Step(354): len = 228927, overlap = 135.563
PHY-3002 : Step(355): len = 228353, overlap = 130.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.83624e-05
PHY-3002 : Step(356): len = 242239, overlap = 108.563
PHY-3002 : Step(357): len = 257514, overlap = 90.7188
PHY-3002 : Step(358): len = 263182, overlap = 82.9063
PHY-3002 : Step(359): len = 263131, overlap = 75
PHY-3002 : Step(360): len = 260843, overlap = 66.75
PHY-3002 : Step(361): len = 261164, overlap = 65.125
PHY-3002 : Step(362): len = 260364, overlap = 62.625
PHY-3002 : Step(363): len = 261842, overlap = 59.8438
PHY-3002 : Step(364): len = 263722, overlap = 57.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.67248e-05
PHY-3002 : Step(365): len = 285504, overlap = 43.0313
PHY-3002 : Step(366): len = 297157, overlap = 35.1875
PHY-3002 : Step(367): len = 303970, overlap = 19.7188
PHY-3002 : Step(368): len = 300017, overlap = 13.5
PHY-3002 : Step(369): len = 299355, overlap = 11.6875
PHY-3002 : Step(370): len = 296582, overlap = 15
PHY-3002 : Step(371): len = 296351, overlap = 13.5313
PHY-3002 : Step(372): len = 297308, overlap = 12.6563
PHY-3002 : Step(373): len = 299148, overlap = 11.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.34496e-05
PHY-3002 : Step(374): len = 320406, overlap = 10.1563
PHY-3002 : Step(375): len = 327203, overlap = 11.0625
PHY-3002 : Step(376): len = 334953, overlap = 10.2813
PHY-3002 : Step(377): len = 334625, overlap = 7.625
PHY-3002 : Step(378): len = 334580, overlap = 7.40625
PHY-3002 : Step(379): len = 333429, overlap = 4.84375
PHY-3002 : Step(380): len = 333764, overlap = 3.5625
PHY-3002 : Step(381): len = 334223, overlap = 3.5625
PHY-3002 : Step(382): len = 334384, overlap = 3.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000146899
PHY-3002 : Step(383): len = 348923, overlap = 4.46875
PHY-3002 : Step(384): len = 355985, overlap = 2.8125
PHY-3002 : Step(385): len = 362360, overlap = 0.125
PHY-3002 : Step(386): len = 359408, overlap = 0.875
PHY-3002 : Step(387): len = 358400, overlap = 1.3125
PHY-3002 : Step(388): len = 357520, overlap = 5.0625
PHY-3002 : Step(389): len = 358751, overlap = 4.5
PHY-3002 : Step(390): len = 360058, overlap = 5.5625
PHY-3002 : Step(391): len = 360897, overlap = 5.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000293798
PHY-3002 : Step(392): len = 369155, overlap = 5.6875
PHY-3002 : Step(393): len = 371405, overlap = 4.375
PHY-3002 : Step(394): len = 373721, overlap = 1.1875
PHY-3002 : Step(395): len = 374709, overlap = 1.0625
PHY-3002 : Step(396): len = 376699, overlap = 0.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 989120, over cnt = 520(1%), over = 797, worst = 7
PHY-1002 : len = 995704, over cnt = 313(0%), over = 428, worst = 5
PHY-1002 : len = 1.00061e+06, over cnt = 138(0%), over = 171, worst = 4
PHY-1002 : len = 999472, over cnt = 94(0%), over = 116, worst = 4
PHY-1002 : len = 996792, over cnt = 54(0%), over = 66, worst = 3
PHY-1001 : End global iterations;  0.311793s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (70.2%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 45.63, top10 = 39.38, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.457950s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (68.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104449
PHY-3002 : Step(397): len = 374949, overlap = 21.0313
PHY-3002 : Step(398): len = 372798, overlap = 13.1563
PHY-3002 : Step(399): len = 364866, overlap = 11.2813
PHY-3002 : Step(400): len = 349995, overlap = 12.2188
PHY-3002 : Step(401): len = 343850, overlap = 13.6563
PHY-3002 : Step(402): len = 336647, overlap = 15.6563
PHY-3002 : Step(403): len = 328552, overlap = 13.0938
PHY-3002 : Step(404): len = 324788, overlap = 14.0313
PHY-3002 : Step(405): len = 320200, overlap = 19.125
PHY-3002 : Step(406): len = 315580, overlap = 20.1875
PHY-3002 : Step(407): len = 314579, overlap = 18.5
PHY-3002 : Step(408): len = 312434, overlap = 20.9688
PHY-3002 : Step(409): len = 311269, overlap = 18.3125
PHY-3002 : Step(410): len = 311170, overlap = 18.9375
PHY-3002 : Step(411): len = 308673, overlap = 23.125
PHY-3002 : Step(412): len = 307167, overlap = 25.0938
PHY-3002 : Step(413): len = 305126, overlap = 25.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000208899
PHY-3002 : Step(414): len = 314801, overlap = 17.25
PHY-3002 : Step(415): len = 322005, overlap = 16.25
PHY-3002 : Step(416): len = 328475, overlap = 13.9063
PHY-3002 : Step(417): len = 329330, overlap = 12.5938
PHY-3002 : Step(418): len = 329489, overlap = 10.5
PHY-3002 : Step(419): len = 329768, overlap = 11.4688
PHY-3002 : Step(420): len = 330254, overlap = 12.0625
PHY-3002 : Step(421): len = 330666, overlap = 13.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000417798
PHY-3002 : Step(422): len = 337771, overlap = 9.875
PHY-3002 : Step(423): len = 344348, overlap = 7.5625
PHY-3002 : Step(424): len = 347740, overlap = 7.1875
PHY-3002 : Step(425): len = 350513, overlap = 7
PHY-3002 : Step(426): len = 353038, overlap = 6.875
PHY-3002 : Step(427): len = 355038, overlap = 6.25
PHY-3002 : Step(428): len = 354848, overlap = 5.40625
PHY-3002 : Step(429): len = 354838, overlap = 4.53125
PHY-3002 : Step(430): len = 354955, overlap = 4.21875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000830068
PHY-3002 : Step(431): len = 357782, overlap = 4.96875
PHY-3002 : Step(432): len = 363024, overlap = 4.375
PHY-3002 : Step(433): len = 370994, overlap = 3.21875
PHY-3002 : Step(434): len = 372212, overlap = 2.9375
PHY-3002 : Step(435): len = 373355, overlap = 2.84375
PHY-3002 : Step(436): len = 374784, overlap = 3.15625
PHY-3002 : Step(437): len = 375564, overlap = 3.125
PHY-3002 : Step(438): len = 376326, overlap = 4.09375
PHY-3002 : Step(439): len = 376907, overlap = 3.25
PHY-3002 : Step(440): len = 377290, overlap = 2.59375
PHY-3002 : Step(441): len = 377725, overlap = 3.40625
PHY-3002 : Step(442): len = 377986, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0015836
PHY-3002 : Step(443): len = 379568, overlap = 2.34375
PHY-3002 : Step(444): len = 381694, overlap = 3.0625
PHY-3002 : Step(445): len = 384938, overlap = 2.40625
PHY-3002 : Step(446): len = 389334, overlap = 1.875
PHY-3002 : Step(447): len = 392326, overlap = 1.78125
PHY-3002 : Step(448): len = 394410, overlap = 2.46875
PHY-3002 : Step(449): len = 395853, overlap = 1.9375
PHY-3002 : Step(450): len = 396277, overlap = 2.0625
PHY-3002 : Step(451): len = 396421, overlap = 2
PHY-3002 : Step(452): len = 395969, overlap = 1.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00295273
PHY-3002 : Step(453): len = 396961, overlap = 1.53125
PHY-3002 : Step(454): len = 397909, overlap = 1.59375
PHY-3002 : Step(455): len = 399704, overlap = 1.59375
PHY-3002 : Step(456): len = 400955, overlap = 2.0625
PHY-3002 : Step(457): len = 402105, overlap = 1.78125
PHY-3002 : Step(458): len = 403409, overlap = 1.625
PHY-3002 : Step(459): len = 405009, overlap = 2.0625
PHY-3002 : Step(460): len = 405430, overlap = 2
PHY-3002 : Step(461): len = 405679, overlap = 1.8125
PHY-3002 : Step(462): len = 405989, overlap = 1.625
PHY-3002 : Step(463): len = 405995, overlap = 1.59375
PHY-3002 : Step(464): len = 406007, overlap = 1.71875
PHY-3002 : Step(465): len = 405980, overlap = 1.84375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00524759
PHY-3002 : Step(466): len = 406523, overlap = 1.84375
PHY-3002 : Step(467): len = 407444, overlap = 1.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.44 peak overflow 1.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12529e+06, over cnt = 278(0%), over = 351, worst = 4
PHY-1002 : len = 1.12696e+06, over cnt = 171(0%), over = 210, worst = 3
PHY-1002 : len = 1.12771e+06, over cnt = 106(0%), over = 130, worst = 3
PHY-1002 : len = 1.12773e+06, over cnt = 89(0%), over = 111, worst = 3
PHY-1002 : len = 1.12771e+06, over cnt = 79(0%), over = 101, worst = 3
PHY-1001 : End global iterations;  0.280380s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (66.9%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 41.88, top10 = 37.50, top15 = 34.38.
PHY-1001 : End incremental global routing;  0.416205s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (60.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30760, tnet num: 6740, tinst num: 6463, tnode num: 35266, tedge num: 49843.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.401609s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (89.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.281332s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (79.3%)

OPT-1001 : End physical optimization;  1.342180s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (80.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4904 LUT to BLE ...
SYN-4008 : Packed 4904 LUT and 557 SEQ to BLE.
SYN-4003 : Packing 852 remaining SEQ's ...
SYN-4005 : Packed 806 SEQ with LUT/SLICE
SYN-4006 : 3542 single LUT's are left
SYN-4006 : 46 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4950/5102 primitive instances ...
PHY-3001 : End packing;  0.863429s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (99.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2961 instances
RUN-1001 : 1446 mslices, 1446 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6362 nets
RUN-1001 : 2933 nets have 2 pins
RUN-1001 : 2409 nets have [3 - 5] pins
RUN-1001 : 562 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 194 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2959 instances, 2892 slices, 12 macros(83 instances: 52 mslices 31 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 424782, Over = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.16353e+06, over cnt = 222(0%), over = 268, worst = 3
PHY-1002 : len = 1.16494e+06, over cnt = 136(0%), over = 153, worst = 3
PHY-1002 : len = 1.16587e+06, over cnt = 72(0%), over = 79, worst = 3
PHY-1002 : len = 1.16579e+06, over cnt = 56(0%), over = 63, worst = 3
PHY-1002 : len = 1.16546e+06, over cnt = 44(0%), over = 51, worst = 3
PHY-1001 : End global iterations;  0.280271s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (50.2%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.75, top10 = 38.13, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.446651s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.50294e-05
PHY-3002 : Step(468): len = 406339, overlap = 22.5
PHY-3002 : Step(469): len = 385558, overlap = 34.75
PHY-3002 : Step(470): len = 370206, overlap = 39.25
PHY-3002 : Step(471): len = 361535, overlap = 42.75
PHY-3002 : Step(472): len = 354528, overlap = 42.25
PHY-3002 : Step(473): len = 347283, overlap = 43.75
PHY-3002 : Step(474): len = 341168, overlap = 49.5
PHY-3002 : Step(475): len = 336993, overlap = 54.25
PHY-3002 : Step(476): len = 334047, overlap = 54.25
PHY-3002 : Step(477): len = 331555, overlap = 57.5
PHY-3002 : Step(478): len = 330267, overlap = 55.25
PHY-3002 : Step(479): len = 329104, overlap = 56.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.00588e-05
PHY-3002 : Step(480): len = 344543, overlap = 42.5
PHY-3002 : Step(481): len = 356506, overlap = 36.75
PHY-3002 : Step(482): len = 355551, overlap = 34.5
PHY-3002 : Step(483): len = 356029, overlap = 33.75
PHY-3002 : Step(484): len = 359182, overlap = 27.5
PHY-3002 : Step(485): len = 361879, overlap = 27.75
PHY-3002 : Step(486): len = 363654, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177229
PHY-3002 : Step(487): len = 374119, overlap = 27
PHY-3002 : Step(488): len = 385466, overlap = 21
PHY-3002 : Step(489): len = 386117, overlap = 17.5
PHY-3002 : Step(490): len = 389332, overlap = 15.25
PHY-3002 : Step(491): len = 395491, overlap = 14
PHY-3002 : Step(492): len = 399642, overlap = 14.25
PHY-3002 : Step(493): len = 402881, overlap = 13.25
PHY-3002 : Step(494): len = 404594, overlap = 11.25
PHY-3002 : Step(495): len = 405711, overlap = 7.25
PHY-3002 : Step(496): len = 407149, overlap = 9
PHY-3002 : Step(497): len = 408297, overlap = 10
PHY-3002 : Step(498): len = 408890, overlap = 8.5
PHY-3002 : Step(499): len = 409004, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000354458
PHY-3002 : Step(500): len = 415932, overlap = 5
PHY-3002 : Step(501): len = 423776, overlap = 5.5
PHY-3002 : Step(502): len = 426978, overlap = 6.5
PHY-3002 : Step(503): len = 428913, overlap = 4.75
PHY-3002 : Step(504): len = 431211, overlap = 6.25
PHY-3002 : Step(505): len = 432330, overlap = 5.5
PHY-3002 : Step(506): len = 434038, overlap = 5.75
PHY-3002 : Step(507): len = 435229, overlap = 6
PHY-3002 : Step(508): len = 434986, overlap = 6.25
PHY-3002 : Step(509): len = 434952, overlap = 5.25
PHY-3002 : Step(510): len = 435397, overlap = 5.5
PHY-3002 : Step(511): len = 435058, overlap = 4.75
PHY-3002 : Step(512): len = 435348, overlap = 7.25
PHY-3002 : Step(513): len = 435581, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000708916
PHY-3002 : Step(514): len = 438660, overlap = 5
PHY-3002 : Step(515): len = 442736, overlap = 5
PHY-3002 : Step(516): len = 444376, overlap = 4.25
PHY-3002 : Step(517): len = 444674, overlap = 4.25
PHY-3002 : Step(518): len = 445115, overlap = 3
PHY-3002 : Step(519): len = 445575, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00132121
PHY-3002 : Step(520): len = 448156, overlap = 3.75
PHY-3002 : Step(521): len = 450254, overlap = 3.5
PHY-3002 : Step(522): len = 449773, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.947498s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (5.8%)

PHY-3001 : Trial Legalized: Len = 459868
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.25522e+06, over cnt = 158(0%), over = 173, worst = 2
PHY-1002 : len = 1.25598e+06, over cnt = 91(0%), over = 98, worst = 2
PHY-1002 : len = 1.25622e+06, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 1.25616e+06, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 1.2559e+06, over cnt = 13(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  0.286540s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (43.6%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 46.88, top10 = 40.00, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.466042s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (60.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109398
PHY-3002 : Step(523): len = 435173, overlap = 2.25
PHY-3002 : Step(524): len = 424780, overlap = 8.5
PHY-3002 : Step(525): len = 418802, overlap = 13
PHY-3002 : Step(526): len = 414310, overlap = 12
PHY-3002 : Step(527): len = 411822, overlap = 14.75
PHY-3002 : Step(528): len = 408560, overlap = 14.25
PHY-3002 : Step(529): len = 406942, overlap = 12.25
PHY-3002 : Step(530): len = 404854, overlap = 13.75
PHY-3002 : Step(531): len = 403800, overlap = 14.75
PHY-3002 : Step(532): len = 403356, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.4%)

PHY-3001 : Legalized: Len = 409946, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 410112, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11482e+06, over cnt = 180(0%), over = 200, worst = 2
PHY-1002 : len = 1.1157e+06, over cnt = 90(0%), over = 95, worst = 2
PHY-1002 : len = 1.11569e+06, over cnt = 51(0%), over = 53, worst = 2
PHY-1002 : len = 1.11542e+06, over cnt = 33(0%), over = 35, worst = 2
PHY-1002 : len = 1.1147e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1001 : End global iterations;  0.275872s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (56.6%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.00, top10 = 41.88, top15 = 36.25.
PHY-1001 : End incremental global routing;  0.430907s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (61.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30659, tnet num: 6338, tinst num: 2959, tnode num: 34523, tedge num: 51272.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.677764s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.853681s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (87.7%)

OPT-1001 : End physical optimization;  1.912193s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (87.4%)

RUN-1003 : finish command "place" in  20.945761s wall, 7.062500s user + 0.406250s system = 7.468750s CPU (35.7%)

RUN-1004 : used memory is 808 MB, reserved memory is 819 MB, peak memory is 1476 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5445   out of  19600   27.78%
#reg                     1409   out of  19600    7.19%
#le                      5491
  #lut only              4082   out of   5491   74.34%
  #reg only                46   out of   5491    0.84%
  #lut&reg               1363   out of   5491   24.82%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS25           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5491  |5368   |77     |1417   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2961 instances
RUN-1001 : 1446 mslices, 1446 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6362 nets
RUN-1001 : 2933 nets have 2 pins
RUN-1001 : 2409 nets have [3 - 5] pins
RUN-1001 : 562 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 194 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11482e+06, over cnt = 180(0%), over = 200, worst = 2
PHY-1002 : len = 1.1157e+06, over cnt = 90(0%), over = 95, worst = 2
PHY-1002 : len = 1.11585e+06, over cnt = 63(0%), over = 65, worst = 2
PHY-1002 : len = 1.1131e+06, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 1.10451e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.284308s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.00, top15 = 36.25.
PHY-1001 : End global routing;  0.583444s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (64.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 71504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.059973s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 71504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.44642e+06, over cnt = 236(0%), over = 236, worst = 1
PHY-1001 : End Routed; 13.574333s wall, 10.812500s user + 0.046875s system = 10.859375s CPU (80.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.43758e+06, over cnt = 71(0%), over = 71, worst = 1
PHY-1001 : End DR Iter 1; 0.601242s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (96.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.43618e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.172703s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (81.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.43614e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.43614e+06
PHY-1001 : End DR Iter 3; 0.066303s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.152647s wall, 14.953125s user + 0.187500s system = 15.140625s CPU (83.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.041554s wall, 15.593750s user + 0.203125s system = 15.796875s CPU (83.0%)

RUN-1004 : used memory is 814 MB, reserved memory is 825 MB, peak memory is 1476 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5445   out of  19600   27.78%
#reg                     1409   out of  19600    7.19%
#le                      5491
  #lut only              4082   out of   5491   74.34%
  #reg only                46   out of   5491    0.84%
  #lut&reg               1363   out of   5491   24.82%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS25           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5491  |5368   |77     |1417   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2903  
    #2          2       1513  
    #3          3       468   
    #4          4       428   
    #5        5-10      603   
    #6        11-50     393   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.66            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.350575s wall, 2.109375s user + 0.109375s system = 2.218750s CPU (94.4%)

RUN-1004 : used memory is 814 MB, reserved memory is 826 MB, peak memory is 1476 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2961
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6362, pip num: 85500
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2744 valid insts, and 224032 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.317611s wall, 82.031250s user + 0.328125s system = 82.359375s CPU (990.2%)

RUN-1004 : used memory is 888 MB, reserved memory is 900 MB, peak memory is 1476 MB
