# dct-verilog
Note: Although this code is synthesizable, I recommend you to use it only for simulation purposes because it uses the matrix multiplication method (not efficient).
- Please replace "Signed_Mult" with one of your tools IP cores.
