{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578658218392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578658218397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 21:10:18 2020 " "Processing started: Fri Jan 10 21:10:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578658218397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658218397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658218397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578658219107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578658219108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCH-RTL " "Found design unit 1: SWITCH-RTL" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228586 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCH " "Found entity 1: SWITCH" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PASS4-RTL " "Found design unit 1: PASS4-RTL" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228589 ""} { "Info" "ISGN_ENTITY_NAME" "1 PASS4 " "Found entity 1: PASS4" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDDEC-RTL " "Found design unit 1: LEDDEC-RTL" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228591 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDDEC " "Found entity 1: LEDDEC" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDOWN-RTL " "Found design unit 1: CLKDOWN-RTL" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228593 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDOWN " "Found entity 1: CLKDOWN" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-RTL " "Found design unit 1: CONTROL-RTL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228595 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CTL-RTL " "Found design unit 1: DISP_CTL-RTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228597 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CTL " "Found entity 1: DISP_CTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHANGER-RTL " "Found design unit 1: CHANGER-RTL" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228599 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHANGER " "Found entity 1: CHANGER" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-RTL " "Found design unit 1: DATAPATH-RTL" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228601 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALIDATION-RTL " "Found design unit 1: VALIDATION-RTL" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228603 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALIDATION " "Found entity 1: VALIDATION" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578658228603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass4 " "Elaborating entity \"pass4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578658228691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDOWN CLKDOWN:U1 " "Elaborating entity \"CLKDOWN\" for hierarchy \"CLKDOWN:U1\"" {  } { { "pass4.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH SWITCH:U2 " "Elaborating entity \"SWITCH\" for hierarchy \"SWITCH:U2\"" {  } { { "pass4.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:U3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:U3\"" {  } { { "pass4.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228809 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE control.vhd(39) " "VHDL Process Statement warning at control.vhd(39): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578658228811 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.UNLOCK_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.UNLOCK_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228812 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DEC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DEC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228812 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.INC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228812 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.LEFT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.LEFT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228813 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RIGHT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.RIGHT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228813 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DIGIT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DIGIT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228813 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.VALUE_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.VALUE_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658228813 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "CURRENT_STATE " "Can't recognize finite state machine \"CURRENT_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1578658228813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:U4 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:U4\"" {  } { { "pass4.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANGER DATAPATH:U4\|CHANGER:U1 " "Elaborating entity \"CHANGER\" for hierarchy \"DATAPATH:U4\|CHANGER:U1\"" {  } { { "datapath.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALIDATION DATAPATH:U4\|VALIDATION:U2 " "Elaborating entity \"VALIDATION\" for hierarchy \"DATAPATH:U4\|VALIDATION:U2\"" {  } { { "datapath.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CTL DATAPATH:U4\|DISP_CTL:U3 " "Elaborating entity \"DISP_CTL\" for hierarchy \"DATAPATH:U4\|DISP_CTL:U3\"" {  } { { "datapath.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228904 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK disp_ctl.vhd(26) " "VHDL Process Statement warning at disp_ctl.vhd(26): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578658228905 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK disp_ctl.vhd(53) " "VHDL Process Statement warning at disp_ctl.vhd(53): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578658228905 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDEC DATAPATH:U4\|LEDDEC:U4 " "Elaborating entity \"LEDDEC\" for hierarchy \"DATAPATH:U4\|LEDDEC:U4\"" {  } { { "datapath.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658228919 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578658229516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.VALUE_ST_259 " "Latch CONTROL:U3\|NEXT_STATE.VALUE_ST_259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578658229572 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578658229572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DEC_ST_187 " "Latch CONTROL:U3\|NEXT_STATE.DEC_ST_187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578658229572 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578658229572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.INC_ST_203 " "Latch CONTROL:U3\|NEXT_STATE.INC_ST_203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578658229572 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578658229572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DIGIT_ST_243 " "Latch CONTROL:U3\|NEXT_STATE.DIGIT_ST_243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578658229573 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578658229573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.LEFT_ST_215 " "Latch CONTROL:U3\|NEXT_STATE.LEFT_ST_215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.DIGIT_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.DIGIT_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578658229573 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578658229573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.RIGHT_ST_227 " "Latch CONTROL:U3\|NEXT_STATE.RIGHT_ST_227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.DIGIT_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.DIGIT_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578658229573 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578658229573 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.VALUE_ST CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated CONTROL:U3\|CURRENT_STATE.VALUE_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578658229575 "|PASS4|CONTROL:U3|CURRENT_STATE.VALUE_ST"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.DIGIT_ST CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578658229575 "|PASS4|CONTROL:U3|CURRENT_STATE.DIGIT_ST"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578658229575 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[1\] GND " "Pin \"MLED\[1\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578658229635 "|PASS4|MLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[2\] GND " "Pin \"MLED\[2\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578658229635 "|PASS4|MLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[6\] VCC " "Pin \"MLED\[6\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578658229635 "|PASS4|MLED[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578658229635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578658229721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578658230306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578658230306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578658230486 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578658230486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578658230486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578658230486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578658230523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 21:10:30 2020 " "Processing ended: Fri Jan 10 21:10:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578658230523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578658230523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578658230523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578658230523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578658232297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578658232302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 21:10:31 2020 " "Processing started: Fri Jan 10 21:10:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578658232302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578658232302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pass4 -c pass4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578658232302 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578658233375 ""}
{ "Info" "0" "" "Project  = pass4" {  } {  } 0 0 "Project  = pass4" 0 0 "Fitter" 0 0 1578658233375 ""}
{ "Info" "0" "" "Revision = pass4" {  } {  } 0 0 "Revision = pass4" 0 0 "Fitter" 0 0 1578658233375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578658233507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578658233507 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pass4 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"pass4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578658233515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578658233553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578658233553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578658233847 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578658233998 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578658234476 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1578658234655 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1578658238702 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 88 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 88 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578658238842 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1578658238842 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578658238842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578658238882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578658238884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578658238885 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578658238885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578658238887 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578658238887 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1578658239719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pass4.sdc " "Synopsys Design Constraints File file not found: 'pass4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578658239720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1578658239721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658239723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658239723 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1578658239723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1578658239725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1578658239725 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1578658239726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578658239754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1578658239754 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578658239754 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578658239953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578658242220 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1578658242446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578658246962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578658249385 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578658250742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578658250742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578658251915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y11 X10_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22" {  } { { "loc" "" { Generic "F:/Documents/PASSCODE_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22"} { { 12 { 0 ""} 0 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578658254035 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578658254035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578658256456 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578658256456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578658256459 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578658259440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578658259456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578658259863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578658259863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578658260240 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578658263299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Documents/PASSCODE_FPGA/output_files/pass4.fit.smsg " "Generated suppressed messages file F:/Documents/PASSCODE_FPGA/output_files/pass4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578658263547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6465 " "Peak virtual memory: 6465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578658264180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 21:11:04 2020 " "Processing ended: Fri Jan 10 21:11:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578658264180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578658264180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578658264180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578658264180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578658265505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578658265510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 21:11:05 2020 " "Processing started: Fri Jan 10 21:11:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578658265510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578658265510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pass4 -c pass4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578658265510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578658266308 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578658270041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578658270352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 21:11:10 2020 " "Processing ended: Fri Jan 10 21:11:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578658270352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578658270352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578658270352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578658270352 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578658271083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578658271747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578658271752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 21:11:11 2020 " "Processing started: Fri Jan 10 21:11:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578658271752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1578658271752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pass4 -c pass4 " "Command: quartus_sta pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1578658271752 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1578658271926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1578658272773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1578658272773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658272809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658272809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1578658273117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pass4.sdc " "Synopsys Design Constraints File file not found: 'pass4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1578658273150 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658273150 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1578658273151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODE MODE " "create_clock -period 1.000 -name MODE MODE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1578658273151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1578658273151 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578658273151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658273152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658273152 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578658273152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1578658273153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578658273153 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1578658273155 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578658273257 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578658273285 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578658273285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.017 " "Worst-case setup slack is -8.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.017             -47.605 RESET  " "   -8.017             -47.605 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.927             -40.133 MODE  " "   -7.927             -40.133 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.502            -214.643 CLK  " "   -3.502            -214.643 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658273290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.054 " "Worst-case hold slack is -0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.054 CLK  " "   -0.054              -0.054 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 RESET  " "    0.879               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.231               0.000 MODE  " "    1.231               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658273298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.991 " "Worst-case recovery slack is -5.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.991             -11.949 RESET  " "   -5.991             -11.949 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.652             -11.271 MODE  " "   -5.652             -11.271 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247            -175.529 CLK  " "   -2.247            -175.529 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658273304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.081 " "Worst-case removal slack is 1.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081               0.000 CLK  " "    1.081               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.233               0.000 MODE  " "    2.233               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.262               0.000 RESET  " "    2.262               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658273310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -78.223 CLK  " "   -0.538             -78.223 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -3.787 RESET  " "   -0.483              -3.787 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 MODE  " "    0.300               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658273316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658273316 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578658273335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578658273373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578658274248 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658274323 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658274323 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578658274323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578658274323 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578658274334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578658274334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.947 " "Worst-case setup slack is -7.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.947             -46.803 RESET  " "   -7.947             -46.803 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.782             -39.132 MODE  " "   -7.782             -39.132 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.433            -210.827 CLK  " "   -3.433            -210.827 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658274339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.095 " "Worst-case hold slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.120 CLK  " "   -0.095              -0.120 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 RESET  " "    0.655               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 MODE  " "    0.971               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658274346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.824 " "Worst-case recovery slack is -5.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.824             -11.638 RESET  " "   -5.824             -11.638 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.422             -10.834 MODE  " "   -5.422             -10.834 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.988            -155.224 CLK  " "   -1.988            -155.224 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658274352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.860 " "Worst-case removal slack is 0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 CLK  " "    0.860               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.902               0.000 MODE  " "    1.902               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.993               0.000 RESET  " "    1.993               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658274359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -80.245 CLK  " "   -0.538             -80.245 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -4.869 RESET  " "   -0.526              -4.869 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 MODE  " "    0.314               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658274364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658274364 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578658274377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578658274555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578658275307 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658275381 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658275381 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578658275381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578658275381 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578658275384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578658275384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.574 " "Worst-case setup slack is -4.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.574             -23.072 MODE  " "   -4.574             -23.072 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.198             -25.319 RESET  " "   -4.198             -25.319 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819             -68.054 CLK  " "   -1.819             -68.054 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.347 " "Worst-case hold slack is -0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -1.133 CLK  " "   -0.347              -1.133 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 RESET  " "    0.573               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 MODE  " "    1.041               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.512 " "Worst-case recovery slack is -3.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.512              -6.985 MODE  " "   -3.512              -6.985 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.132              -6.225 RESET  " "   -3.132              -6.225 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349            -104.444 CLK  " "   -1.349            -104.444 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.363 " "Worst-case removal slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLK  " "    0.363               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.328               0.000 RESET  " "    1.328               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 MODE  " "    1.425               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.341 " "Worst-case minimum pulse width slack is -0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -2.556 RESET  " "   -0.341              -2.556 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -8.940 CLK  " "   -0.094              -8.940 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.029 MODE  " "   -0.024              -0.029 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275417 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578658275429 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658275588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578658275588 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578658275588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578658275588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578658275591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578658275591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.022 " "Worst-case setup slack is -4.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.022             -20.431 MODE  " "   -4.022             -20.431 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634             -22.010 RESET  " "   -3.634             -22.010 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624             -55.750 CLK  " "   -1.624             -55.750 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.332 " "Worst-case hold slack is -0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -1.123 CLK  " "   -0.332              -1.123 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 RESET  " "    0.439               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 MODE  " "    0.863               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.103 " "Worst-case recovery slack is -3.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.103              -6.167 MODE  " "   -3.103              -6.167 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.679              -5.319 RESET  " "   -2.679              -5.319 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154             -89.403 CLK  " "   -1.154             -89.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.265 " "Worst-case removal slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 CLK  " "    0.265               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 RESET  " "    1.092               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 MODE  " "    1.175               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.318 " "Worst-case minimum pulse width slack is -0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318              -2.430 RESET  " "   -0.318              -2.430 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -9.217 CLK  " "   -0.095              -9.217 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 MODE  " "   -0.007              -0.007 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578658275625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578658275625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578658277161 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578658277162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578658277268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 21:11:17 2020 " "Processing ended: Fri Jan 10 21:11:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578658277268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578658277268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578658277268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1578658277268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1578658278439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578658278444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 21:11:18 2020 " "Processing started: Fri Jan 10 21:11:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578658278444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578658278444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pass4 -c pass4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578658278444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1578658279599 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1578658279631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pass4.vo F:/Documents/PASSCODE_FPGA/simulation/modelsim/ simulation " "Generated file pass4.vo in folder \"F:/Documents/PASSCODE_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578658279789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578658279855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 21:11:19 2020 " "Processing ended: Fri Jan 10 21:11:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578658279855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578658279855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578658279855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578658279855 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578658280474 ""}
