{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557150839958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557150839971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 19:23:59 2019 " "Processing started: Mon May 06 19:23:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557150839971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150839971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150839971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557150841549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557150841549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_vhdl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "register_file_VHDL.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150859503 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "register_file_VHDL.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150859503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behave " "Found design unit 1: control_unit-Behave" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150859515 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150859515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_asyncread_syncwrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_asyncread_syncwrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_asyncread_syncwrite-Form " "Found design unit 1: Memory_asyncread_syncwrite-Form" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150859515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_asyncread_syncwrite " "Found entity 1: Memory_asyncread_syncwrite" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150859515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557150859572 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "Carry control_unit.vhdl(69) " "VHDL warning at control_unit.vhdl(69): sensitivity list already contains Carry" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859572 "|control_unit"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "Zero control_unit.vhdl(69) " "VHDL warning at control_unit.vhdl(69): sensitivity list already contains Zero" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859572 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data control_unit.vhdl(114) " "VHDL Process Statement warning at control_unit.vhdl(114): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859572 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(119) " "VHDL Process Statement warning at control_unit.vhdl(119): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859572 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(136) " "VHDL Process Statement warning at control_unit.vhdl(136): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859578 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(139) " "VHDL Process Statement warning at control_unit.vhdl(139): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859578 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(140) " "VHDL Process Statement warning at control_unit.vhdl(140): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859578 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(143) " "VHDL Process Statement warning at control_unit.vhdl(143): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859578 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(144) " "VHDL Process Statement warning at control_unit.vhdl(144): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859578 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(147) " "VHDL Process Statement warning at control_unit.vhdl(147): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859578 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(148) " "VHDL Process Statement warning at control_unit.vhdl(148): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859578 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(161) " "VHDL Process Statement warning at control_unit.vhdl(161): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859579 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(190) " "VHDL Process Statement warning at control_unit.vhdl(190): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859579 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(230) " "VHDL Process Statement warning at control_unit.vhdl(230): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859580 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(232) " "VHDL Process Statement warning at control_unit.vhdl(232): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859580 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data control_unit.vhdl(242) " "VHDL Process Statement warning at control_unit.vhdl(242): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859580 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(265) " "VHDL Process Statement warning at control_unit.vhdl(265): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859580 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(292) " "VHDL Process Statement warning at control_unit.vhdl(292): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859580 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data control_unit.vhdl(303) " "VHDL Process Statement warning at control_unit.vhdl(303): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859581 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(310) " "VHDL Process Statement warning at control_unit.vhdl(310): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859581 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(325) " "VHDL Process Statement warning at control_unit.vhdl(325): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150859581 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_address control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"mem_address\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859581 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "treg_wen control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"treg_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859581 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmem_wrbar control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"tmem_wrbar\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859581 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"A1_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859585 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"A2_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859585 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859585 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859585 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A3_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"A3_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859585 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"D3_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859585 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Din_memory control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"Din_memory\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150859585 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[0\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859586 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[1\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859586 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[2\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859586 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[3\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[3\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[4\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[4\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[5\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[5\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[6\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[6\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[7\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[7\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[8\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[8\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[9\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[9\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[10\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[10\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[11\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[11\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[12\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[12\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[13\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[13\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[14\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[14\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[15\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[15\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859591 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[3\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[3\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859592 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[4\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[4\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[5\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[5\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[6\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[6\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[7\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[7\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[8\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[8\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[9\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[9\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[10\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[10\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[11\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[11\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[12\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[12\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[13\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[13\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[14\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[14\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[15\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[15\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"A3_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"A3_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"A3_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry control_unit.vhdl(69) " "Inferred latch for \"Carry\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859593 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero control_unit.vhdl(69) " "Inferred latch for \"Zero\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"A2_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"A2_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"A2_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"A1_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"A1_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"A1_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmem_wrbar control_unit.vhdl(69) " "Inferred latch for \"tmem_wrbar\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "treg_wen control_unit.vhdl(69) " "Inferred latch for \"treg_wen\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[0\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[1\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[2\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[3\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[3\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[4\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[4\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[5\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[5\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[6\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[6\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859594 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[7\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[7\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[8\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[8\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[9\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[9\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[10\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[10\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[11\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[11\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[12\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[12\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[13\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[13\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[14\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[14\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[15\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[15\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150859595 "|control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_asyncread_syncwrite Memory_asyncread_syncwrite:Mem " "Elaborating entity \"Memory_asyncread_syncwrite\" for hierarchy \"Memory_asyncread_syncwrite:Mem\"" {  } { { "control_unit.vhdl" "Mem" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557150859650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL register_file_VHDL:RF " "Elaborating entity \"register_file_VHDL\" for hierarchy \"register_file_VHDL:RF\"" {  } { { "control_unit.vhdl" "RF" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557150859654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557150860246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557150860247 "|control_unit|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557150860247 "|control_unit|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557150860247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557150860247 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557150860247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557150860247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557150860415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 19:24:20 2019 " "Processing ended: Mon May 06 19:24:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557150860415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557150860415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557150860415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150860415 ""}
