// Seed: 2054591068
module module_0 ();
  localparam id_1 = id_1 & -1;
  assign id_2 = -1 - id_2;
  assign id_3 = -1'd0 ? 1 : -1;
  uwire id_4;
  parameter id_5 = id_5;
  assign id_4 = -1;
  assign module_1.type_6 = 0;
  supply1 id_6 = id_5, id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  supply1 id_0,
    output uwire   id_1,
    input  uwire   id_2,
    input  logic   id_3
);
  wire  id_5;
  logic id_6;
  id_7 :
  assert property (@(posedge -1) 1'b0) id_6 <= 1;
  logic id_8 = 1;
  assign id_6 = id_8;
  assign id_6 = (1);
  assign id_7 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  assign id_6 = id_3;
endprogram
