$date
	Fri Sep 27 23:37:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sequence_detector $end
$var wire 1 ! Z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 1 ! Z $end
$var reg 3 % current_state [2:0] $end
$var reg 3 & next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1"
#20
b1 &
0"
1$
#25
b10 &
b1 %
1"
#30
0"
#35
b10 %
1"
#40
b11 &
0"
0$
#45
b0 &
b11 %
1"
#50
b100 &
0"
1$
#55
b10 &
1!
b100 %
1"
#60
0"
#65
0!
b10 %
1"
#70
0"
#75
1"
#80
b11 &
0"
0$
#85
b0 &
b11 %
1"
#90
b100 &
0"
1$
#95
b10 &
1!
b100 %
1"
#100
1!
b0 &
0"
0$
#105
0!
b0 %
1"
#110
b1 &
0"
1$
#115
b10 &
b1 %
1"
#120
b0 &
0"
0$
#125
b0 %
1"
#130
0"
#135
1"
#140
b1 &
0"
1$
#145
b10 &
b1 %
1"
#150
0"
#155
b10 %
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
