###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:35:24 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.189
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.254
- Arrival Time                 10.147
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.107 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.038 | 0.039 |   0.040 |    0.146 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    0.178 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.241 | 0.258 |   0.330 |    0.437 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    0.698 | 
     | U0_RegFile/\regArr_reg[1][6]            | CK ^ -> Q v  | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    1.061 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_        | A v -> Y v   | BUFX4M      | 0.127 | 0.183 |   1.137 |    1.244 | 
     | U0_ALU/div_52/FE_RC_8_0                 | A v -> Y ^   | NOR2X4M     | 0.353 | 0.243 |   1.380 |    1.487 | 
     | U0_ALU/div_52/FE_RC_31_0                | B ^ -> Y v   | NAND2BX4M   | 0.095 | 0.100 |   1.480 |    1.587 | 
     | U0_ALU/div_52/FE_RC_30_0                | A v -> Y ^   | NOR2X2M     | 0.167 | 0.126 |   1.607 |    1.713 | 
     | U0_ALU/div_52/FE_RC_29_0                | A ^ -> Y v   | NAND2X2M    | 0.139 | 0.129 |   1.735 |    1.842 | 
     | U0_ALU/div_52/FE_RC_78_0                | B v -> Y ^   | CLKNAND2X2M | 0.092 | 0.095 |   1.830 |    1.937 | 
     | U0_ALU/div_52/FE_RC_125_0               | C ^ -> Y v   | NAND3X2M    | 0.183 | 0.152 |   1.982 |    2.089 | 
     | U0_ALU/div_52/FE_RC_157_0               | A v -> Y ^   | NAND2X2M    | 0.245 | 0.189 |   2.172 |    2.278 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.125 | 0.173 |   2.344 |    2.451 | 
     | U0_ALU/div_52/FE_RC_165_0               | C ^ -> Y v   | NAND3BX2M   | 0.119 | 0.115 |   2.460 |    2.566 | 
     | U0_ALU/div_52/FE_RC_164_0               | A v -> Y ^   | NAND2X2M    | 0.090 | 0.080 |   2.540 |    2.647 | 
     | U0_ALU/div_52/FE_RC_163_0               | A ^ -> Y v   | NAND3X2M    | 0.134 | 0.106 |   2.646 |    2.753 | 
     | U0_ALU/div_52/FE_RC_162_0               | A v -> Y ^   | NAND2X4M    | 0.283 | 0.198 |   2.844 |    2.951 | 
     | U0_ALU/div_52/FE_RC_231_0               | B ^ -> Y v   | NAND2X2M    | 0.116 | 0.116 |   2.960 |    3.067 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 v -> Y ^  | OAI21X4M    | 0.219 | 0.085 |   3.045 |    3.152 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.338 | 0.252 |   3.297 |    3.404 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.120 | 0.120 |   3.417 |    3.524 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.051 |   3.468 |    3.575 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.119 | 0.088 |   3.556 |    3.662 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.190 | 0.153 |   3.708 |    3.815 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.305 | 0.233 |   3.941 |    4.048 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.170 | 0.323 |   4.264 |    4.371 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.093 | 0.162 |   4.426 |    4.533 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.122 | 0.101 |   4.527 |    4.634 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.056 | 0.064 |   4.591 |    4.697 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.234 | 0.234 |   4.825 |    4.931 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.117 | 0.136 |   4.960 |    5.067 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.107 | 0.099 |   5.059 |    5.166 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.174 | 0.122 |   5.182 |    5.288 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.126 | 0.124 |   5.305 |    5.412 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.174 | 0.141 |   5.447 |    5.553 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.086 | 0.088 |   5.534 |    5.641 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.133 | 0.095 |   5.629 |    5.735 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.111 | 0.108 |   5.737 |    5.844 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.142 | 0.106 |   5.843 |    5.949 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.152 | 0.114 |   5.957 |    6.064 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.139 |   6.096 |    6.203 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.204 | 0.317 |   6.413 |    6.519 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.108 | 0.115 |   6.528 |    6.634 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.073 | 0.071 |   6.599 |    6.706 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.117 | 0.093 |   6.693 |    6.799 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.108 | 0.098 |   6.791 |    6.897 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.108 | 0.095 |   6.886 |    6.993 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.078 | 0.074 |   6.960 |    7.067 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.127 | 0.279 |   7.239 |    7.346 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.117 | 0.216 |   7.455 |    7.562 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.102 | 0.201 |   7.657 |    7.763 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.091 | 0.387 |   8.044 |    8.150 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.246 |   8.289 |    8.396 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.256 |   8.545 |    8.651 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.100 | 0.252 |   8.796 |    8.903 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.238 |   9.034 |    9.141 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.102 | 0.249 |   9.283 |    9.390 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.242 |   9.525 |    9.631 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.511 | 0.428 |   9.952 |   10.059 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.190 | 0.195 |  10.147 |   10.253 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.190 | 0.000 |  10.147 |   10.254 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.107 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -0.067 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -0.035 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |    0.223 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |    0.533 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |    0.536 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.275 | 0.003 |   0.643 |    0.536 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.080
- Arrival Time                  7.966
= Slack Time                    2.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.114 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    2.154 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    2.186 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    2.444 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    2.706 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    3.474 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.366 |   1.726 |    3.840 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.978 |    4.093 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.156 |    4.271 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.721 |    4.835 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.559 |   3.279 |    5.394 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    5.954 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    6.513 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    7.076 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   5.564 |    7.678 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.872 |    7.986 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.943 |    8.058 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.337 |    8.451 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.617 |    8.731 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   7.034 |    9.148 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.356 | 0.266 |   7.300 |    9.415 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.117 | 0.140 |   7.440 |    9.554 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.183 |   7.623 |    9.737 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.780 |    9.894 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.186 |   7.966 |   10.080 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.966 |   10.080 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.114 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -2.075 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.043 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -1.784 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -1.475 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.471 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -1.471 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  7.921
= Slack Time                    2.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.134 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    2.173 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    2.206 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.241 | 0.258 |   0.330 |    2.464 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    2.726 | 
     | U0_RegFile/\regArr_reg[1][6]            | CK ^ -> Q v  | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    3.088 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_        | A v -> Y v   | BUFX4M      | 0.127 | 0.183 |   1.137 |    3.271 | 
     | U0_ALU/div_52/FE_RC_8_0                 | A v -> Y ^   | NOR2X4M     | 0.353 | 0.243 |   1.380 |    3.514 | 
     | U0_ALU/div_52/FE_RC_31_0                | B ^ -> Y v   | NAND2BX4M   | 0.095 | 0.100 |   1.480 |    3.614 | 
     | U0_ALU/div_52/FE_RC_30_0                | A v -> Y ^   | NOR2X2M     | 0.167 | 0.126 |   1.607 |    3.741 | 
     | U0_ALU/div_52/FE_RC_29_0                | A ^ -> Y v   | NAND2X2M    | 0.139 | 0.129 |   1.735 |    3.869 | 
     | U0_ALU/div_52/FE_RC_78_0                | B v -> Y ^   | CLKNAND2X2M | 0.092 | 0.095 |   1.830 |    3.964 | 
     | U0_ALU/div_52/FE_RC_125_0               | C ^ -> Y v   | NAND3X2M    | 0.183 | 0.152 |   1.982 |    4.116 | 
     | U0_ALU/div_52/FE_RC_157_0               | A v -> Y ^   | NAND2X2M    | 0.245 | 0.189 |   2.172 |    4.306 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.125 | 0.173 |   2.344 |    4.478 | 
     | U0_ALU/div_52/FE_RC_165_0               | C ^ -> Y v   | NAND3BX2M   | 0.119 | 0.115 |   2.459 |    4.593 | 
     | U0_ALU/div_52/FE_RC_164_0               | A v -> Y ^   | NAND2X2M    | 0.090 | 0.080 |   2.540 |    4.674 | 
     | U0_ALU/div_52/FE_RC_163_0               | A ^ -> Y v   | NAND3X2M    | 0.134 | 0.106 |   2.646 |    4.780 | 
     | U0_ALU/div_52/FE_RC_162_0               | A v -> Y ^   | NAND2X4M    | 0.283 | 0.198 |   2.844 |    4.978 | 
     | U0_ALU/div_52/FE_RC_231_0               | B ^ -> Y v   | NAND2X2M    | 0.116 | 0.116 |   2.960 |    5.094 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 v -> Y ^  | OAI21X4M    | 0.219 | 0.085 |   3.045 |    5.179 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.338 | 0.252 |   3.297 |    5.431 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.120 | 0.120 |   3.417 |    5.551 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.051 |   3.468 |    5.602 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.119 | 0.088 |   3.556 |    5.690 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.190 | 0.153 |   3.708 |    5.842 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.305 | 0.233 |   3.941 |    6.075 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.170 | 0.323 |   4.264 |    6.398 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.093 | 0.162 |   4.426 |    6.560 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.122 | 0.101 |   4.527 |    6.661 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.056 | 0.064 |   4.591 |    6.725 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.234 | 0.234 |   4.825 |    6.959 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.117 | 0.136 |   4.960 |    7.094 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.107 | 0.099 |   5.059 |    7.193 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.174 | 0.122 |   5.182 |    7.316 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.126 | 0.124 |   5.305 |    7.439 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.174 | 0.141 |   5.447 |    7.581 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.086 | 0.088 |   5.534 |    7.668 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.133 | 0.095 |   5.629 |    7.763 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.111 | 0.108 |   5.737 |    7.871 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.142 | 0.106 |   5.843 |    7.977 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.152 | 0.114 |   5.957 |    8.091 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.139 |   6.096 |    8.230 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.204 | 0.317 |   6.413 |    8.547 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.108 | 0.115 |   6.528 |    8.662 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.073 | 0.071 |   6.599 |    8.733 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.117 | 0.093 |   6.693 |    8.826 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.108 | 0.098 |   6.791 |    8.925 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.108 | 0.095 |   6.886 |    9.020 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.078 | 0.074 |   6.960 |    9.094 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.127 | 0.279 |   7.239 |    9.373 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.117 | 0.216 |   7.455 |    9.589 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.504 | 0.280 |   7.735 |    9.869 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.196 | 0.186 |   7.921 |   10.055 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.196 | 0.000 |   7.921 |   10.055 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.134 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.094 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.062 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -1.804 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -1.495 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -1.493 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.275 | 0.002 |   0.641 |   -1.493 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  7.748
= Slack Time                    2.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.333 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    2.372 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    2.404 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    2.663 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    2.925 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    3.693 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.366 |   1.726 |    4.058 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.978 |    4.311 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.156 |    4.489 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.721 |    5.053 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.559 |   3.279 |    5.612 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    6.173 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    6.732 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    7.294 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   5.564 |    7.897 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.872 |    8.205 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.943 |    8.276 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.337 |    8.670 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.617 |    8.950 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   7.034 |    9.367 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.356 | 0.266 |   7.300 |    9.633 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.154 | 0.251 |   7.552 |    9.884 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.197 |   7.748 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.748 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.333 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.293 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.261 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -2.003 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -1.694 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.690 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -1.690 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  7.369
= Slack Time                    2.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    2.752 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    2.784 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.042 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    3.304 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    4.072 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.366 |   1.726 |    4.438 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.978 |    4.691 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.156 |    4.869 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.721 |    5.433 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.559 |   3.279 |    5.992 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    6.553 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.112 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    7.674 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   5.564 |    8.276 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.872 |    8.585 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.943 |    8.656 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.337 |    9.049 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.617 |    9.329 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   7.034 |    9.746 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.108 | 0.153 |   7.187 |    9.900 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.182 |   7.369 |   10.082 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.369 |   10.082 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.712 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -2.673 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.641 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -2.382 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.073 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.069 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -2.069 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  7.021
= Slack Time                    3.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.061 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.100 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    3.132 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.391 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    3.653 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    4.421 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.366 |   1.726 |    4.786 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.978 |    5.039 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.156 |    5.217 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.721 |    5.781 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.559 |   3.279 |    6.340 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    6.901 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.460 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    8.022 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   5.564 |    8.625 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.872 |    8.933 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.943 |    9.004 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.337 |    9.398 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.617 |    9.677 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.084 | 0.230 |   6.846 |    9.907 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.175 |   7.021 |   10.082 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.021 |   10.082 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.061 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -3.021 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.989 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -2.731 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.421 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.418 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -2.418 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.059
- Arrival Time                  6.727
= Slack Time                    3.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.332 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    3.371 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    3.403 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.241 | 0.258 |   0.330 |    3.662 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    3.924 | 
     | U0_RegFile/\regArr_reg[1][6]     | CK ^ -> Q v | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    4.286 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_ | A v -> Y v  | BUFX4M      | 0.127 | 0.183 |   1.137 |    4.469 | 
     | U0_ALU/div_52/FE_RC_8_0          | A v -> Y ^  | NOR2X4M     | 0.353 | 0.243 |   1.380 |    4.712 | 
     | U0_ALU/div_52/FE_RC_31_0         | B ^ -> Y v  | NAND2BX4M   | 0.095 | 0.100 |   1.480 |    4.812 | 
     | U0_ALU/div_52/FE_RC_30_0         | A v -> Y ^  | NOR2X2M     | 0.167 | 0.126 |   1.607 |    4.938 | 
     | U0_ALU/div_52/FE_RC_29_0         | A ^ -> Y v  | NAND2X2M    | 0.139 | 0.129 |   1.735 |    5.067 | 
     | U0_ALU/div_52/FE_RC_78_0         | B v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   1.830 |    5.162 | 
     | U0_ALU/div_52/FE_RC_125_0        | C ^ -> Y v  | NAND3X2M    | 0.183 | 0.152 |   1.982 |    5.314 | 
     | U0_ALU/div_52/FE_RC_157_0        | A v -> Y ^  | NAND2X2M    | 0.245 | 0.189 |   2.172 |    5.503 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.125 | 0.173 |   2.344 |    5.676 | 
     | U0_ALU/div_52/FE_RC_165_0        | C ^ -> Y v  | NAND3BX2M   | 0.119 | 0.115 |   2.459 |    5.791 | 
     | U0_ALU/div_52/FE_RC_164_0        | A v -> Y ^  | NAND2X2M    | 0.090 | 0.080 |   2.540 |    5.872 | 
     | U0_ALU/div_52/FE_RC_163_0        | A ^ -> Y v  | NAND3X2M    | 0.134 | 0.106 |   2.646 |    5.978 | 
     | U0_ALU/div_52/FE_RC_162_0        | A v -> Y ^  | NAND2X4M    | 0.283 | 0.198 |   2.844 |    6.176 | 
     | U0_ALU/div_52/FE_RC_231_0        | B ^ -> Y v  | NAND2X2M    | 0.116 | 0.116 |   2.960 |    6.292 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 v -> Y ^ | OAI21X4M    | 0.219 | 0.085 |   3.045 |    6.377 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.338 | 0.252 |   3.297 |    6.629 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.120 | 0.120 |   3.417 |    6.749 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.045 | 0.051 |   3.468 |    6.800 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.119 | 0.088 |   3.556 |    6.888 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.190 | 0.153 |   3.708 |    7.040 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.305 | 0.233 |   3.941 |    7.273 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.170 | 0.323 |   4.264 |    7.596 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.101 |   4.365 |    7.697 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.103 |   4.468 |    7.800 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.124 |   4.592 |    7.924 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.179 | 0.184 |   4.776 |    8.108 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.212 | 0.176 |   4.952 |    8.284 | 
     | U0_ALU/div_52/U49                | S0 v -> Y v | CLKMX2X2M   | 0.201 | 0.306 |   5.258 |    8.590 | 
     | U0_ALU/div_52/FE_RC_451_0        | AN v -> Y v | NAND2BX2M   | 0.128 | 0.228 |   5.486 |    8.818 | 
     | U0_ALU/div_52/FE_RC_461_0        | B v -> Y ^  | NAND2X3M    | 0.089 | 0.094 |   5.580 |    8.912 | 
     | U0_ALU/div_52/FE_RC_460_0        | A ^ -> Y v  | NAND2X4M    | 0.094 | 0.080 |   5.660 |    8.992 | 
     | U0_ALU/div_52/FE_RC_506_0        | B v -> Y ^  | CLKNAND2X2M | 0.079 | 0.077 |   5.737 |    9.069 | 
     | U0_ALU/div_52/FE_RC_505_0        | A ^ -> Y v  | NAND3X2M    | 0.138 | 0.106 |   5.844 |    9.175 | 
     | U0_ALU/div_52/FE_RC_504_0        | A v -> Y ^  | NAND2X4M    | 0.171 | 0.136 |   5.980 |    9.312 | 
     | U0_ALU/div_52/FE_RC_573_0        | A ^ -> Y v  | INVX4M      | 0.088 | 0.095 |   6.075 |    9.406 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.593 | 0.473 |   6.548 |    9.879 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.176 | 0.179 |   6.727 |   10.059 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.176 | 0.000 |   6.727 |   10.059 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.332 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.292 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.260 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.002 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.693 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -2.690 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.275 | 0.002 |   0.641 |   -2.690 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.670
= Slack Time                    3.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.411 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.450 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    3.482 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.741 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.002 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    4.770 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.366 |   1.726 |    5.136 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.978 |    5.389 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.156 |    5.567 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.721 |    6.131 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.559 |   3.279 |    6.690 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    7.251 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.810 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    8.372 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   5.564 |    8.974 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.872 |    9.283 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.943 |    9.354 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.337 |    9.748 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.150 |   6.487 |    9.898 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.183 |   6.670 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.670 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.411 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.371 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.339 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.081 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.771 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.768 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -2.768 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.533
= Slack Time                    3.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.548 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.588 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    3.620 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.878 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.140 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    4.908 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.366 |   1.726 |    5.274 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.978 |    5.526 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.156 |    5.705 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.721 |    6.269 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.559 |   3.279 |    6.827 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    7.388 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.947 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    8.510 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   5.564 |    9.112 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.117 | 0.271 |   5.835 |    9.383 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.187 | 0.156 |   5.991 |    9.539 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.109 | 0.159 |   6.150 |    9.698 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.208 |   6.358 |    9.906 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.175 |   6.533 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   6.533 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.548 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.509 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.476 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.218 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.909 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.905 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.643 |   -2.905 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.132
= Slack Time                    3.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.949 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.989 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.021 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.279 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.541 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    5.309 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.366 |   1.726 |    5.675 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.256 | 0.240 |   1.965 |    5.914 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.166 |   2.131 |    6.081 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   2.683 |    6.632 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.240 |    7.189 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.795 |    7.744 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.354 |    8.303 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.572 |   4.927 |    8.876 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.161 | 0.602 |   5.528 |    9.477 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.130 | 0.281 |   5.809 |    9.758 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.107 | 0.139 |   5.948 |    9.897 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.184 |   6.132 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.078 | 0.000 |   6.132 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.949 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -3.910 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.877 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.619 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.310 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -3.306 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -3.306 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.072
- Arrival Time                  6.118
= Slack Time                    3.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.954 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.994 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.026 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.284 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.546 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    5.314 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.366 |   1.726 |    5.680 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.255 | 0.238 |   1.964 |    5.918 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.170 |   2.134 |    6.088 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.682 |    6.636 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.563 |   3.246 |    7.200 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.556 |   3.802 |    7.756 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.361 |    8.315 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.918 |    8.872 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.168 | 0.607 |   5.525 |    9.479 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.086 | 0.092 |   5.617 |    9.571 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.111 | 0.101 |   5.718 |    9.672 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.067 | 0.073 |   5.791 |    9.745 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.028 | 0.035 |   5.826 |    9.780 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.278 | 0.190 |   6.016 |    9.970 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.118 | 0.102 |   6.118 |   10.072 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.118 | 0.000 |   6.118 |   10.072 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.954 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.915 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.882 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.624 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.315 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.312 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.312 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  6.076
= Slack Time                    3.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.984 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    4.024 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.056 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.314 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.576 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    5.344 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.366 |   1.726 |    5.710 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.312 | 0.274 |   2.000 |    5.984 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.176 |   2.175 |    6.160 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.721 |    6.706 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.283 |    7.267 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.845 |    7.830 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   4.411 |    8.396 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.561 |   4.972 |    8.956 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.146 | 0.577 |   5.549 |    9.533 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.056 | 0.161 |   5.710 |    9.694 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.273 | 0.213 |   5.923 |    9.907 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.173 | 0.153 |   6.076 |   10.060 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.173 | 0.000 |   6.076 |   10.060 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.984 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -3.945 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.913 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.654 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.345 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.342 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.342 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  5.600
= Slack Time                    4.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.463 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    4.502 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.534 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.793 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    5.055 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    5.823 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.366 |   1.726 |    6.188 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.312 | 0.274 |   2.000 |    6.462 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.176 |   2.175 |    6.638 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.721 |    7.184 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.283 |    7.746 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.845 |    8.308 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   4.411 |    8.874 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.138 | 0.568 |   4.979 |    9.442 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.056 | 0.159 |   5.138 |    9.601 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.556 | 0.296 |   5.433 |    9.896 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.161 | 0.167 |   5.600 |   10.063 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.161 | 0.000 |   5.600 |   10.063 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.463 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -4.423 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -4.391 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -4.133 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.824 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.821 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.821 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  5.591
= Slack Time                    4.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.469 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    4.508 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    4.540 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.241 | 0.258 |   0.330 |    4.799 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    5.060 | 
     | U0_RegFile/\regArr_reg[1][6]     | CK ^ -> Q v | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    5.423 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_ | A v -> Y v  | BUFX4M      | 0.127 | 0.183 |   1.137 |    5.606 | 
     | U0_ALU/div_52/FE_RC_8_0          | A v -> Y ^  | NOR2X4M     | 0.353 | 0.243 |   1.380 |    5.849 | 
     | U0_ALU/div_52/FE_RC_31_0         | B ^ -> Y v  | NAND2BX4M   | 0.095 | 0.100 |   1.480 |    5.949 | 
     | U0_ALU/div_52/FE_RC_30_0         | A v -> Y ^  | NOR2X2M     | 0.167 | 0.126 |   1.607 |    6.075 | 
     | U0_ALU/div_52/FE_RC_29_0         | A ^ -> Y v  | NAND2X2M    | 0.139 | 0.129 |   1.735 |    6.204 | 
     | U0_ALU/div_52/FE_RC_78_0         | B v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   1.830 |    6.299 | 
     | U0_ALU/div_52/FE_RC_125_0        | C ^ -> Y v  | NAND3X2M    | 0.183 | 0.152 |   1.982 |    6.451 | 
     | U0_ALU/div_52/FE_RC_157_0        | A v -> Y ^  | NAND2X2M    | 0.245 | 0.189 |   2.172 |    6.640 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.125 | 0.173 |   2.344 |    6.813 | 
     | U0_ALU/div_52/FE_RC_165_0        | C ^ -> Y v  | NAND3BX2M   | 0.119 | 0.115 |   2.459 |    6.928 | 
     | U0_ALU/div_52/FE_RC_164_0        | A v -> Y ^  | NAND2X2M    | 0.090 | 0.080 |   2.540 |    7.009 | 
     | U0_ALU/div_52/FE_RC_163_0        | A ^ -> Y v  | NAND3X2M    | 0.134 | 0.106 |   2.646 |    7.115 | 
     | U0_ALU/div_52/FE_RC_162_0        | A v -> Y ^  | NAND2X4M    | 0.283 | 0.198 |   2.844 |    7.313 | 
     | U0_ALU/div_52/FE_RC_231_0        | B ^ -> Y v  | NAND2X2M    | 0.116 | 0.116 |   2.960 |    7.429 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 v -> Y ^ | OAI21X4M    | 0.219 | 0.085 |   3.045 |    7.514 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.338 | 0.252 |   3.297 |    7.766 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.120 | 0.120 |   3.417 |    7.886 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.045 | 0.051 |   3.468 |    7.937 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.119 | 0.088 |   3.556 |    8.024 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.190 | 0.153 |   3.708 |    8.177 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.305 | 0.233 |   3.941 |    8.410 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.170 | 0.323 |   4.264 |    8.733 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.101 |   4.365 |    8.833 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.103 |   4.468 |    8.937 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.124 |   4.592 |    9.061 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.179 | 0.184 |   4.776 |    9.245 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.212 | 0.176 |   4.952 |    9.420 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.512 | 0.455 |   5.407 |    9.875 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.178 | 0.184 |   5.591 |   10.059 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.178 | 0.000 |   5.591 |   10.060 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.469 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -4.429 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -4.397 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -4.139 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.829 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.826 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.826 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.592
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.012
- Arrival Time                  4.988
= Slack Time                    5.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.023 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.063 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.095 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.353 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.612 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.230 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.534 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    6.755 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    6.998 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.112 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.242 |    7.266 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.240 | 0.801 |   3.044 |    8.067 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.256 |    8.279 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.933 | 0.591 |   3.847 |    8.870 | 
     | U0_RegFile/U301                   | S1 ^ -> Y v | MX4X1M     | 0.194 | 0.376 |   4.223 |    9.246 | 
     | U0_RegFile/U268                   | D v -> Y v  | MX4X1M     | 0.136 | 0.394 |   4.617 |    9.640 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.143 | 0.371 |   4.988 |   10.012 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.143 | 0.000 |   4.988 |   10.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.024 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -4.984 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -4.952 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.694 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.432 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.249 | 0.000 |   0.592 |   -4.432 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.032
- Arrival Time                  4.999
= Slack Time                    5.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.033 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.072 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.104 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.363 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.621 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.240 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.543 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    6.764 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.007 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.122 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.242 |    7.275 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.240 | 0.801 |   3.044 |    8.076 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.256 |    8.289 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.933 | 0.591 |   3.847 |    8.880 | 
     | U0_RegFile/U303                   | S1 ^ -> Y v | MX4X1M     | 0.215 | 0.395 |   4.241 |    9.274 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M     | 0.135 | 0.399 |   4.640 |    9.673 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.131 | 0.358 |   4.999 |   10.032 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.131 | 0.000 |   4.999 |   10.032 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.033 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -4.993 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -4.961 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.703 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -4.445 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.260 | 0.019 |   0.607 |   -4.426 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.030
- Arrival Time                  4.968
= Slack Time                    5.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.062 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.102 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.134 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.392 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.650 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.269 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.572 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    6.794 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.036 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.151 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.242 |    7.305 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.240 | 0.801 |   3.044 |    8.106 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.256 |    8.318 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.933 | 0.591 |   3.847 |    8.909 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M     | 0.177 | 0.360 |   4.206 |    9.268 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M     | 0.153 | 0.407 |   4.613 |    9.676 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.123 | 0.354 |   4.967 |   10.030 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.123 | 0.000 |   4.968 |   10.030 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.062 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.023 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -4.991 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.732 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -4.474 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.254 | 0.016 |   0.605 |   -4.457 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.065
- Arrival Time                  4.999
= Slack Time                    5.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.066 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.106 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.138 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.396 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    5.658 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.613 | 0.768 |   1.360 |    6.426 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.366 |   1.726 |    6.792 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.312 | 0.274 |   2.000 |    7.066 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.176 |   2.175 |    7.242 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.721 |    7.788 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.283 |    8.349 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.845 |    8.912 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.139 | 0.568 |   4.413 |    9.479 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.058 | 0.161 |   4.574 |    9.640 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.498 | 0.263 |   4.837 |    9.903 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.153 | 0.161 |   4.998 |   10.065 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.999 |   10.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.066 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -5.027 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -4.995 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -4.736 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -4.427 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -4.424 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -4.424 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.968
= Slack Time                    5.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.069 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.108 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.140 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.399 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.657 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.275 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.579 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    6.800 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.043 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.158 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.242 |    7.311 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.240 | 0.801 |   3.044 |    8.112 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.256 |    8.324 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.933 | 0.591 |   3.847 |    8.915 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M     | 0.170 | 0.353 |   4.199 |    9.268 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M     | 0.161 | 0.413 |   4.612 |    9.681 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.123 | 0.356 |   4.968 |   10.037 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.123 | 0.000 |   4.968 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.069 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.029 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -4.997 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.739 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -4.480 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.265 | 0.022 |   0.610 |   -4.459 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  4.991
= Slack Time                    5.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.088 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.128 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.160 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.418 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.677 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.295 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.599 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    6.820 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.063 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.177 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.242 |    7.331 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.240 | 0.801 |   3.044 |    8.132 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.256 |    8.344 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.933 | 0.591 |   3.847 |    8.935 | 
     | U0_RegFile/U302                   | S1 ^ -> Y v | MX4X1M     | 0.209 | 0.389 |   4.236 |    9.324 | 
     | U0_RegFile/U272                   | D v -> Y v  | MX4X1M     | 0.155 | 0.419 |   4.655 |    9.744 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.336 |   4.991 |   10.079 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.991 |   10.079 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.088 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.049 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.017 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.758 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.497 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   0.645 |   -4.444 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.073
- Arrival Time                  4.873
= Slack Time                    5.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.200 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.239 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.271 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.530 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.788 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.406 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.710 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    6.931 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.174 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.289 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    7.538 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.024 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.247 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    8.776 | 
     | U0_RegFile/U305                   | S0 ^ -> Y v | MX4X1M     | 0.193 | 0.536 |   4.111 |    9.311 | 
     | U0_RegFile/U284                   | D v -> Y v  | MX4X1M     | 0.140 | 0.398 |   4.510 |    9.710 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.135 | 0.364 |   4.873 |   10.073 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.135 | 0.000 |   4.873 |   10.073 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.200 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.160 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.128 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.870 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.608 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   0.645 |   -4.555 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.072
- Arrival Time                  4.828
= Slack Time                    5.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.244 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.283 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.315 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.574 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.832 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.451 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.754 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    6.975 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.218 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.333 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    7.582 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.069 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.291 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    8.820 | 
     | U0_RegFile/U306                   | S0 ^ -> Y v | MX4X1M     | 0.166 | 0.508 |   4.084 |    9.328 | 
     | U0_RegFile/U288                   | D v -> Y v  | MX4X1M     | 0.126 | 0.374 |   4.458 |    9.702 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.144 | 0.370 |   4.828 |   10.072 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.828 |   10.072 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.244 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.204 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.172 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.914 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.652 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   0.645 |   -4.599 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.646
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  4.831
= Slack Time                    5.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.248 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.288 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.320 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.578 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.837 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.455 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    6.758 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    6.980 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.222 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.337 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    7.587 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.073 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.295 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    8.824 | 
     | U0_RegFile/U304                   | S0 ^ -> Y v | MX4X1M     | 0.205 | 0.547 |   4.123 |    9.372 | 
     | U0_RegFile/U280                   | D v -> Y v  | MX4X1M     | 0.116 | 0.374 |   4.497 |    9.746 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.113 | 0.334 |   4.831 |   10.079 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.113 | 0.000 |   4.831 |   10.079 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.248 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.209 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.177 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.918 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.657 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.289 | 0.054 |   0.646 |   -4.602 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][1] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.504
= Slack Time                    5.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.558 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.597 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.629 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.888 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    6.149 | 
     | U0_RegFile/\regArr_reg[1][1] | CK ^ -> Q v | SDFFRHQX4M | 0.165 | 0.466 |   1.058 |    6.615 | 
     | U0_ALU/div_52/U28            | A v -> Y ^  | INVX6M     | 0.373 | 0.253 |   1.311 |    6.869 | 
     | U0_ALU/div_52/FE_RC_39_0     | A ^ -> Y v  | INVX2M     | 0.089 | 0.081 |   1.392 |    6.950 | 
     | U0_ALU/div_52/FE_RC_38_0     | B v -> Y ^  | NOR2X2M    | 0.224 | 0.170 |   1.563 |    7.120 | 
     | U0_ALU/div_52/FE_RC_72_0     | D ^ -> Y v  | NAND4BX2M  | 0.284 | 0.243 |   1.805 |    7.363 | 
     | U0_ALU/div_52/FE_RC_59_0     | A0 v -> Y ^ | OAI21X2M   | 0.504 | 0.378 |   2.183 |    7.741 | 
     | U0_ALU/div_52/FE_RC_140_0    | A ^ -> Y v  | INVX2M     | 0.127 | 0.113 |   2.296 |    7.854 | 
     | U0_ALU/div_52/FE_RC_139_0    | S0 v -> Y v | MXI2X1M    | 0.154 | 0.172 |   2.468 |    8.026 | 
     | U0_ALU/div_52/FE_RC_132_0    | A0 v -> Y ^ | AOI221XLM  | 0.599 | 0.422 |   2.891 |    8.448 | 
     | U0_ALU/div_52/FE_RC_130_0    | B ^ -> Y v  | MXI2X1M    | 0.173 | 0.187 |   3.078 |    8.636 | 
     | U0_ALU/div_52/U38            | B v -> Y v  | MX2X1M     | 0.169 | 0.330 |   3.409 |    8.966 | 
     | U0_ALU/div_52/FE_RC_234_0    | A v -> Y ^  | INVX2M     | 0.092 | 0.097 |   3.505 |    9.063 | 
     | U0_ALU/div_52/FE_RC_305_0    | AN ^ -> Y ^ | NAND3BX2M  | 0.186 | 0.171 |   3.676 |    9.234 | 
     | U0_ALU/div_52/FE_RC_319_0    | B ^ -> Y v  | NAND2X2M   | 0.241 | 0.194 |   3.870 |    9.428 | 
     | U0_ALU/U72                   | C0 v -> Y ^ | AOI222X1M  | 0.507 | 0.458 |   4.328 |    9.886 | 
     | U0_ALU/U69                   | A1 ^ -> Y v | AOI31X2M   | 0.168 | 0.176 |   4.504 |   10.062 | 
     | U0_ALU/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.504 |   10.062 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.558 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -5.518 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -5.486 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -5.228 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -4.918 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -4.915 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -4.915 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.020
- Arrival Time                  4.318
= Slack Time                    5.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.702 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.741 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.773 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.032 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.290 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.909 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.212 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.433 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.676 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.791 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.040 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.527 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.749 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.278 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.492 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.135 |    9.837 | 
     | U0_RegFile/U201                   | B1 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.183 |   4.318 |   10.020 | 
     | U0_RegFile/\regArr_reg[8][6]      | D v         | SDFFRQX2M  | 0.170 | 0.000 |   4.318 |   10.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.702 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.662 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.630 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.372 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.114 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M  | 0.253 | 0.016 |   0.605 |   -5.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.022
- Arrival Time                  4.308
= Slack Time                    5.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.714 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.754 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.786 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.044 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.303 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.921 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.225 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.446 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.689 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.803 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.053 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.539 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.762 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.290 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.505 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.135 |    9.850 | 
     | U0_RegFile/U200                   | B1 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.173 |   4.308 |   10.022 | 
     | U0_RegFile/\regArr_reg[8][5]      | D v         | SDFFRQX2M  | 0.167 | 0.000 |   4.308 |   10.022 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.715 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.675 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.643 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.385 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.126 | 
     | U0_RegFile/\regArr_reg[8][5] | CK ^       | SDFFRQX2M  | 0.256 | 0.018 |   0.606 |   -5.108 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.025
- Arrival Time                  4.296
= Slack Time                    5.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.729 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.768 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.800 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.059 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.317 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.935 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.239 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.460 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.703 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.818 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.067 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.553 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.776 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.305 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.519 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.135 |    9.864 | 
     | U0_RegFile/U199                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.161 |   4.296 |   10.025 | 
     | U0_RegFile/\regArr_reg[8][4]      | D v         | SDFFRQX2M  | 0.152 | 0.000 |   4.296 |   10.025 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.729 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.689 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.657 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.399 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.140 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M  | 0.255 | 0.017 |   0.606 |   -5.123 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.056
- Arrival Time                  4.318
= Slack Time                    5.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.737 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.777 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.809 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.067 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.326 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.944 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.247 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.469 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.712 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.826 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.076 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.562 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.784 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.313 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.527 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.507 | 0.348 |   4.138 |    9.875 | 
     | U0_RegFile/U244                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.181 |   4.318 |   10.056 | 
     | U0_RegFile/\regArr_reg[14][1]     | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.318 |   10.056 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.737 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.698 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.666 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.407 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.146 | 
     | U0_RegFile/\regArr_reg[14][1] | CK ^       | SDFFRQX2M  | 0.287 | 0.041 |   0.633 |   -5.104 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.625
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.306
= Slack Time                    5.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.740 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.779 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.811 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.070 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.328 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.947 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.250 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.471 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.714 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.829 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.078 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.565 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.787 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.316 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.212 |   3.788 |    9.528 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.347 |   4.135 |    9.875 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.166 | 0.171 |   4.306 |   10.046 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.166 | 0.000 |   4.306 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.740 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.700 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.668 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.410 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.148 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.281 | 0.033 |   0.625 |   -5.115 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.027
- Arrival Time                  4.287
= Slack Time                    5.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.740 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.779 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.812 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.070 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.328 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.947 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.250 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.471 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.714 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.829 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.078 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.565 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.787 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.316 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.530 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.135 |    9.875 | 
     | U0_RegFile/U202                   | B1 ^ -> Y v | OAI2BB2X1M | 0.132 | 0.152 |   4.287 |   10.027 | 
     | U0_RegFile/\regArr_reg[8][7]      | D v         | SDFFRQX2M  | 0.132 | 0.000 |   4.287 |   10.027 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.740 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.701 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.668 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.410 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.152 | 
     | U0_RegFile/\regArr_reg[8][7] | CK ^       | SDFFRQX2M  | 0.252 | 0.016 |   0.604 |   -5.136 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.054
- Arrival Time                  4.311
= Slack Time                    5.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.743 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.782 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.814 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.073 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.331 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.950 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.474 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.717 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.832 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.081 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.567 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.790 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.319 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.533 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.135 |    9.877 | 
     | U0_RegFile/U229                   | B1 ^ -> Y v | OAI2BB2X1M | 0.169 | 0.177 |   4.311 |   10.054 | 
     | U0_RegFile/\regArr_reg[12][2]     | D v         | SDFFRQX2M  | 0.169 | 0.000 |   4.311 |   10.054 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.743 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.703 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.671 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.413 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.151 | 
     | U0_RegFile/\regArr_reg[12][2] | CK ^       | SDFFRQX2M  | 0.287 | 0.041 |   0.633 |   -5.110 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.618
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.043
- Arrival Time                  4.296
= Slack Time                    5.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.747 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.787 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.819 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.077 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.335 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.954 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.257 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.721 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.836 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.086 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.572 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.794 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.323 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.537 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.135 |    9.882 | 
     | U0_RegFile/U196                   | B1 ^ -> Y v | OAI2BB2X1M | 0.142 | 0.161 |   4.296 |   10.043 | 
     | U0_RegFile/\regArr_reg[8][1]      | D v         | SDFFRQX2M  | 0.142 | 0.000 |   4.296 |   10.043 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.747 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.708 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.676 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.417 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.155 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.027 |   0.618 |   -5.129 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.298
= Slack Time                    5.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.747 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.787 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.819 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.077 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.335 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.954 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.257 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.721 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.836 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.086 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.572 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.794 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.323 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.537 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.135 |    9.882 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.163 |   4.298 |   10.046 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.298 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.747 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.708 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.676 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.417 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.155 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.280 | 0.031 |   0.622 |   -5.125 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.620
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.045
- Arrival Time                  4.297
= Slack Time                    5.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.747 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.787 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.819 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.077 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.336 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.954 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.257 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.722 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.836 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.086 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.572 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.794 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.323 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.537 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.135 |    9.882 | 
     | U0_RegFile/U227                   | B1 ^ -> Y v | OAI2BB2X1M | 0.143 | 0.163 |   4.297 |   10.045 | 
     | U0_RegFile/\regArr_reg[12][0]     | D v         | SDFFRQX2M  | 0.143 | 0.000 |   4.297 |   10.045 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.747 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.708 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.676 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.417 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.156 | 
     | U0_RegFile/\regArr_reg[12][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.028 |   0.620 |   -5.127 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.047
- Arrival Time                  4.300
= Slack Time                    5.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.748 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.787 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.819 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.078 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.336 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.954 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.258 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.722 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.837 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.086 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.572 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.795 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.324 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.212 |   3.788 |    9.535 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.347 |   4.135 |    9.882 | 
     | U0_RegFile/U351                   | B1 ^ -> Y v | OAI2BB2X1M | 0.149 | 0.165 |   4.299 |   10.047 | 
     | U0_RegFile/\regArr_reg[6][7]      | D v         | SDFFRQX2M  | 0.149 | 0.000 |   4.300 |   10.047 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.748 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.708 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.676 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.418 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.156 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M  | 0.280 | 0.031 |   0.623 |   -5.124 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.615
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.040
- Arrival Time                  4.292
= Slack Time                    5.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.748 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.787 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.820 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.078 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.336 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.955 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.258 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.722 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.837 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.086 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.573 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.795 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.324 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.538 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.135 |    9.883 | 
     | U0_RegFile/U195                   | B1 ^ -> Y v | OAI2BB2X1M | 0.136 | 0.157 |   4.292 |   10.040 | 
     | U0_RegFile/\regArr_reg[8][0]      | D v         | SDFFRQX2M  | 0.136 | 0.000 |   4.292 |   10.040 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.748 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.708 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.676 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.418 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.156 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M  | 0.271 | 0.023 |   0.615 |   -5.133 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.058
- Arrival Time                  4.309
= Slack Time                    5.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.748 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.788 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.820 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.078 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.337 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.955 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.258 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.480 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.723 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.837 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.087 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.573 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.795 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.324 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.538 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.135 |    9.883 | 
     | U0_RegFile/U233                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.174 |   4.309 |   10.057 | 
     | U0_RegFile/\regArr_reg[12][6]     | D v         | SDFFRQX2M  | 0.163 | 0.000 |   4.309 |   10.058 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.748 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.709 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.677 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.418 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.157 | 
     | U0_RegFile/\regArr_reg[12][6] | CK ^       | SDFFRQX2M  | 0.287 | 0.043 |   0.635 |   -5.113 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.058
- Arrival Time                  4.309
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.749 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.789 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.821 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.079 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.338 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.956 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.259 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.481 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.723 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.838 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.088 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.574 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.796 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.325 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.539 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.507 | 0.348 |   4.138 |    9.887 | 
     | U0_RegFile/U248                   | B1 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.171 |   4.309 |   10.058 | 
     | U0_RegFile/\regArr_reg[14][5]     | D v         | SDFFRQX2M  | 0.167 | 0.000 |   4.309 |   10.058 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.749 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.710 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.678 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.419 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.157 | 
     | U0_RegFile/\regArr_reg[14][5] | CK ^       | SDFFRQX2M  | 0.287 | 0.045 |   0.637 |   -5.112 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.625
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.049
- Arrival Time                  4.299
= Slack Time                    5.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.750 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.790 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.080 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.339 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.957 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.260 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.482 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.725 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.839 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.089 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.575 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.797 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.326 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.212 |   3.788 |    9.538 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.347 |   4.135 |    9.885 | 
     | U0_RegFile/U350                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.164 |   4.299 |   10.049 | 
     | U0_RegFile/\regArr_reg[6][6]      | D v         | SDFFRQX2M  | 0.152 | 0.000 |   4.299 |   10.049 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.750 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.711 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.679 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.420 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.159 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^       | SDFFRQX2M  | 0.281 | 0.034 |   0.625 |   -5.125 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.056
- Arrival Time                  4.306
= Slack Time                    5.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.750 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.790 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.080 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.339 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.957 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.261 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.482 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.725 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.839 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.089 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.575 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.797 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.326 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.541 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.135 |    9.885 | 
     | U0_RegFile/U228                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.171 |   4.306 |   10.056 | 
     | U0_RegFile/\regArr_reg[12][1]     | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.306 |   10.056 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.750 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.711 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.679 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.420 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.159 | 
     | U0_RegFile/\regArr_reg[12][1] | CK ^       | SDFFRQX2M  | 0.287 | 0.040 |   0.632 |   -5.118 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.059
- Arrival Time                  4.309
= Slack Time                    5.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.751 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.790 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.081 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.339 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.957 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.261 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.482 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.725 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.840 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.089 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.575 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.798 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.327 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.541 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.507 | 0.348 |   4.138 |    9.888 | 
     | U0_RegFile/U250                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.171 |   4.308 |   10.059 | 
     | U0_RegFile/\regArr_reg[14][7]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.309 |   10.059 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.751 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.711 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.679 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.421 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.159 | 
     | U0_RegFile/\regArr_reg[14][7] | CK ^       | SDFFRQX2M  | 0.287 | 0.043 |   0.635 |   -5.116 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.626
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.048
- Arrival Time                  4.295
= Slack Time                    5.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.753 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.792 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.825 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.083 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.341 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.960 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.263 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.484 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.727 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.842 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.092 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.578 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.800 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.329 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.212 |   3.788 |    9.541 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.347 |   4.135 |    9.888 | 
     | U0_RegFile/U349                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.161 |   4.295 |   10.048 | 
     | U0_RegFile/\regArr_reg[6][5]      | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.295 |   10.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.753 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.713 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.681 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.423 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.161 | 
     | U0_RegFile/\regArr_reg[6][5] | CK ^       | SDFFRQX2M  | 0.281 | 0.034 |   0.626 |   -5.127 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.053
- Arrival Time                  4.299
= Slack Time                    5.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.754 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.794 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.826 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.084 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.343 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.961 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.265 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.486 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.729 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.843 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.093 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.579 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.801 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.330 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.545 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.135 |    9.889 | 
     | U0_RegFile/U232                   | B1 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.164 |   4.299 |   10.053 | 
     | U0_RegFile/\regArr_reg[12][5]     | D v         | SDFFRQX2M  | 0.158 | 0.000 |   4.299 |   10.053 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.754 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.715 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.683 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.424 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.163 | 
     | U0_RegFile/\regArr_reg[12][5] | CK ^       | SDFFRQX2M  | 0.284 | 0.039 |   0.631 |   -5.124 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.629
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.048
- Arrival Time                  4.292
= Slack Time                    5.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.756 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.795 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.828 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.086 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.344 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.963 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.266 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.488 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.730 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.845 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.095 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.581 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.803 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.332 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.212 |   3.788 |    9.544 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.460 | 0.330 |   4.118 |    9.874 | 
     | U0_RegFile/U333                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.175 |   4.292 |   10.048 | 
     | U0_RegFile/\regArr_reg[4][5]      | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.292 |   10.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.756 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.717 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.684 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.426 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.164 | 
     | U0_RegFile/\regArr_reg[4][5] | CK ^       | SDFFRQX2M  | 0.283 | 0.038 |   0.629 |   -5.127 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.630
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  4.298
= Slack Time                    5.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.757 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.796 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.828 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.087 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.345 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.964 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.267 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.488 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.731 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.846 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.095 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.804 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.333 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.547 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.507 | 0.348 |   4.138 |    9.895 | 
     | U0_RegFile/U249                   | B1 ^ -> Y v | OAI2BB2X1M | 0.147 | 0.161 |   4.298 |   10.055 | 
     | U0_RegFile/\regArr_reg[14][6]     | D v         | SDFFRQX2M  | 0.147 | 0.000 |   4.298 |   10.055 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.757 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.717 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.685 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.427 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.165 | 
     | U0_RegFile/\regArr_reg[14][6] | CK ^       | SDFFRQX2M  | 0.283 | 0.038 |   0.630 |   -5.127 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  4.302
= Slack Time                    5.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.758 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.797 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.829 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.088 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.346 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.964 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.268 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.489 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.732 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.847 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.096 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.805 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.334 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.548 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.507 | 0.348 |   4.138 |    9.895 | 
     | U0_RegFile/U245                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.165 |   4.302 |   10.060 | 
     | U0_RegFile/\regArr_reg[14][2]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.302 |   10.060 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.758 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.718 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.686 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.428 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.166 | 
     | U0_RegFile/\regArr_reg[14][2] | CK ^       | SDFFRQX2M  | 0.287 | 0.044 |   0.636 |   -5.122 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.627
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.053
- Arrival Time                  4.295
= Slack Time                    5.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.758 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.797 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.829 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.088 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.346 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.965 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.268 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.732 |    7.489 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.732 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.847 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.096 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.805 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.334 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.212 |   3.788 |    9.545 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.347 |   4.135 |    9.893 | 
     | U0_RegFile/U344                   | B1 ^ -> Y v | OAI2BB2X1M | 0.140 | 0.161 |   4.295 |   10.053 | 
     | U0_RegFile/\regArr_reg[6][0]      | D v         | SDFFRQX2M  | 0.140 | 0.000 |   4.295 |   10.053 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.758 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.718 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.686 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.428 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.166 | 
     | U0_RegFile/\regArr_reg[6][0] | CK ^       | SDFFRQX2M  | 0.282 | 0.035 |   0.627 |   -5.131 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.024
- Arrival Time                  4.266
= Slack Time                    5.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.758 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.797 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.829 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.088 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.346 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.964 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.268 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.489 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.732 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.847 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.338 |    8.096 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.805 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.334 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.548 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.457 | 0.320 |   4.110 |    9.868 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.156 |   4.266 |   10.024 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.266 |   10.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.758 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.718 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.686 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.428 | 
     | REF_SCAN_CLK__L1_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.170 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M  | 0.253 | 0.017 |   0.605 |   -5.153 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  4.302
= Slack Time                    5.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.759 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.799 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.831 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.089 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.347 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.966 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.269 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.491 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.733 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.848 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.098 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.806 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.335 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.549 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.507 | 0.348 |   4.138 |    9.897 | 
     | U0_RegFile/U246                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.164 |   4.302 |   10.061 | 
     | U0_RegFile/\regArr_reg[14][3]     | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.302 |   10.061 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.759 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.720 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.687 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.429 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.167 | 
     | U0_RegFile/\regArr_reg[14][3] | CK ^       | SDFFRQX2M  | 0.287 | 0.045 |   0.637 |   -5.122 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  4.301
= Slack Time                    5.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.760 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.799 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.831 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.090 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.348 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.618 |   1.207 |    6.966 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.425 | 0.303 |   1.510 |    7.270 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.237 | 0.221 |   1.731 |    7.491 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.974 |    7.734 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.089 |    7.849 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.339 |    8.098 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.825 |    8.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.047 |    8.807 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.841 | 0.529 |   3.576 |    9.336 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.790 |    9.550 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.135 |    9.894 | 
     | U0_RegFile/U231                   | B1 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.166 |   4.301 |   10.061 | 
     | U0_RegFile/\regArr_reg[12][4]     | D v         | SDFFRQX2M  | 0.158 | 0.000 |   4.301 |   10.061 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.760 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.720 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.688 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.430 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.168 | 
     | U0_RegFile/\regArr_reg[12][4] | CK ^       | SDFFRQX2M  | 0.287 | 0.045 |   0.637 |   -5.123 | 
     +----------------------------------------------------------------------------------------------+ 

