// Seed: 2347314414
module module_0 (
    output wor id_0,
    output tri id_1,
    output wand id_2
    , id_10,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    output tri id_7,
    output logic id_8
);
  wire id_11;
  wire id_12;
  always @(1 or -1) begin : LABEL_0
    id_8 = #id_13 -1;
  end
endmodule
module module_1 #(
    parameter id_8 = 32'd94
) (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wor id_3,
    input wand id_4,
    output supply0 id_5,
    input uwire id_6,
    input wire id_7,
    input tri _id_8,
    output wor id_9,
    output supply0 id_10,
    input wand id_11,
    input tri id_12,
    output supply1 id_13,
    output uwire id_14,
    input wor id_15,
    output wor id_16,
    input wire id_17,
    input tri0 id_18,
    output wor id_19,
    input wire id_20,
    output uwire id_21,
    input uwire id_22,
    output tri1 id_23,
    output wire id_24,
    input tri0 id_25,
    output tri0 id_26,
    input supply0 id_27,
    input uwire id_28,
    output logic id_29,
    input wand id_30,
    input tri id_31,
    input supply1 id_32,
    input supply0 id_33,
    input supply1 id_34,
    input supply0 id_35,
    input tri1 id_36,
    output supply0 id_37,
    output wand id_38,
    output supply1 id_39,
    input wor id_40,
    output tri id_41,
    input supply1 id_42,
    output tri id_43
);
  module_0 modCall_1 (
      id_5,
      id_23,
      id_16,
      id_36,
      id_34,
      id_15,
      id_27,
      id_39,
      id_29
  );
  logic [id_8 : 1] id_45 = id_15;
  always @(posedge id_45) begin : LABEL_0
    id_29 = id_20;
  end
endmodule
