name: marca_core

memories:
  rf_I:
    size: 32
    r_bw: 32
    w_bw: 32
    r_cost: 1.6
    w_cost: 1.6
    area: 0
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    min_r_granularity: 8
    min_w_granularity: 8
    operands: [I1]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: []

  rf_W: # For MatMul, this will store activations
    size: 32
    r_bw: 32
    w_bw: 32
    r_cost: 1.6
    w_cost: 1.6
    area: 0
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    min_r_granularity: 4
    min_w_granularity: 4
    operands: [I2]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: []

  rf_O:
    size: 32
    r_bw: 32
    w_bw: 32
    r_cost: 1.6
    w_cost: 1.6
    area: 0
    r_port: 2
    w_port: 2
    rw_port: 0
    latency: 1
    min_r_granularity: 16
    min_w_granularity: 16
    operands: [O]
    ports:
      - fh: w_port_1
        tl: r_port_1
        fl: w_port_2
        th: r_port_2
    served_dimensions: []

  sram:
    size: 6_291_456 # 25_165_824
    r_bw: 9999999999 #1024
    w_bw: 9999999999 #1024
    r_cost: 9999999999
    w_cost: 9999999999
    area: 0
    r_port: 3
    w_port: 3
    rw_port: 0
    latency: 1
    min_r_granularity: 16
    min_w_granularity: 16
    operands: [I1, I2, O]
    ports:
      - fh: w_port_1
        tl: r_port_1
      - fh: w_port_2
        tl: r_port_2
      - fh: w_port_3
        tl: r_port_3
        fl: w_port_3
        th: r_port_3
    served_dimensions: [D1, D2]

operational_array:
  unit_energy: 15
  unit_area: 1 # unit
  dimensions: [D1, D2]
  sizes: [16, 16]
# dataflows:
#   D1:
#     - D, 64
#   D2:
#     - K, 64
