Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date             : Tue Mar 12 12:35:54 2019
| Host             : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file top_power.rpt
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.207        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.135        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        5 |       --- |             --- |
| Slice Logic              |     0.001 |      742 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      195 |     20800 |            0.94 |
|   CARRY4                 |    <0.001 |       82 |      8150 |            1.01 |
|   Register               |    <0.001 |      345 |     41600 |            0.83 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |        6 |     32600 |            0.02 |
|   Others                 |     0.000 |       46 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       36 |      9600 |            0.38 |
| Signals                  |     0.002 |      597 |       --- |             --- |
| MMCM                     |     0.128 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |        4 |       106 |            3.77 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.207 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.006 |      0.010 |
| Vccaux    |       1.800 |     0.084 |       0.071 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                   | Constraint (ns) |
+-----------------------------+----------------------------------------------------------+-----------------+
| I2S_CLK_reloj2_clk_wiz_0_0  | Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0  |            70.9 |
| clk100                      | clk100                                                   |            10.0 |
| clkfbout_reloj2_clk_wiz_0_0 | Audio/audio_clockmanager/cm2/clkfbout_reloj2_clk_wiz_0_0 |            50.0 |
+-----------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     0.135 |
|   Audio                        |     0.134 |
|     SoundTrackSynthesizer      |     0.005 |
|       A3                       |    <0.001 |
|       A4                       |    <0.001 |
|       ASharp3                  |    <0.001 |
|       ASharp4                  |    <0.001 |
|       B3                       |    <0.001 |
|       B4                       |    <0.001 |
|       C4                       |    <0.001 |
|       CSharp4                  |    <0.001 |
|       D4                       |    <0.001 |
|       DSharp4                  |    <0.001 |
|       E4                       |    <0.001 |
|       F4                       |    <0.001 |
|       FSharp4                  |    <0.001 |
|       G4                       |    <0.001 |
|       GSharp4                  |    <0.001 |
|     SoundTrack_reg_0_63_0_2    |    <0.001 |
|     SoundTrack_reg_0_63_3_5    |    <0.001 |
|     SoundTrack_reg_0_63_6_6    |    <0.001 |
|     SoundTrack_reg_0_63_7_7    |    <0.001 |
|     SoundTrack_reg_128_191_0_2 |    <0.001 |
|     SoundTrack_reg_128_191_3_5 |    <0.001 |
|     SoundTrack_reg_128_191_6_6 |    <0.001 |
|     SoundTrack_reg_128_191_7_7 |    <0.001 |
|     SoundTrack_reg_64_127_0_2  |    <0.001 |
|     SoundTrack_reg_64_127_3_5  |    <0.001 |
|     SoundTrack_reg_64_127_6_6  |    <0.001 |
|     SoundTrack_reg_64_127_7_7  |    <0.001 |
|     audio_clockmanager         |     0.128 |
|       cm2                      |     0.128 |
|     i2s                        |    <0.001 |
|     spiInitClock               |    <0.001 |
+--------------------------------+-----------+


