Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Oct 25 19:38:09 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_alu_top_timing_summary_routed.rpt -pb uart_alu_top_timing_summary_routed.pb -rpx uart_alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_alu_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.444        0.000                      0                  238        0.079        0.000                      0                  238        3.950        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.444        0.000                      0                  238        0.079        0.000                      0                  238        3.950        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.870ns (27.206%)  route 2.328ns (72.794%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.875     7.030    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.103     7.133 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.223     7.356    uart_unit/uart_tx_unit/s_next
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.173    13.900    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[0]/C
                         clock pessimism              0.229    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X0Y77          FDCE (Setup_fdce_C_CE)      -0.293    13.800    uart_unit/uart_tx_unit/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.870ns (27.206%)  route 2.328ns (72.794%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.875     7.030    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.103     7.133 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.223     7.356    uart_unit/uart_tx_unit/s_next
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.173    13.900    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[1]/C
                         clock pessimism              0.229    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X0Y77          FDCE (Setup_fdce_C_CE)      -0.293    13.800    uart_unit/uart_tx_unit/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.870ns (27.206%)  route 2.328ns (72.794%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.875     7.030    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.103     7.133 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.223     7.356    uart_unit/uart_tx_unit/s_next
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.173    13.900    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[2]/C
                         clock pessimism              0.229    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X0Y77          FDCE (Setup_fdce_C_CE)      -0.293    13.800    uart_unit/uart_tx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.870ns (27.206%)  route 2.328ns (72.794%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.875     7.030    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.103     7.133 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.223     7.356    uart_unit/uart_tx_unit/s_next
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.173    13.900    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[3]/C
                         clock pessimism              0.229    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X0Y77          FDCE (Setup_fdce_C_CE)      -0.293    13.800    uart_unit/uart_tx_unit/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.864ns (29.021%)  route 2.113ns (70.979%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.450     6.605    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.097     6.702 r  uart_unit/uart_rx_unit/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.434     7.136    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.178    13.905    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.213    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X6Y83          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384    13.698    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.864ns (29.021%)  route 2.113ns (70.979%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.450     6.605    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.097     6.702 r  uart_unit/uart_rx_unit/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.434     7.136    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.178    13.905    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.213    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X6Y83          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384    13.698    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.864ns (29.021%)  route 2.113ns (70.979%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.450     6.605    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.097     6.702 r  uart_unit/uart_rx_unit/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.434     7.136    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.178    13.905    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.213    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X6Y83          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384    13.698    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.864ns (29.021%)  route 2.113ns (70.979%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.450     6.605    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.097     6.702 r  uart_unit/uart_rx_unit/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.434     7.136    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.178    13.905    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.213    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X6Y83          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384    13.698    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.864ns (29.021%)  route 2.113ns (70.979%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.450     6.605    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.097     6.702 r  uart_unit/uart_rx_unit/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.434     7.136    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.178    13.905    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.213    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X6Y83          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384    13.698    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.864ns (29.021%)  route 2.113ns (70.979%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.279     4.158    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.313     4.471 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.737     5.208    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.215     5.423 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.492     5.916    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.239     6.155 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.450     6.605    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.097     6.702 r  uart_unit/uart_rx_unit/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.434     7.136    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.178    13.905    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.213    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X6Y83          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.384    13.698    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  6.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.467    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.260     1.868    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y79          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMS32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.789    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.149%)  route 0.272ns (65.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.272     1.879    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.149%)  route 0.272ns (65.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.466    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.272     1.879    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.852     1.980    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y79          RAMD32                                       r  uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y75    uart_alu_interface_unit/aux_send_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y75    uart_alu_interface_unit/aux_send_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y81    uart_alu_interface_unit/op1_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y81    uart_alu_interface_unit/op1_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y79    uart_alu_interface_unit/op1_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y79    uart_alu_interface_unit/op1_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y79    uart_alu_interface_unit/op1_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y81    uart_alu_interface_unit/op1_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y81    uart_alu_interface_unit/op1_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y83    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 3.481ns (66.299%)  route 1.770ns (33.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.275     4.154    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y80          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.341     4.495 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.770     6.265    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.140     9.405 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.405    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.360ns (68.735%)  route 0.619ns (31.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.585     1.468    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y80          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           0.619     2.228    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.447 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.447    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.595ns (37.568%)  route 2.651ns (62.432%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.719     3.023    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.097     3.120 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.489     3.610    uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.097     3.707 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.443     4.149    uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.097     4.246 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.246    uart_unit/uart_rx_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.595ns (37.603%)  route 2.647ns (62.397%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.719     3.023    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.097     3.120 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.489     3.610    uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.097     3.707 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.439     4.145    uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.097     4.242 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.242    uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.289ns (30.945%)  route 2.877ns (69.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.877     4.167    uart_unit/uart_rx_unit/AR[0]
    SLICE_X4Y85          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.289ns (31.605%)  route 2.790ns (68.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.790     4.080    uart_unit/uart_rx_unit/AR[0]
    SLICE_X2Y84          FDCE                                         f  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.289ns (31.605%)  route 2.790ns (68.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.790     4.080    uart_unit/uart_rx_unit/AR[0]
    SLICE_X2Y84          FDCE                                         f  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.289ns (31.605%)  route 2.790ns (68.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.790     4.080    uart_unit/uart_rx_unit/AR[0]
    SLICE_X3Y84          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.289ns (31.605%)  route 2.790ns (68.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.790     4.080    uart_unit/uart_rx_unit/AR[0]
    SLICE_X3Y84          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.289ns (31.605%)  route 2.790ns (68.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.790     4.080    uart_unit/uart_rx_unit/AR[0]
    SLICE_X3Y84          FDCE                                         f  uart_unit/uart_rx_unit/s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/baud_rate_gen/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 1.289ns (32.400%)  route 2.690ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.690     3.980    uart_unit/baud_rate_gen/AR[0]
    SLICE_X2Y83          FDCE                                         f  uart_unit/baud_rate_gen/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/fifo_rx_unit/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 1.289ns (32.400%)  route 2.690ns (67.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          2.690     3.980    uart_unit/fifo_rx_unit/AR[0]
    SLICE_X3Y83          FDCE                                         f  uart_unit/fifo_rx_unit/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.179     3.906    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.224ns (23.951%)  route 0.712ns (76.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.712     0.936    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y84          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.855     1.983    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.270ns (22.782%)  route 0.916ns (77.218%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.916     1.140    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.046     1.186 r  uart_unit/uart_rx_unit/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.186    uart_unit/uart_rx_unit/s_reg[3]_i_2_n_0
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.269ns (22.452%)  route 0.930ns (77.548%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.810     1.034    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.079 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.120     1.199    uart_unit/uart_rx_unit/s_next
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.269ns (22.452%)  route 0.930ns (77.548%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.810     1.034    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.079 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.120     1.199    uart_unit/uart_rx_unit/s_next
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.269ns (22.452%)  route 0.930ns (77.548%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.810     1.034    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.079 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.120     1.199    uart_unit/uart_rx_unit/s_next
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.269ns (22.392%)  route 0.933ns (77.608%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.810     1.034    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.079 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.124     1.203    uart_unit/uart_rx_unit/s_next
    SLICE_X4Y85          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.267ns (21.145%)  route 0.997ns (78.855%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.997     1.221    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.043     1.264 r  uart_unit/uart_rx_unit/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.264    uart_unit/uart_rx_unit/s_reg[1]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.269ns (21.270%)  route 0.997ns (78.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.997     1.221    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.045     1.266 r  uart_unit/uart_rx_unit/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.266    uart_unit/uart_rx_unit/s_reg[0]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     1.985    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.269ns (21.080%)  route 1.008ns (78.920%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.008     1.232    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  uart_unit/uart_rx_unit/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.277    uart_unit/uart_rx_unit/s_reg[2]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/fifo_tx_unit/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.210ns (16.233%)  route 1.081ns (83.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=93, routed)          1.081     1.291    uart_unit/fifo_tx_unit/AR[0]
    SLICE_X1Y78          FDCE                                         f  uart_unit/fifo_tx_unit/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     1.979    uart_unit/fifo_tx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  uart_unit/fifo_tx_unit/r_ptr_reg_reg[0]/C





