{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631480972298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631480972298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 00:09:32 2021 " "Processing started: Mon Sep 13 00:09:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631480972298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1631480972298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc linked_list -c i_req_gen " "Command: quartus_drc linked_list -c i_req_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1631480972298 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "e:/program_files/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file e:/program_files/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Assistant" 0 -1 1631480972480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1631480973179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i_req_gen.sdc " "Synopsys Design Constraints File file not found: 'i_req_gen.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1631480973666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1631480973666 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1631480973666 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1631480973666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1631480973666 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1631480973666 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " GPIO_0\[7\]~output " "Node  \"GPIO_0\[7\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " CLOCK4_50~output " "Node  \"CLOCK4_50~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " CLOCK4_50 " "Node  \"CLOCK4_50\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[0\]~output " "Node  \"DRAM_DQ\[0\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[0\] " "Node  \"DRAM_DQ\[0\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[1\]~output " "Node  \"DRAM_DQ\[1\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[1\] " "Node  \"DRAM_DQ\[1\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[2\]~output " "Node  \"DRAM_DQ\[2\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[2\] " "Node  \"DRAM_DQ\[2\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[3\]~output " "Node  \"DRAM_DQ\[3\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[3\] " "Node  \"DRAM_DQ\[3\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[4\]~output " "Node  \"DRAM_DQ\[4\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[4\] " "Node  \"DRAM_DQ\[4\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[5\]~output " "Node  \"DRAM_DQ\[5\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[5\] " "Node  \"DRAM_DQ\[5\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[6\]~output " "Node  \"DRAM_DQ\[6\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[6\] " "Node  \"DRAM_DQ\[6\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[7\]~output " "Node  \"DRAM_DQ\[7\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[7\] " "Node  \"DRAM_DQ\[7\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[8\]~output " "Node  \"DRAM_DQ\[8\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[8\] " "Node  \"DRAM_DQ\[8\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[9\]~output " "Node  \"DRAM_DQ\[9\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[9\] " "Node  \"DRAM_DQ\[9\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[10\]~output " "Node  \"DRAM_DQ\[10\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[10\] " "Node  \"DRAM_DQ\[10\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[11\]~output " "Node  \"DRAM_DQ\[11\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[11\] " "Node  \"DRAM_DQ\[11\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[12\]~output " "Node  \"DRAM_DQ\[12\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[12\] " "Node  \"DRAM_DQ\[12\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_NODES_INFO" " DRAM_DQ\[13\]~output " "Node  \"DRAM_DQ\[13\]~output\"" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/projects/circuits/demo/DE0_CV_golden_top.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/projects/circuits/demo/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1631480973712 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1631480973712 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1631480973712 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1631480973712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631480973750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 13 00:09:33 2021 " "Processing ended: Mon Sep 13 00:09:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631480973750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631480973750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631480973750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1631480973750 ""}
