<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p268" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_268{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_268{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_268{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_268{left:189px;bottom:998px;}
#t5_268{left:523px;bottom:998px;letter-spacing:-0.12px;}
#t6_268{left:523px;bottom:981px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t7_268{left:523px;bottom:959px;letter-spacing:-0.12px;}
#t8_268{left:523px;bottom:943px;letter-spacing:-0.12px;}
#t9_268{left:523px;bottom:926px;letter-spacing:-0.1px;}
#ta_268{left:189px;bottom:901px;}
#tb_268{left:523px;bottom:901px;letter-spacing:-0.12px;}
#tc_268{left:523px;bottom:880px;letter-spacing:-0.12px;}
#td_268{left:523px;bottom:863px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#te_268{left:523px;bottom:846px;letter-spacing:-0.11px;}
#tf_268{left:189px;bottom:822px;}
#tg_268{left:523px;bottom:822px;letter-spacing:-0.14px;}
#th_268{left:189px;bottom:797px;}
#ti_268{left:523px;bottom:797px;letter-spacing:-0.11px;}
#tj_268{left:523px;bottom:776px;letter-spacing:-0.12px;}
#tk_268{left:523px;bottom:759px;letter-spacing:-0.11px;}
#tl_268{left:523px;bottom:742px;letter-spacing:-0.11px;}
#tm_268{left:523px;bottom:726px;letter-spacing:-0.12px;}
#tn_268{left:189px;bottom:701px;}
#to_268{left:523px;bottom:701px;letter-spacing:-0.14px;}
#tp_268{left:189px;bottom:677px;letter-spacing:-0.16px;}
#tq_268{left:523px;bottom:677px;letter-spacing:-0.11px;}
#tr_268{left:523px;bottom:655px;letter-spacing:-0.12px;}
#ts_268{left:523px;bottom:639px;letter-spacing:-0.12px;}
#tt_268{left:189px;bottom:614px;letter-spacing:-0.14px;}
#tu_268{left:523px;bottom:614px;letter-spacing:-0.14px;}
#tv_268{left:189px;bottom:590px;letter-spacing:-0.13px;}
#tw_268{left:523px;bottom:590px;letter-spacing:-0.12px;}
#tx_268{left:523px;bottom:568px;letter-spacing:-0.12px;}
#ty_268{left:523px;bottom:551px;letter-spacing:-0.12px;}
#tz_268{left:189px;bottom:527px;letter-spacing:-0.13px;}
#t10_268{left:523px;bottom:527px;letter-spacing:-0.12px;}
#t11_268{left:523px;bottom:506px;letter-spacing:-0.12px;word-spacing:-0.56px;}
#t12_268{left:523px;bottom:489px;letter-spacing:-0.12px;}
#t13_268{left:189px;bottom:464px;letter-spacing:-0.13px;}
#t14_268{left:523px;bottom:464px;letter-spacing:-0.11px;}
#t15_268{left:523px;bottom:443px;letter-spacing:-0.12px;}
#t16_268{left:523px;bottom:426px;letter-spacing:-0.12px;}
#t17_268{left:189px;bottom:402px;letter-spacing:-0.14px;}
#t18_268{left:523px;bottom:402px;letter-spacing:-0.13px;}
#t19_268{left:523px;bottom:380px;letter-spacing:-0.12px;}
#t1a_268{left:523px;bottom:364px;letter-spacing:-0.11px;}
#t1b_268{left:523px;bottom:342px;letter-spacing:-0.11px;}
#t1c_268{left:523px;bottom:325px;letter-spacing:-0.1px;}
#t1d_268{left:189px;bottom:301px;letter-spacing:-0.18px;}
#t1e_268{left:523px;bottom:301px;letter-spacing:-0.12px;}
#t1f_268{left:523px;bottom:279px;letter-spacing:-0.11px;}
#t1g_268{left:523px;bottom:263px;letter-spacing:-0.11px;}
#t1h_268{left:523px;bottom:241px;letter-spacing:-0.11px;}
#t1i_268{left:523px;bottom:224px;letter-spacing:-0.1px;}
#t1j_268{left:189px;bottom:200px;letter-spacing:-0.13px;}
#t1k_268{left:523px;bottom:200px;letter-spacing:-0.13px;}
#t1l_268{left:523px;bottom:179px;letter-spacing:-0.11px;}
#t1m_268{left:523px;bottom:162px;letter-spacing:-0.11px;}
#t1n_268{left:523px;bottom:140px;letter-spacing:-0.11px;}
#t1o_268{left:523px;bottom:124px;letter-spacing:-0.1px;}
#t1p_268{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1q_268{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1r_268{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1s_268{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t1t_268{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1u_268{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t1v_268{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1w_268{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t1x_268{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_268{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_268{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_268{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_268{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_268{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts268" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg268Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg268" style="-webkit-user-select: none;"><object width="935" height="1210" data="268/268.svg" type="image/svg+xml" id="pdf268" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_268" class="t s1_268">2-252 </span><span id="t2_268" class="t s1_268">Vol. 4 </span>
<span id="t3_268" class="t s2_268">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_268" class="t s3_268">5 </span><span id="t5_268" class="t s3_268">Autonomous Utilization-Based Frequency Control </span>
<span id="t6_268" class="t s3_268">Status (R0) </span>
<span id="t7_268" class="t s3_268">When set, frequency is reduced below the operating </span>
<span id="t8_268" class="t s3_268">system request because the processor has detected </span>
<span id="t9_268" class="t s3_268">that utilization is low. </span>
<span id="ta_268" class="t s3_268">6 </span><span id="tb_268" class="t s3_268">VR Therm Alert Status (R0) </span>
<span id="tc_268" class="t s3_268">When set, frequency is reduced below the operating </span>
<span id="td_268" class="t s3_268">system request due to a thermal alert from the Voltage </span>
<span id="te_268" class="t s3_268">Regulator. </span>
<span id="tf_268" class="t s3_268">7 </span><span id="tg_268" class="t s3_268">Reserved </span>
<span id="th_268" class="t s3_268">8 </span><span id="ti_268" class="t s3_268">Electrical Design Point Status (R0) </span>
<span id="tj_268" class="t s3_268">When set, frequency is reduced below the operating </span>
<span id="tk_268" class="t s3_268">system request due to electrical design point </span>
<span id="tl_268" class="t s3_268">constraints (e.g., maximum electrical current </span>
<span id="tm_268" class="t s3_268">consumption). </span>
<span id="tn_268" class="t s3_268">9 </span><span id="to_268" class="t s3_268">Reserved </span>
<span id="tp_268" class="t s3_268">10 </span><span id="tq_268" class="t s3_268">Multi-Core Turbo Status (R0) </span>
<span id="tr_268" class="t s3_268">When set, frequency is reduced below the operating </span>
<span id="ts_268" class="t s3_268">system request due to Multi-Core Turbo limits. </span>
<span id="tt_268" class="t s3_268">12:11 </span><span id="tu_268" class="t s3_268">Reserved </span>
<span id="tv_268" class="t s3_268">13 </span><span id="tw_268" class="t s3_268">Core Frequency P1 Status (R0) </span>
<span id="tx_268" class="t s3_268">When set, frequency is reduced below max non-turbo </span>
<span id="ty_268" class="t s3_268">P1. </span>
<span id="tz_268" class="t s3_268">14 </span><span id="t10_268" class="t s3_268">Core Max N-Core Turbo Frequency Limiting Status (R0) </span>
<span id="t11_268" class="t s3_268">When set, frequency is reduced below max n-core turbo </span>
<span id="t12_268" class="t s3_268">frequency. </span>
<span id="t13_268" class="t s3_268">15 </span><span id="t14_268" class="t s3_268">Core Frequency Limiting Status (R0) </span>
<span id="t15_268" class="t s3_268">When set, frequency is reduced below the operating </span>
<span id="t16_268" class="t s3_268">system request. </span>
<span id="t17_268" class="t s3_268">16 </span><span id="t18_268" class="t s3_268">PROCHOT Log </span>
<span id="t19_268" class="t s3_268">When set, indicates that the PROCHOT Status bit has </span>
<span id="t1a_268" class="t s3_268">asserted since the log bit was last cleared. </span>
<span id="t1b_268" class="t s3_268">This log bit will remain set until cleared by software </span>
<span id="t1c_268" class="t s3_268">writing 0. </span>
<span id="t1d_268" class="t s3_268">17 </span><span id="t1e_268" class="t s3_268">Thermal Log </span>
<span id="t1f_268" class="t s3_268">When set, indicates that the Thermal Status bit has </span>
<span id="t1g_268" class="t s3_268">asserted since the log bit was last cleared. </span>
<span id="t1h_268" class="t s3_268">This log bit will remain set until cleared by software </span>
<span id="t1i_268" class="t s3_268">writing 0. </span>
<span id="t1j_268" class="t s3_268">18 </span><span id="t1k_268" class="t s3_268">Power Budget Management Log </span>
<span id="t1l_268" class="t s3_268">When set, indicates that the PBM Status bit has </span>
<span id="t1m_268" class="t s3_268">asserted since the log bit was last cleared. </span>
<span id="t1n_268" class="t s3_268">This log bit will remain set until cleared by software </span>
<span id="t1o_268" class="t s3_268">writing 0. </span>
<span id="t1p_268" class="t s4_268">Table 2-32. </span><span id="t1q_268" class="t s4_268">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t1r_268" class="t s5_268">Register </span>
<span id="t1s_268" class="t s5_268">Address </span><span id="t1t_268" class="t s5_268">Register Name / Bit Fields </span><span id="t1u_268" class="t s5_268">Scope </span><span id="t1v_268" class="t s5_268">Bit Description </span>
<span id="t1w_268" class="t s5_268">Hex </span><span id="t1x_268" class="t s5_268">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
