// Seed: 905646696
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5
);
  wire id_7, id_8;
  nand (id_0, id_2, id_3, id_4, id_7, id_8, id_9);
  assign id_1 = 1;
  wire id_9;
  module_2();
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    output wand id_4
);
  always id_2 = 1'b0;
  wire id_6 = 1;
  module_0(
      id_2, id_4, id_0, id_1, id_0, id_2
  );
endmodule
module module_2;
  always
    if (id_1);
    else id_1 <= 1;
endmodule
