INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nczempin/git/fpga/Basys-3-GPIO-2018.2-3/vivado_proj/Basys-3-GPIO.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nczempin/git/fpga/Basys-3-GPIO-2018.2-3/vivado_proj/Basys-3-GPIO.srcs/sources_1/new/FDSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nczempin/git/fpga/Basys-3-GPIO-2018.2-3/vivado_proj/Basys-3-GPIO.srcs/sources_1/new/Stages.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stages
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nczempin/git/fpga/Basys-3-GPIO-2018.2-3/vivado_proj/Basys-3-GPIO.srcs/sim_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_system_timing
