
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189668                       # Simulator instruction rate (inst/s)
host_op_rate                                   239667                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32673                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371540                       # Number of bytes of host memory used
host_seconds                                 31876.68                       # Real time elapsed on the host
sim_insts                                  6045978434                       # Number of instructions simulated
sim_ops                                    7639774852                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::total               183680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           18048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        67328                       # Number of bytes written to this memory
system.physmem.bytes_written::total             67328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1435                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             526                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  526                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12290064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12412965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36009889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12535866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               176362424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17328991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64645739                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64645739                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64645739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12290064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12412965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36009889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12535866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              241008163                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          197398                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       161754                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21162                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        81475                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           75546                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20015                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          934                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1893598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1128549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             197398                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        95561                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               247041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          60643                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         90731                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           118296                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20999                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2270479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.608639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2023438     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           25974      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           30645      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           16960      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19208      0.85%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10838      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7533      0.33%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           19526      0.86%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          116357      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2270479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079036                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.451856                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1878125                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       106757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           244991                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38767                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        31978                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1377570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38767                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1881341                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15082                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        83124                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           243603                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8558                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1376008                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1938                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1914085                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6405620                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6405620                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1605171                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          308853                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          195                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24839                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       131976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        70603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1692                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1372441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1288969                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1812                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       188501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       437555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2270479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567708                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261078                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1728681     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       217696      9.59%     85.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       116612      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        80778      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        71222      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        36565      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8744      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5910      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4271      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2270479                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            337     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1320     44.82%     56.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1288     43.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1079691     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20123      1.56%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118913      9.23%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        70086      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1288969                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516087                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2945                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002285                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4853174                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1561328                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1265896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1291914                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25706                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1874                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38767                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10914                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1372795                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       131976                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        70603                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          195                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23897                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1268675                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       111387                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              181450                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176488                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             70063                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507961                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1265967                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1265896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           753795                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1976261                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506848                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381425                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       942298                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1156189                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       216549                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21132                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2231712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.518073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.336322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1759567     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       219073      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91751      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        54806      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38123      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        24709      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13061      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10183      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20439      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2231712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       942298                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1156189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                174976                       # Number of memory references committed
system.switch_cpus1.commit.loads               106256                       # Number of loads committed
system.switch_cpus1.commit.membars                156                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            165430                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1042441                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23546                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20439                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3584011                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2784308                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 227104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             942298                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1156189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       942298                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.650524                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.650524                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377284                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377284                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5721707                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1759595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1283424                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           312                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          197462                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       161816                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21164                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81479                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           75549                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20016                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          934                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1894073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1128973                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             197462                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        95565                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          60708                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         89880                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           118355                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2270202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.608902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2023099     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           25974      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           30647      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           16960      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           19209      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10838      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7559      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           19526      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          116390      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2270202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.079061                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.452026                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1878523                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       105983                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           245054                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1834                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         38804                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        31980                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1377998                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         38804                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1881740                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14462                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        82940                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           243639                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8613                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1376436                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1941                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1914528                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6407312                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6407312                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1605221                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          309303                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          195                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24994                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       132042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        70609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1692                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1372713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1289126                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1813                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       188788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       438331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2270202                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567846                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.261181                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1728325     76.13%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       217740      9.59%     85.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       116611      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        80809      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        71224      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        36569      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8743      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5910      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4271      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2270202                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            337     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1320     44.82%     56.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1288     43.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1079800     83.76%     83.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20127      1.56%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118951      9.23%     94.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        70092      5.44%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1289126                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516149                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2945                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002284                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4853212                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1561887                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1266022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1292071                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25780                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1883                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         38804                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10244                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          992                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1373067                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       132042                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        70609                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          195                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12242                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23901                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1268829                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       111423                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20297                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              181492                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          176496                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             70069                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508023                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1266092                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1266022                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           753850                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1976324                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.506899                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381440                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       942336                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1156231                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       216838                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21134                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2231398                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.518164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.336414                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1759233     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       219082      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91756      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        54808      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38124      1.71%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        24713      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13061      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10182      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        20439      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2231398                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       942336                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1156231                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                174988                       # Number of memory references committed
system.switch_cpus2.commit.loads               106262                       # Number of loads committed
system.switch_cpus2.commit.membars                156                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            165436                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1042479                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23548                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        20439                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3584028                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2784948                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 227381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             942336                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1156231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       942336                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.650417                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.650417                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.377299                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.377299                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5722277                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1759731                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1283861                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          184413                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       166144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        11513                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        69309                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           63792                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10034                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          533                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1940816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1158886                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             184413                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        73826                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               228317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          36608                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        135978                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           113180                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        11380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2329948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.584346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.906651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2101631     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8008      0.34%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16513      0.71%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            6770      0.29%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           37351      1.60%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           33561      1.44%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6152      0.26%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           13666      0.59%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          106296      4.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2329948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073837                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464003                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1928144                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       149066                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           227327                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          775                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         24630                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        16201                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1358335                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         24630                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1930891                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         127943                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13763                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           225480                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7235                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1356367                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2801                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         2775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1599475                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6383789                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6383789                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1379153                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          220301                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            19978                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       317546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       159338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1351373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1286802                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          958                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       127215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       311895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2329948                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.552288                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.347552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1871113     80.31%     80.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       138182      5.93%     86.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       113072      4.85%     91.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        48779      2.09%     93.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        61810      2.65%     95.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        58997      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        33637      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2772      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1586      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2329948                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3253     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         24924     86.16%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          752      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       809640     62.92%     62.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11193      0.87%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       307206     23.87%     87.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       158687     12.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1286802                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515219                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28929                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022481                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4933438                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1478799                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1273614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1315731                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2248                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        16010                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1649                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         24630                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         123888                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1908                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1351533                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       317546                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       159338                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        13235                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1276217                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       306041                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        10584                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              464693                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          166629                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            158652                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.510981                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1273739                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1273614                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           689212                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1362200                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.509939                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.505955                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1024928                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1204316                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       147356                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        11525                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2305318                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522408                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342173                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1867589     81.01%     81.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       160185      6.95%     87.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        75016      3.25%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        74219      3.22%     94.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        19984      0.87%     95.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        85732      3.72%     99.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6631      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4636      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        11326      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2305318                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1024928                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1204316                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                459216                       # Number of memory references committed
system.switch_cpus3.commit.loads               301532                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            158887                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1070992                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        11326                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3645664                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2728001                       # The number of ROB writes
system.switch_cpus3.timesIdled                  43729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 167635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1024928                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1204316                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1024928                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.436838                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.436838                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.410368                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.410368                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6304239                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1482930                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1609549                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          225315                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       187507                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21857                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        85057                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           80080                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           23760                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1946902                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1235097                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             225315                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103840                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               256668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61739                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         85143                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles          343                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines           122271                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2328772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.652440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.029460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2072104     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           15604      0.67%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19622      0.84%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           31398      1.35%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12708      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           16985      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           19538      0.84%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9146      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          131667      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2328772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090213                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.494517                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1936052                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        97747                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           255386                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          121                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39460                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34222                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1508851                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39460                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1938470                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5290                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        86693                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           253065                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5789                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1498783                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           679                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4080                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2093596                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6964637                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6964637                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1722567                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          371022                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21165                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       141801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        72572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          781                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16078                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1461355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1391969                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1806                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       195041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       412685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2328772                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597727                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.321216                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1740628     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       266774     11.46%     86.20% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       110437      4.74%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        61513      2.64%     93.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        83190      3.57%     97.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        26070      1.12%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        25549      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13510      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1101      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2328772                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9727     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1351     10.95%     89.82% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1255     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1172635     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18856      1.35%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       128118      9.20%     94.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        72190      5.19%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1391969                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.557326                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12333                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008860                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5126849                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1656772                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1353879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1404302                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          964                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29866                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39460                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           3996                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          509                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1461713                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       141801                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        72572                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24841                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1366674                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       125558                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        25295                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              197706                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          192955                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72148                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.547199                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1353916                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1353879                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           810897                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2177909                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.542076                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372328                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1002148                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1234736                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       226974                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21831                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2289312                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.539348                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.358543                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1766220     77.15%     77.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       265524     11.60%     88.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96060      4.20%     92.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        47808      2.09%     95.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        43840      1.91%     96.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18474      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18208      0.80%     98.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8734      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24444      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2289312                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1002148                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1234736                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                182975                       # Number of memory references committed
system.switch_cpus4.commit.loads               111932                       # Number of loads committed
system.switch_cpus4.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179037                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1111547                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25469                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24444                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3726565                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2962892                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 168811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1002148                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1234736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1002148                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.492230                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.492230                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.401247                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.401247                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6146055                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1893603                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1393834                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          184968                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       166682                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11469                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        69517                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           63979                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          536                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1947799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1163226                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             184968                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        74006                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               229142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          36482                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        131640                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           113511                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2333336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.908466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2104194     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8036      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16537      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6775      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           37516      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33775      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6173      0.26%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13625      0.58%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          106705      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2333336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074059                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465741                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1934639                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       145216                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           228151                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          776                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24548                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16218                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1363289                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24548                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1937424                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         123928                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13779                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           226269                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7382                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1361301                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2927                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1603792                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6407677                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6407677                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1384096                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          219684                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20263                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       319666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       160428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1356293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1291963                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          951                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       126552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       310622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2333336                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.553698                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.349495                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1873035     80.27%     80.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       138467      5.93%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       113383      4.86%     91.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        48851      2.09%     93.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        61980      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        59427      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        33823      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2776      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2333336                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3240     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         25138     86.27%     97.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          762      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       811585     62.82%     62.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       309336     23.94%     87.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       159776     12.37%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1291963                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.517285                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29140                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022555                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4947353                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1483056                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1278883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1321103                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2268                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15983                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1669                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24548                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         119652                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1946                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1356453                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       319666                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       160428                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13157                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1281457                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       308190                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10506                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              467931                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          167290                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            159741                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513079                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1279004                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1278883                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           691724                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1365078                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.512048                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506729                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1029654                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1209684                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       146899                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11481                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2308788                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.523948                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.343883                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1869334     80.97%     80.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       160719      6.96%     87.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        75090      3.25%     91.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        74652      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20027      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        86361      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6633      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4658      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11314      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2308788                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1029654                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1209684                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                462435                       # Number of memory references committed
system.switch_cpus5.commit.loads               303676                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            159532                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1075715                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11314                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3654057                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2737734                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 164247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1029654                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1209684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1029654                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.425653                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.425653                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412260                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412260                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6332728                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1487629                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1617152                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          197518                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       161847                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21170                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        81526                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           75587                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20026                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1895092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1129594                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             197518                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        95613                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60691                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         90219                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           118385                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2271673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.608819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2024456     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           25988      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           30651      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           16964      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19228      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           10844      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7541      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           19530      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          116471      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2271673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.079084                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.452275                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1879543                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       106321                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           245167                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38803                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32000                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1378706                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38803                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1882762                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14812                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        82950                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           243776                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8566                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1377128                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1938                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1915701                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6410881                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6410881                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1606594                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          309104                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          198                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24883                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       132082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        70685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1373548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1289999                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       188710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       438135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2271673                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.567863                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.261174                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1729374     76.13%     76.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       217982      9.60%     85.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       116671      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        80840      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        71276      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        36591      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         8751      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5914      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4274      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2271673                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            338     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1329     44.84%     56.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1297     43.76%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1080531     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       119011      9.23%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        70166      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1289999                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.516499                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2964                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002298                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4856451                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1562649                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1266909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1292963                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3310                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25752                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38803                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          10641                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1373907                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       132082                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        70685                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          198                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23911                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1269696                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       111477                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20303                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              181620                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          176581                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             70143                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.508370                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1266980                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1266909                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           754478                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1977745                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.507254                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381484                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       943182                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1157149                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       216761                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21144                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2232870                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.518234                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.336443                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1760276     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       219343      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91798      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54842      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38178      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        24722      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13065      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10196      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20450      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2232870                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       943182                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1157149                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                175122                       # Number of memory references committed
system.switch_cpus6.commit.loads               106330                       # Number of loads committed
system.switch_cpus6.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165517                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1043331                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23555                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20450                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3586330                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2786628                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 225910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             943182                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1157149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       943182                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.648039                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.648039                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377638                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377638                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5726481                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1761062                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1284635                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          185336                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       167052                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        11501                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        72583                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           64165                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10018                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          545                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1949753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1165577                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             185336                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        74183                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               229701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          36580                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        129678                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           113612                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        11326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2333952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.586762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.910147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2104251     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8093      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16597      0.71%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            6786      0.29%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           37611      1.61%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           33835      1.45%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6309      0.27%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           13404      0.57%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          107066      4.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2333952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074206                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.466682                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1936762                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       143140                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           228661                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          772                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         24611                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        16212                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1366107                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         24611                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1939562                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         120820                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        15002                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           226800                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7151                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1363898                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2763                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         2802                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1607183                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6419854                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6419854                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1386465                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          220670                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          164                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20218                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       320255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       160624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1462                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         7767                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1358313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1293341                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          998                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       126737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       313657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2333952                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.554142                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.349977                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1873210     80.26%     80.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       138594      5.94%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       113301      4.85%     91.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        49101      2.10%     93.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        62088      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        59523      2.55%     98.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        33710      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2785      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1640      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2333952                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3222     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         25211     86.34%     97.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          768      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       812409     62.81%     62.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           77      0.01%     63.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       309717     23.95%     87.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       159948     12.37%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1293341                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.517837                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              29201                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022578                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4950829                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1485265                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1280252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1322542                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2229                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        16178                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1628                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          117                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         24611                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         116848                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1989                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1358477                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       320255                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       160624                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         5957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        13168                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1282862                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       308593                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        10475                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              468507                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          167432                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            159914                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.513641                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1280356                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1280252                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           692709                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1366437                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.512596                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.506945                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1031386                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1211616                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       146980                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        11512                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2309341                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524659                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.344646                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1868967     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       161364      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        75211      3.26%     91.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        74559      3.23%     94.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        20087      0.87%     95.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        86417      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6751      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         4666      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        11319      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2309341                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1031386                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1211616                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                463068                       # Number of memory references committed
system.switch_cpus7.commit.loads               304076                       # Number of loads committed
system.switch_cpus7.commit.membars                 78                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            159734                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1077471                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        11645                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        11319                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3656618                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2741849                       # The number of ROB writes
system.switch_cpus7.timesIdled                  43915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 163631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1031386                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1211616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1031386                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.421579                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.421579                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412954                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412954                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6339680                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1489254                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1620028                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           156                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216045                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214404                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47087182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31071383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78158565                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47087182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31071383                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78158565                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47087182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31071383                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78158565                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545111.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930459.107143                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930459.107143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930459.107143                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26977824                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72125682                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26977824                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72125682                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26977824                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72125682                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858639.071429                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858639.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858639.071429                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           115                       # number of replacements
system.l21.tagsinuse                      4095.012864                       # Cycle average of tags in use
system.l21.total_refs                          259831                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4211                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.702921                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          257.909609                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.599916                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    54.716604                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3767.786734                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003564                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.013359                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919870                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999759                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          372                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l21.Writeback_hits::total                  201                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          372                       # number of demand (read+write) hits
system.l21.demand_hits::total                     372                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          372                       # number of overall hits
system.l21.overall_hits::total                    372                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          101                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  116                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          101                       # number of demand (read+write) misses
system.l21.demand_misses::total                   116                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          101                       # number of overall misses
system.l21.overall_misses::total                  116                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5629686                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     52297470                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       57927156                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5629686                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     52297470                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        57927156                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5629686                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     52297470                       # number of overall miss cycles
system.l21.overall_miss_latency::total       57927156                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          473                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                488                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          473                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 488                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          473                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                488                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213531                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.237705                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213531                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.237705                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213531                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.237705                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 517796.732673                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 499372.034483                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 517796.732673                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 499372.034483                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 517796.732673                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 499372.034483                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  81                       # number of writebacks
system.l21.writebacks::total                       81                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          101                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             116                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          101                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              116                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          101                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             116                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     45071733                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     49618117                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     45071733                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     49618117                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     45071733                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     49618117                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.237705                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.237705                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.237705                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 446254.782178                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 427742.387931                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 446254.782178                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 427742.387931                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 446254.782178                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 427742.387931                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           116                       # number of replacements
system.l22.tagsinuse                      4095.017937                       # Cycle average of tags in use
system.l22.total_refs                          259831                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4212                       # Sample count of references to valid blocks.
system.l22.avg_refs                         61.688272                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          257.908831                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.606287                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    54.797387                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3767.705432                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003566                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.013378                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.919850                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          372                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l22.Writeback_hits::total                  201                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          372                       # number of demand (read+write) hits
system.l22.demand_hits::total                     372                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          372                       # number of overall hits
system.l22.overall_hits::total                    372                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          101                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  116                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          101                       # number of demand (read+write) misses
system.l22.demand_misses::total                   116                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          101                       # number of overall misses
system.l22.overall_misses::total                  116                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6823385                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     52440700                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       59264085                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6823385                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     52440700                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        59264085                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6823385                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     52440700                       # number of overall miss cycles
system.l22.overall_miss_latency::total       59264085                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          473                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                488                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          473                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 488                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          473                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                488                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213531                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.237705                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213531                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.237705                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213531                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.237705                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 454892.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 519214.851485                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 510897.284483                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 454892.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 519214.851485                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 510897.284483                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 454892.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 519214.851485                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 510897.284483                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  82                       # number of writebacks
system.l22.writebacks::total                       82                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          101                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             116                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          101                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              116                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          101                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             116                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5746385                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     45188900                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     50935285                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5746385                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     45188900                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     50935285                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5746385                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     45188900                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     50935285                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213531                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.237705                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213531                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.237705                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213531                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.237705                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 383092.333333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 447414.851485                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 439097.284483                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 383092.333333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 447414.851485                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 439097.284483                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 383092.333333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 447414.851485                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 439097.284483                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           307                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          223857                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4403                       # Sample count of references to valid blocks.
system.l23.avg_refs                         50.841926                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.415450                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   152.451482                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3919.133068                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003275                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.037220                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.956820                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          461                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l23.Writeback_hits::total                  186                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          461                       # number of demand (read+write) hits
system.l23.demand_hits::total                     461                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          461                       # number of overall hits
system.l23.overall_hits::total                    461                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          293                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  307                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          293                       # number of demand (read+write) misses
system.l23.demand_misses::total                   307                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          293                       # number of overall misses
system.l23.overall_misses::total                  307                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6513360                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    153442252                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      159955612                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6513360                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    153442252                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       159955612                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6513360                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    153442252                       # number of overall miss cycles
system.l23.overall_miss_latency::total      159955612                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          754                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                768                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          754                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 768                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          754                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                768                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.388594                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.399740                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.388594                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.399740                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.388594                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.399740                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       465240                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 523693.692833                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 521028.052117                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       465240                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 523693.692833                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 521028.052117                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       465240                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 523693.692833                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 521028.052117                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  65                       # number of writebacks
system.l23.writebacks::total                       65                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          293                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             307                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          293                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              307                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          293                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             307                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5507306                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    132389780                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    137897086                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5507306                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    132389780                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    137897086                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5507306                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    132389780                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    137897086                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.388594                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.399740                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.388594                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.399740                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.388594                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.399740                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       393379                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 451842.252560                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 449176.175896                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       393379                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 451842.252560                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 449176.175896                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       393379                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 451842.252560                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 449176.175896                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            84                       # number of replacements
system.l24.tagsinuse                      4094.876430                       # Cycle average of tags in use
system.l24.total_refs                          180653                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l24.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          135.876430                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    17.210595                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    29.576860                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3912.212545                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.033173                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004202                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.007221                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.955130                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999726                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          285                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l24.Writeback_hits::total                   89                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          288                       # number of demand (read+write) hits
system.l24.demand_hits::total                     290                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          288                       # number of overall hits
system.l24.overall_hits::total                    290                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           57                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           57                       # number of demand (read+write) misses
system.l24.demand_misses::total                    84                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           57                       # number of overall misses
system.l24.overall_misses::total                   84                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     44991347                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     29950991                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       74942338                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     44991347                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     29950991                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        74942338                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     44991347                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     29950991                       # number of overall miss cycles
system.l24.overall_miss_latency::total       74942338                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           29                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          342                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           29                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          345                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           29                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          345                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.166667                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.165217                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.165217                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1666346.185185                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 525455.982456                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 892170.690476                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1666346.185185                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 525455.982456                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 892170.690476                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1666346.185185                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 525455.982456                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 892170.690476                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  44                       # number of writebacks
system.l24.writebacks::total                       44                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           57                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           57                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           57                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     43052747                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     25856529                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     68909276                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     43052747                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     25856529                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     68909276                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     43052747                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     25856529                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     68909276                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.165217                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.165217                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1594546.185185                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453623.315789                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 820348.523810                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1594546.185185                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453623.315789                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 820348.523810                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1594546.185185                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453623.315789                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 820348.523810                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           306                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          223857                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.853476                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.414455                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   151.877478                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3919.708067                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003275                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.037079                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.956960                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          461                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l25.Writeback_hits::total                  186                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          461                       # number of demand (read+write) hits
system.l25.demand_hits::total                     461                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          461                       # number of overall hits
system.l25.overall_hits::total                    461                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          292                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          292                       # number of demand (read+write) misses
system.l25.demand_misses::total                   306                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          292                       # number of overall misses
system.l25.overall_misses::total                  306                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7046761                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    146687886                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      153734647                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7046761                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    146687886                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       153734647                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7046761                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    146687886                       # number of overall miss cycles
system.l25.overall_miss_latency::total      153734647                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          753                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                767                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          753                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 767                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          753                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                767                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.387782                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.398957                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.387782                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.398957                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.387782                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.398957                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 503340.071429                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 502355.773973                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 502400.807190                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 503340.071429                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 502355.773973                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 502400.807190                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 503340.071429                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 502355.773973                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 502400.807190                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  64                       # number of writebacks
system.l25.writebacks::total                       64                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          292                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          292                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          292                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6040965                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    125720021                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    131760986                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6040965                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    125720021                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    131760986                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6040965                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    125720021                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    131760986                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.398957                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.398957                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.398957                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 431497.500000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 430548.017123                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 430591.457516                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 431497.500000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 430548.017123                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 430591.457516                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 431497.500000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 430548.017123                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 430591.457516                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           117                       # number of replacements
system.l26.tagsinuse                      4095.016977                       # Cycle average of tags in use
system.l26.total_refs                          259832                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4213                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.673867                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          257.907410                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    14.600660                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    54.804413                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3767.704494                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003565                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.013380                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.919850                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          373                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l26.Writeback_hits::total                  201                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          373                       # number of demand (read+write) hits
system.l26.demand_hits::total                     373                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          373                       # number of overall hits
system.l26.overall_hits::total                    373                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          102                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          102                       # number of demand (read+write) misses
system.l26.demand_misses::total                   117                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          102                       # number of overall misses
system.l26.overall_misses::total                  117                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      7158940                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     51422303                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       58581243                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      7158940                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     51422303                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        58581243                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      7158940                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     51422303                       # number of overall miss cycles
system.l26.overall_miss_latency::total       58581243                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          475                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          475                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          475                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.214737                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.214737                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.214737                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 504140.225490                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 500694.384615                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 504140.225490                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 500694.384615                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 504140.225490                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 500694.384615                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  82                       # number of writebacks
system.l26.writebacks::total                       82                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          102                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          102                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          102                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     44094250                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     50176190                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     44094250                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     50176190                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     44094250                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     50176190                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 432296.568627                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 428856.324786                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 432296.568627                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 428856.324786                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 432296.568627                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 428856.324786                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           306                       # number of replacements
system.l27.tagsinuse                             4096                       # Cycle average of tags in use
system.l27.total_refs                          223858                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l27.avg_refs                         50.853703                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.359507                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   151.146689                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3920.493805                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003262                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.036901                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.957152                       # Average percentage of cache occupancy
system.l27.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          462                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    462                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l27.Writeback_hits::total                  186                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          462                       # number of demand (read+write) hits
system.l27.demand_hits::total                     462                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          462                       # number of overall hits
system.l27.overall_hits::total                    462                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          292                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          292                       # number of demand (read+write) misses
system.l27.demand_misses::total                   306                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          292                       # number of overall misses
system.l27.overall_misses::total                  306                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6359474                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    140570602                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      146930076                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6359474                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    140570602                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       146930076                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6359474                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    140570602                       # number of overall miss cycles
system.l27.overall_miss_latency::total      146930076                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          754                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                768                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          754                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 768                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          754                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                768                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.387268                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.398438                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.387268                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.398438                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.387268                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.398438                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 454248.142857                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 481406.171233                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 480163.647059                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 454248.142857                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 481406.171233                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 480163.647059                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 454248.142857                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 481406.171233                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 480163.647059                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  64                       # number of writebacks
system.l27.writebacks::total                       64                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          292                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          292                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          292                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5354210                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    119593550                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    124947760                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5354210                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    119593550                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    124947760                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5354210                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    119593550                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    124947760                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.387268                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.398438                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.387268                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.398438                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.387268                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.398438                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 382443.571429                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 409566.952055                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 408326.013072                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 382443.571429                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 409566.952055                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 408326.013072                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 382443.571429                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 409566.952055                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 408326.013072                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034893                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034893                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75164431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75164431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75164431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75164431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75164431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75164431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789629.309524                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789629.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789629.309524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47441192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47441192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47441192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635903.172414                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118098295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118098295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.598876                       # Cycle average of tags in use
system.cpu1.icache.total_refs               747245554                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1503512.181087                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.598876                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023396                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795832                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       118277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         118277                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       118277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          118277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       118277                       # number of overall hits
system.cpu1.icache.overall_hits::total         118277                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7302424                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7302424                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7302424                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7302424                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7302424                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7302424                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       118296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       118296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       118296                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       118296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       118296                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       118296                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 384338.105263                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 384338.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 384338.105263                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5755329                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5755329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5755329                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 383688.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   472                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117746823                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   728                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              161740.141484                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.353409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.646591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.618568                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.381432                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        81492                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          81492                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68293                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68293                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          156                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       149785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          149785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       149785                       # number of overall hits
system.cpu1.dcache.overall_hits::total         149785                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           99                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1741                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1741                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1741                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1741                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    349401427                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    349401427                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     39531938                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     39531938                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    388933365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    388933365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    388933365                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    388933365                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        83134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        83134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151526                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151526                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019751                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019751                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001448                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011490                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011490                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011490                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011490                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 212790.150426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 212790.150426                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 399312.505051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 399312.505051                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 223396.533601                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 223396.533601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 223396.533601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 223396.533601                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       485307                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       161769                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu1.dcache.writebacks::total              201                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1169                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1268                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     77429674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     77429674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     77429674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     77429674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     77429674                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     77429674                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 163699.099366                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.605253                       # Cycle average of tags in use
system.cpu2.icache.total_refs               747245613                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1503512.299799                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.605253                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023406                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.795842                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       118336                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         118336                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       118336                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          118336                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       118336                       # number of overall hits
system.cpu2.icache.overall_hits::total         118336                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8538124                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8538124                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8538124                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8538124                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8538124                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8538124                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       118355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       118355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       118355                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       118355                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       118355                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       118355                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000161                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000161                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 449374.947368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 449374.947368                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 449374.947368                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 449374.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 449374.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 449374.947368                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6948091                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6948091                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6948091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6948091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6948091                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6948091                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 463206.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 463206.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 463206.066667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   473                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               117746839                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              161518.297668                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.592426                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.407574                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.619502                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.380498                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81502                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81502                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68299                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          173                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          156                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       149801                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          149801                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       149801                       # number of overall hits
system.cpu2.dcache.overall_hits::total         149801                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           99                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1741                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1741                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1741                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1741                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    349256187                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    349256187                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     44113354                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     44113354                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    393369541                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    393369541                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    393369541                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    393369541                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151542                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151542                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151542                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151542                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019749                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019749                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001447                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001447                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011489                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011489                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011489                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011489                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 212701.697320                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 212701.697320                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 445589.434343                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 445589.434343                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 225944.595635                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 225944.595635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 225944.595635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 225944.595635                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       788790                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       262930                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu2.dcache.writebacks::total              201                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1169                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           99                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1268                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1268                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          473                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          473                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     77576412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     77576412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     77576412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     77576412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     77576412                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     77576412                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003121                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003121                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003121                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003121                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164009.327696                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 164009.327696                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 164009.327696                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               556.414484                       # Cycle average of tags in use
system.cpu3.icache.total_refs               765689178                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1374666.387792                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.414484                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          543                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021498                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.870192                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.891690                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       113161                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         113161                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       113161                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          113161                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       113161                       # number of overall hits
system.cpu3.icache.overall_hits::total         113161                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8294902                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8294902                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8294902                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8294902                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8294902                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8294902                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       113180                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       113180                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       113180                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       113180                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       113180                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       113180                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000168                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000168                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 436573.789474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 436573.789474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 436573.789474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 436573.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 436573.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 436573.789474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6629972                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6629972                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6629972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6629972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6629972                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6629972                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 473569.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 473569.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   754                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               287966290                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1010                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              285115.138614                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   102.142892                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   153.857108                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.398996                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.601004                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       288933                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         288933                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       157531                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        157531                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           78                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           76                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       446464                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          446464                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       446464                       # number of overall hits
system.cpu3.dcache.overall_hits::total         446464                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2731                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2731                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2731                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2731                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2731                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2731                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    734685945                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    734685945                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    734685945                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    734685945                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    734685945                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    734685945                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       291664                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       291664                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       157531                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       157531                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       449195                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       449195                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       449195                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       449195                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009364                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006080                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006080                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006080                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006080                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 269017.189674                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 269017.189674                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 269017.189674                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 269017.189674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 269017.189674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 269017.189674                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu3.dcache.writebacks::total              186                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1977                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1977                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1977                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1977                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          754                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          754                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    187439820                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    187439820                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    187439820                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    187439820                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    187439820                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    187439820                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001679                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001679                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001679                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001679                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 248593.925729                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 248593.925729                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 248593.925729                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 248593.925729                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 248593.925729                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 248593.925729                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               473.028547                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750130196                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1549855.776860                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    18.028547                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.028892                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.758059                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       122229                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         122229                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       122229                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          122229                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       122229                       # number of overall hits
system.cpu4.icache.overall_hits::total         122229                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     71911069                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     71911069                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     71911069                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     71911069                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     71911069                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     71911069                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       122270                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       122270                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       122270                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       122270                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       122270                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       122270                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000335                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000335                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1753928.512195                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1753928.512195                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1753928.512195                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1753928.512195                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1753928.512195                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1753928.512195                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       214763                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs 107381.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     45345563                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     45345563                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     45345563                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     45345563                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     45345563                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     45345563                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1563640.103448                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1563640.103448                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1563640.103448                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1563640.103448                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1563640.103448                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1563640.103448                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   345                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               108893642                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              181187.424293                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   117.520726                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   138.479274                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.459065                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.540935                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        96483                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          96483                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        70680                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         70680                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          172                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       167163                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          167163                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       167163                       # number of overall hits
system.cpu4.dcache.overall_hits::total         167163                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          851                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           12                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          863                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           863                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          863                       # number of overall misses
system.cpu4.dcache.overall_misses::total          863                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    116498593                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    116498593                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       992999                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       992999                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    117491592                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    117491592                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    117491592                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    117491592                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97334                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97334                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        70692                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        70692                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       168026                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       168026                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       168026                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       168026                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008743                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008743                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000170                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005136                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005136                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005136                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005136                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 136896.113984                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 136896.113984                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82749.916667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82749.916667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 136143.212051                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 136143.212051                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 136143.212051                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 136143.212051                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu4.dcache.writebacks::total               89                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          509                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          509                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            9                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          518                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          518                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          518                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          518                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          342                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          345                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          345                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     48975425                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     48975425                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       208409                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       208409                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     49183834                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     49183834                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     49183834                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     49183834                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002053                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002053                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002053                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002053                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 143202.997076                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 143202.997076                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69469.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69469.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 142561.837681                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 142561.837681                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 142561.837681                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 142561.837681                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.413490                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765689509                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374666.982047                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.413490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021496                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891688                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113492                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113492                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113492                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113492                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113492                       # number of overall hits
system.cpu5.icache.overall_hits::total         113492                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           19                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           19                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           19                       # number of overall misses
system.cpu5.icache.overall_misses::total           19                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8868570                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8868570                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8868570                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8868570                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8868570                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8868570                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113511                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113511                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113511                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113511                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 466766.842105                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 466766.842105                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 466766.842105                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 466766.842105                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 466766.842105                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 466766.842105                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7163487                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7163487                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7163487                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7163487                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7163487                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7163487                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 511677.642857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 511677.642857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 511677.642857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 511677.642857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 511677.642857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 511677.642857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   753                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287969501                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1009                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              285400.892963                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.068130                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.931870                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.398704                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.601296                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       291069                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         291069                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       158606                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        158606                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           78                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           76                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       449675                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          449675                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       449675                       # number of overall hits
system.cpu5.dcache.overall_hits::total         449675                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2725                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2725                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2725                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2725                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2725                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2725                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    708681287                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    708681287                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    708681287                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    708681287                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    708681287                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    708681287                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 260066.527339                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 260066.527339                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 260066.527339                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 260066.527339                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 260066.527339                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 260066.527339                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu5.dcache.writebacks::total              186                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1972                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1972                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          753                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    180687735                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    180687735                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    180687735                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    180687735                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    180687735                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    180687735                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 239957.151394                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 239957.151394                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 239957.151394                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 239957.151394                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 239957.151394                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 239957.151394                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               496.599626                       # Cycle average of tags in use
system.cpu6.icache.total_refs               747245643                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1503512.360161                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.599626                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023397                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.795833                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118366                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118366                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118366                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118366                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118366                       # number of overall hits
system.cpu6.icache.overall_hits::total         118366                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9603629                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9603629                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9603629                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9603629                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9603629                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9603629                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118385                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118385                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118385                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118385                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 505454.157895                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 505454.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 505454.157895                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7283675                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7283675                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7283675                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 485578.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   475                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117746962                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              161076.555404                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   158.535386                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    97.464614                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.619279                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.380721                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        81575                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          81575                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68345                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68345                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          175                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          158                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       149920                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          149920                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       149920                       # number of overall hits
system.cpu6.dcache.overall_hits::total         149920                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1644                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          116                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1760                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1760                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    344744174                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    344744174                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     46160457                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     46160457                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    390904631                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    390904631                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    390904631                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    390904631                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        83219                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        83219                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68461                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68461                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       151680                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       151680                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       151680                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       151680                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019755                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019755                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001694                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001694                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011603                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011603                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011603                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011603                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 209698.402676                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 209698.402676                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 397934.974138                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 397934.974138                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 222104.903977                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 222104.903977                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 222104.903977                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 222104.903977                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       478201                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 159400.333333                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu6.dcache.writebacks::total              201                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1169                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          116                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1285                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1285                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          475                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     76641122                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     76641122                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     76641122                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     76641122                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     76641122                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     76641122                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003132                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003132                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 161349.730526                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 161349.730526                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 161349.730526                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 161349.730526                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 161349.730526                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 161349.730526                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               556.358542                       # Cycle average of tags in use
system.cpu7.icache.total_refs               765689611                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1374667.165171                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.358542                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          543                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021408                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.870192                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.891600                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       113594                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         113594                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       113594                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          113594                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       113594                       # number of overall hits
system.cpu7.icache.overall_hits::total         113594                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           18                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           18                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           18                       # number of overall misses
system.cpu7.icache.overall_misses::total           18                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8030859                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8030859                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8030859                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8030859                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8030859                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8030859                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       113612                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       113612                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       113612                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       113612                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       113612                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       113612                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000158                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000158                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 446158.833333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 446158.833333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 446158.833333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 446158.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 446158.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 446158.833333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6476442                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6476442                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6476442                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6476442                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6476442                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6476442                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       462603                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       462603                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       462603                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       462603                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       462603                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       462603                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   754                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               287970146                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1010                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              285118.956436                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   102.017371                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   153.982629                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.398505                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.601495                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       291480                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         291480                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       158837                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        158837                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           79                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           78                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       450317                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          450317                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       450317                       # number of overall hits
system.cpu7.dcache.overall_hits::total         450317                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2746                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2746                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2746                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2746                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2746                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2746                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    696285298                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    696285298                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    696285298                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    696285298                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    696285298                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    696285298                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       294226                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       294226                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       158837                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       158837                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       453063                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       453063                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       453063                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       453063                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009333                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009333                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006061                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006061                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006061                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006061                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 253563.473416                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 253563.473416                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 253563.473416                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 253563.473416                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 253563.473416                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 253563.473416                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu7.dcache.writebacks::total              186                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1992                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1992                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1992                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1992                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1992                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1992                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          754                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          754                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          754                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    174658402                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    174658402                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    174658402                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    174658402                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    174658402                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    174658402                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001664                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001664                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 231642.442971                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 231642.442971                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 231642.442971                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 231642.442971                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 231642.442971                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 231642.442971                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
