# Pipeline_Processor_ECE552
As the project of ECE 552 with deeper thinking of the forwarding and bypassing, and exception response operation
All the design has based on the WISC 16bit ISA, which has been attached in main branch with more detials.
The terminal have not be simplest, as a prototype, and it will be updated with optimization from designvision (syn & post-syn opt) & quartuas (terminal code opt).
With full explanation.
