// Seed: 1392768948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_6;
  assign id_6 = 1'b0 == 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    output wire  id_2,
    output wand  id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  tri0  id_6,
    input  tri0  id_7,
    output tri0  id_8,
    output uwire id_9,
    input  wor   id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12
  );
endmodule
