// Seed: 704049486
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2
);
  supply0 id_4;
  wire id_5;
  assign id_4 = 1'b0;
  tri1 id_6;
  module_2 modCall_1 ();
  wire id_7;
  assign id_6 = -1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    id_4,
    input supply1 id_1,
    output tri0 id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 ();
  wire id_2, id_3;
  assign id_2 = id_3;
  wire id_4;
  assign id_3 = id_1;
  assign module_0.type_9 = 0;
endmodule
