module reg_a(
  input clk,
  input rst_b,
  input clr,
  input sh_r,
  input ld_sgn,
  input ld_obus,
  input ld_sum,
  input sh_i,
  input sgn,
  input [7:0] sum,
  output reg [7:0] obus,
  output reg [7:0] q
);

always@(posedge clk or negedge rst_b) begin
  if(rst_b==0) begin
    q<=8'b0;
  end
else
  if(clr) begin
    q<=8'b0;
  end
else
  if(ld_sum) begin
    q<=sum;
  end
else
  if(ld_sgn)begin
    q[7]<=sgn;
  end
else
  if(sh_r) begin
    q<={sh_i,q[7:1]} //depl la dr,sh_i->MSB
  end
  
  if(ld_obus) begin
    obus<=q;
  end
end
endmodule










