// Seed: 257127851
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign id_1 = 1 ? id_1 / id_1 : {id_1, id_2};
  type_7(
      1, id_2, id_1
  );
  logic id_3;
  type_9 id_4 (.id_0(1));
  logic id_5;
  logic id_6;
  assign id_5 = (1);
endmodule
