/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2017-2018 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *  SOFTWARE.
 *
 **********************************************************************************************************************/

#pragma once

#define ATC_ATS_CNTL__CREDITS_ATS_RPB__SHIFT            0x00000008
#define ATC_ATS_CNTL__DISABLE_ATC__SHIFT                0x00000000
#define ATC_ATS_CNTL__DISABLE_PASID__SHIFT              0x00000002
#define ATC_ATS_CNTL__DISABLE_PRI__SHIFT                0x00000001
#define ATC_ATS_CNTL__INVALIDATION_LOG_KEEP_ORDER__SHIFT 0x00000014
#define ATC_ATS_CNTL__TRANS_EXE_RETURN__SHIFT           0x00000016
#define ATC_ATS_CNTL__TRANS_LOG_KEEP_ORDER__SHIFT       0x00000015
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE__SHIFT   0x00000000
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE__SHIFT    0x00000014
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE__SHIFT 0x0000000a
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG__SHIFT   0x00000000
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR__SHIFT     0x00000000
#define ATC_ATS_FAULT_STATUS_INFO2__MMHUB_INV_VMID__SHIFT 0x00000009
#define ATC_ATS_FAULT_STATUS_INFO2__VFID__SHIFT         0x00000001
#define ATC_ATS_FAULT_STATUS_INFO2__VF__SHIFT           0x00000000
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2__SHIFT   0x00000010
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO__SHIFT    0x0000000f
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE__SHIFT    0x00000000
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION__SHIFT  0x00000011
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH__SHIFT 0x00000018
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST__SHIFT  0x00000012
#define ATC_ATS_FAULT_STATUS_INFO__STATUS__SHIFT        0x00000013
#define ATC_ATS_FAULT_STATUS_INFO__VMID__SHIFT          0x0000000a
#define ATC_ATS_GFX_ATCL2_STATUS__POWERED_DOWN__SHIFT   0x00000000
#define ATC_ATS_MMHUB_ATCL2_STATUS__POWERED_DOWN__SHIFT 0x00000000
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_CFG_MODE__SHIFT   0x00000001
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_HALT_THRESHOLD__SHIFT 0x00000003
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_SELF_ACTIVATE__SHIFT 0x00000000
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_RDY_MODE__SHIFT 0x0000000e
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKENRCV__SHIFT 0x00000019
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKEN__SHIFT 0x00000018
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKENRCV__SHIFT 0x00000011
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKEN__SHIFT 0x00000010
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKENRCV__SHIFT 0x00000013
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKEN__SHIFT 0x00000012
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKENRCV__SHIFT 0x00000017
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKEN__SHIFT 0x00000016
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKENRCV__SHIFT 0x00000015
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKEN__SHIFT 0x00000014
#define ATC_ATS_SDPPORT_CNTL__UTCL2_MMHUB_RDY_MODE__SHIFT 0x0000000f
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_HALT_THRESHOLD__SHIFT 0x00000009
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_PASSIVE_MODE__SHIFT 0x0000000d
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_QUICK_COMACK__SHIFT 0x00000008
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_SELF_ACTIVATE__SHIFT 0x00000007
#define ATC_ATS_STATUS__BUSY__SHIFT                     0x00000000
#define ATC_ATS_STATUS__CRASHED__SHIFT                  0x00000001
#define ATC_ATS_STATUS__DEADLOCK_DETECTION__SHIFT       0x00000002
#define ATC_ATS_STATUS__FLUSH_INVALIDATION_OUTSTANDING__SHIFT 0x00000003
#define ATC_ATS_STATUS__NONFLUSH_INVALIDATION_OUTSTANDING__SHIFT 0x00000006
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID0__SHIFT    0x00000000
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID10__SHIFT   0x0000000a
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID11__SHIFT   0x0000000b
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID12__SHIFT   0x0000000c
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID13__SHIFT   0x0000000d
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID14__SHIFT   0x0000000e
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID15__SHIFT   0x0000000f
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID1__SHIFT    0x00000001
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID2__SHIFT    0x00000002
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID3__SHIFT    0x00000003
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID4__SHIFT    0x00000004
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID5__SHIFT    0x00000005
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID6__SHIFT    0x00000006
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID7__SHIFT    0x00000007
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID8__SHIFT    0x00000008
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID9__SHIFT    0x00000009
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID0__SHIFT  0x00000000
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID10__SHIFT 0x0000000a
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID11__SHIFT 0x0000000b
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID12__SHIFT 0x0000000c
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID13__SHIFT 0x0000000d
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID14__SHIFT 0x0000000e
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID15__SHIFT 0x0000000f
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID1__SHIFT  0x00000001
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID2__SHIFT  0x00000002
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID3__SHIFT  0x00000003
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID4__SHIFT  0x00000004
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID5__SHIFT  0x00000005
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID6__SHIFT  0x00000006
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID7__SHIFT  0x00000007
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID8__SHIFT  0x00000008
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID9__SHIFT  0x00000009
#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING__SHIFT   0x00000000
#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING__SHIFT  0x0000000a
#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING__SHIFT  0x0000000b
#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING__SHIFT  0x0000000c
#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING__SHIFT  0x0000000d
#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING__SHIFT  0x0000000e
#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING__SHIFT  0x0000000f
#define ATC_ATS_VMID_STATUS__VMID16_OUTSTANDING__SHIFT  0x00000010
#define ATC_ATS_VMID_STATUS__VMID17_OUTSTANDING__SHIFT  0x00000011
#define ATC_ATS_VMID_STATUS__VMID18_OUTSTANDING__SHIFT  0x00000012
#define ATC_ATS_VMID_STATUS__VMID19_OUTSTANDING__SHIFT  0x00000013
#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING__SHIFT   0x00000001
#define ATC_ATS_VMID_STATUS__VMID20_OUTSTANDING__SHIFT  0x00000014
#define ATC_ATS_VMID_STATUS__VMID21_OUTSTANDING__SHIFT  0x00000015
#define ATC_ATS_VMID_STATUS__VMID22_OUTSTANDING__SHIFT  0x00000016
#define ATC_ATS_VMID_STATUS__VMID23_OUTSTANDING__SHIFT  0x00000017
#define ATC_ATS_VMID_STATUS__VMID24_OUTSTANDING__SHIFT  0x00000018
#define ATC_ATS_VMID_STATUS__VMID25_OUTSTANDING__SHIFT  0x00000019
#define ATC_ATS_VMID_STATUS__VMID26_OUTSTANDING__SHIFT  0x0000001a
#define ATC_ATS_VMID_STATUS__VMID27_OUTSTANDING__SHIFT  0x0000001b
#define ATC_ATS_VMID_STATUS__VMID28_OUTSTANDING__SHIFT  0x0000001c
#define ATC_ATS_VMID_STATUS__VMID29_OUTSTANDING__SHIFT  0x0000001d
#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING__SHIFT   0x00000002
#define ATC_ATS_VMID_STATUS__VMID30_OUTSTANDING__SHIFT  0x0000001e
#define ATC_ATS_VMID_STATUS__VMID31_OUTSTANDING__SHIFT  0x0000001f
#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING__SHIFT   0x00000003
#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING__SHIFT   0x00000004
#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING__SHIFT   0x00000005
#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING__SHIFT   0x00000006
#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING__SHIFT   0x00000007
#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING__SHIFT   0x00000008
#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING__SHIFT   0x00000009
#define ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES__SHIFT__GFX09 0x00000002
#define ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID__SHIFT__GFX09 0x00000001
#define ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID__SHIFT__GFX09 0x00000000
#define ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH__SHIFT__GFX09 0x00000017
#define ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW__SHIFT__GFX09 0x00000000
#define ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS__SHIFT__GFX09 0x00000000
#define ATC_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT__GFX09 0x0000000f
#define ATC_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT__GFX09 0x00000004
#define ATC_L2_CGTT_CLK_CTRL__ON_DELAY__SHIFT__GFX09    0x00000000
#define ATC_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT__GFX09 0x00000018
#define ATC_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT__GFX09 0x00000010
#define ATC_L2_CNTL2__BANK_SELECT__SHIFT__GFX09         0x00000000
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE__SHIFT__GFX09 0x00000008
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS__SHIFT__GFX09 0x00000009
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT__GFX09 0x00000006
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT__GFX09 0x0000000f
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE__SHIFT__GFX09  0x0000000c
#define ATC_L2_CNTL3__ATS_REQUEST_CREDIT_MINUS1__SHIFT__GFX09 0x00000003
#define ATC_L2_CNTL3__DELAY_SEND_INVALIDATION_REQUEST__SHIFT__GFX09 0x00000000
#define ATC_L2_CNTL__CACHE_INVALIDATE_MODE__SHIFT__GFX09 0x00000008
#define ATC_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY__SHIFT__GFX09 0x0000000b
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD__SHIFT__GFX09 0x00000006
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS__SHIFT__GFX09 0x00000000
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD__SHIFT__GFX09 0x00000007
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS__SHIFT__GFX09 0x00000003
#define ATC_L2_MEM_POWER_LS__LS_HOLD__SHIFT__GFX09      0x00000006
#define ATC_L2_MEM_POWER_LS__LS_SETUP__SHIFT__GFX09     0x00000000
#define ATC_L2_MISC_CG__ENABLE__SHIFT__GFX09            0x00000012
#define ATC_L2_MISC_CG__MEM_LS_ENABLE__SHIFT__GFX09     0x00000013
#define ATC_L2_MISC_CG__OFFDLY__SHIFT__GFX09            0x00000006
#define ATC_L2_PERFCOUNTER0_CFG__CLEAR__SHIFT__GFX09    0x0000001d
#define ATC_L2_PERFCOUNTER0_CFG__ENABLE__SHIFT__GFX09   0x0000001c
#define ATC_L2_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define ATC_L2_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define ATC_L2_PERFCOUNTER1_CFG__CLEAR__SHIFT__GFX09    0x0000001d
#define ATC_L2_PERFCOUNTER1_CFG__ENABLE__SHIFT__GFX09   0x0000001c
#define ATC_L2_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define ATC_L2_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define ATC_L2_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__GFX09 0x00000010
#define ATC_L2_PERFCOUNTER_HI__COUNTER_HI__SHIFT__GFX09 0x00000000
#define ATC_L2_PERFCOUNTER_LO__COUNTER_LO__SHIFT__GFX09 0x00000000
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__GFX09 0x00000019
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__GFX09 0x00000018
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__GFX09 0x00000000
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__GFX09 0x00000008
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__GFX09 0x0000001a
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__GFX09 0x00000010
#define ATC_L2_STATUS2__IFIFO_FATAL_PARITY_ERROR_INFO__SHIFT__GFX09 0x00000008
#define ATC_L2_STATUS2__IFIFO_NON_FATAL_PARITY_ERROR_INFO__SHIFT__GFX09 0x00000000
#define ATC_L2_STATUS__BUSY__SHIFT__GFX09               0x00000000
#define ATC_L2_STATUS__PARITY_ERROR_INFO__SHIFT__GFX09  0x00000001
#define ATC_PERFCOUNTER0_CFG__CLEAR__SHIFT              0x0000001d
#define ATC_PERFCOUNTER0_CFG__ENABLE__SHIFT             0x0000001c
#define ATC_PERFCOUNTER0_CFG__PERF_MODE__SHIFT          0x00000018
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT       0x00000008
#define ATC_PERFCOUNTER0_CFG__PERF_SEL__SHIFT           0x00000000
#define ATC_PERFCOUNTER1_CFG__CLEAR__SHIFT              0x0000001d
#define ATC_PERFCOUNTER1_CFG__ENABLE__SHIFT             0x0000001c
#define ATC_PERFCOUNTER1_CFG__PERF_MODE__SHIFT          0x00000018
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT       0x00000008
#define ATC_PERFCOUNTER1_CFG__PERF_SEL__SHIFT           0x00000000
#define ATC_PERFCOUNTER2_CFG__CLEAR__SHIFT              0x0000001d
#define ATC_PERFCOUNTER2_CFG__ENABLE__SHIFT             0x0000001c
#define ATC_PERFCOUNTER2_CFG__PERF_MODE__SHIFT          0x00000018
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT       0x00000008
#define ATC_PERFCOUNTER2_CFG__PERF_SEL__SHIFT           0x00000000
#define ATC_PERFCOUNTER3_CFG__CLEAR__SHIFT              0x0000001d
#define ATC_PERFCOUNTER3_CFG__ENABLE__SHIFT             0x0000001c
#define ATC_PERFCOUNTER3_CFG__PERF_MODE__SHIFT          0x00000018
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT       0x00000008
#define ATC_PERFCOUNTER3_CFG__PERF_SEL__SHIFT           0x00000000
#define ATC_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT        0x00000010
#define ATC_PERFCOUNTER_HI__COUNTER_HI__SHIFT           0x00000000
#define ATC_PERFCOUNTER_LO__COUNTER_LO__SHIFT           0x00000000
#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT     0x00000019
#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT    0x00000018
#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT 0x00000000
#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT 0x00000008
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT 0x0000001a
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT  0x00000010
#define ATC_TRANS_FAULT_RSPCNTRL__VMID0__SHIFT          0x00000000
#define ATC_TRANS_FAULT_RSPCNTRL__VMID10__SHIFT         0x0000000a
#define ATC_TRANS_FAULT_RSPCNTRL__VMID11__SHIFT         0x0000000b
#define ATC_TRANS_FAULT_RSPCNTRL__VMID12__SHIFT         0x0000000c
#define ATC_TRANS_FAULT_RSPCNTRL__VMID13__SHIFT         0x0000000d
#define ATC_TRANS_FAULT_RSPCNTRL__VMID14__SHIFT         0x0000000e
#define ATC_TRANS_FAULT_RSPCNTRL__VMID15__SHIFT         0x0000000f
#define ATC_TRANS_FAULT_RSPCNTRL__VMID16__SHIFT         0x00000010
#define ATC_TRANS_FAULT_RSPCNTRL__VMID17__SHIFT         0x00000011
#define ATC_TRANS_FAULT_RSPCNTRL__VMID18__SHIFT         0x00000012
#define ATC_TRANS_FAULT_RSPCNTRL__VMID19__SHIFT         0x00000013
#define ATC_TRANS_FAULT_RSPCNTRL__VMID1__SHIFT          0x00000001
#define ATC_TRANS_FAULT_RSPCNTRL__VMID20__SHIFT         0x00000014
#define ATC_TRANS_FAULT_RSPCNTRL__VMID21__SHIFT         0x00000015
#define ATC_TRANS_FAULT_RSPCNTRL__VMID22__SHIFT         0x00000016
#define ATC_TRANS_FAULT_RSPCNTRL__VMID23__SHIFT         0x00000017
#define ATC_TRANS_FAULT_RSPCNTRL__VMID24__SHIFT         0x00000018
#define ATC_TRANS_FAULT_RSPCNTRL__VMID25__SHIFT         0x00000019
#define ATC_TRANS_FAULT_RSPCNTRL__VMID26__SHIFT         0x0000001a
#define ATC_TRANS_FAULT_RSPCNTRL__VMID27__SHIFT         0x0000001b
#define ATC_TRANS_FAULT_RSPCNTRL__VMID28__SHIFT         0x0000001c
#define ATC_TRANS_FAULT_RSPCNTRL__VMID29__SHIFT         0x0000001d
#define ATC_TRANS_FAULT_RSPCNTRL__VMID2__SHIFT          0x00000002
#define ATC_TRANS_FAULT_RSPCNTRL__VMID30__SHIFT         0x0000001e
#define ATC_TRANS_FAULT_RSPCNTRL__VMID31__SHIFT         0x0000001f
#define ATC_TRANS_FAULT_RSPCNTRL__VMID3__SHIFT          0x00000003
#define ATC_TRANS_FAULT_RSPCNTRL__VMID4__SHIFT          0x00000004
#define ATC_TRANS_FAULT_RSPCNTRL__VMID5__SHIFT          0x00000005
#define ATC_TRANS_FAULT_RSPCNTRL__VMID6__SHIFT          0x00000006
#define ATC_TRANS_FAULT_RSPCNTRL__VMID7__SHIFT          0x00000007
#define ATC_TRANS_FAULT_RSPCNTRL__VMID8__SHIFT          0x00000008
#define ATC_TRANS_FAULT_RSPCNTRL__VMID9__SHIFT          0x00000009
#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID0_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID0_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID10_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID10_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID11_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID11_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID12_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID12_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID13_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID13_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID14_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID14_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID15_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID15_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID16_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID16_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID16_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID17_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID17_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID17_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID18_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID18_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID18_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID19_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID19_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID19_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID1_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID1_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID20_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID20_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID20_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID21_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID21_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID21_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID22_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID22_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID22_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID23_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID23_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID23_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID24_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID24_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID24_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID25_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID25_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID25_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID26_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID26_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID26_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID27_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID27_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID27_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID28_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID28_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID28_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID29_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID29_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID29_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID2_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID2_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID30_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID30_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID30_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID31_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID31_PASID_MAPPING__PASID__SHIFT          0x00000000
#define ATC_VMID31_PASID_MAPPING__VALID__SHIFT          0x0000001f
#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID3_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID3_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID4_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID4_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID5_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID5_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID6_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID6_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID7_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID7_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID8_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID8_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION__SHIFT 0x0000001e
#define ATC_VMID9_PASID_MAPPING__PASID__SHIFT           0x00000000
#define ATC_VMID9_PASID_MAPPING__VALID__SHIFT           0x0000001f
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED__SHIFT 0x00000000
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED__SHIFT 0x0000000a
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED__SHIFT 0x0000000b
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED__SHIFT 0x0000000c
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED__SHIFT 0x0000000d
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED__SHIFT 0x0000000e
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED__SHIFT 0x0000000f
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID16_REMAPPING_FINISHED__SHIFT 0x00000010
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID17_REMAPPING_FINISHED__SHIFT 0x00000011
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID18_REMAPPING_FINISHED__SHIFT 0x00000012
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID19_REMAPPING_FINISHED__SHIFT 0x00000013
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED__SHIFT 0x00000001
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID20_REMAPPING_FINISHED__SHIFT 0x00000014
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID21_REMAPPING_FINISHED__SHIFT 0x00000015
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID22_REMAPPING_FINISHED__SHIFT 0x00000016
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID23_REMAPPING_FINISHED__SHIFT 0x00000017
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID24_REMAPPING_FINISHED__SHIFT 0x00000018
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID25_REMAPPING_FINISHED__SHIFT 0x00000019
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID26_REMAPPING_FINISHED__SHIFT 0x0000001a
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID27_REMAPPING_FINISHED__SHIFT 0x0000001b
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID28_REMAPPING_FINISHED__SHIFT 0x0000001c
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID29_REMAPPING_FINISHED__SHIFT 0x0000001d
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED__SHIFT 0x00000002
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID30_REMAPPING_FINISHED__SHIFT 0x0000001e
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID31_REMAPPING_FINISHED__SHIFT 0x0000001f
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED__SHIFT 0x00000003
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED__SHIFT 0x00000004
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED__SHIFT 0x00000005
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED__SHIFT 0x00000006
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED__SHIFT 0x00000007
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED__SHIFT 0x00000008
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED__SHIFT 0x00000009
#define ATHUB_COMMAND__BUS_MASTER_EN__SHIFT             0x00000002
#define ATHUB_IH_CREDIT__CREDIT_VALUE__SHIFT            0x00000000
#define ATHUB_IH_CREDIT__IH_CLIENT_ID__SHIFT            0x00000010
#define ATHUB_MEM_POWER_LS__LS_HOLD__SHIFT              0x00000006
#define ATHUB_MEM_POWER_LS__LS_SETUP__SHIFT             0x00000000
#define ATHUB_MISC_CNTL__CG_ENABLE__SHIFT               0x00000012
#define ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE__SHIFT        0x00000013
#define ATHUB_MISC_CNTL__CG_OFFDLY__SHIFT               0x00000006
#define ATHUB_MISC_CNTL__CG_STATUS__SHIFT               0x0000001b
#define ATHUB_MISC_CNTL__PG_ENABLE__SHIFT               0x00000014
#define ATHUB_MISC_CNTL__PG_OFFDLY__SHIFT               0x00000015
#define ATHUB_MISC_CNTL__PG_STATUS__SHIFT               0x0000001c
#define ATHUB_PCIE_ATS_CNTL_VF_0__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_10__ATC_ENABLE__SHIFT    0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_11__ATC_ENABLE__SHIFT    0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_12__ATC_ENABLE__SHIFT    0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_13__ATC_ENABLE__SHIFT    0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_14__ATC_ENABLE__SHIFT    0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_15__ATC_ENABLE__SHIFT    0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_1__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_2__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_3__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_4__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_5__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_6__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_7__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_8__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL_VF_9__ATC_ENABLE__SHIFT     0x0000001f
#define ATHUB_PCIE_ATS_CNTL__ATC_ENABLE__SHIFT          0x0000001f
#define ATHUB_PCIE_ATS_CNTL__STU__SHIFT                 0x00000010
#define ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC__SHIFT 0x00000000
#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_ENABLE__SHIFT     0x00000000
#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_RESET__SHIFT      0x00000001
#define ATHUB_PCIE_PASID_CNTL__PASID_EN__SHIFT          0x00000010
#define ATHUB_PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE__SHIFT 0x00000011
#define ATHUB_PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE__SHIFT 0x00000012
#define ATHUB_SHARED_ACTIVE_FCN_ID__VFID__SHIFT         0x00000000
#define ATHUB_SHARED_ACTIVE_FCN_ID__VF__SHIFT           0x0000001f
#define ATHUB_SHARED_VIRT_RESET_REQ__PF__SHIFT          0x0000001f
#define ATHUB_SHARED_VIRT_RESET_REQ__VF__SHIFT          0x00000000
#define ATS_IH_CREDIT__CREDIT_VALUE__SHIFT              0x00000000
#define ATS_IH_CREDIT__IH_CLIENT_ID__SHIFT              0x00000010
#define BCI_DEBUG_READ__DATA__SHIFT                     0x00000000
#define CB_BLEND0_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND0_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND0_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND0_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND0_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND0_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND0_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND0_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND1_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND1_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND1_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND1_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND1_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND1_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND1_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND1_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND2_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND2_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND2_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND2_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND2_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND2_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND2_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND2_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND3_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND3_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND3_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND3_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND3_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND3_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND3_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND3_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND4_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND4_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND4_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND4_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND4_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND4_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND4_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND4_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND5_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND5_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND5_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND5_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND5_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND5_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND5_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND5_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND6_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND6_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND6_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND6_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND6_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND6_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND6_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND6_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND7_CONTROL__ALPHA_COMB_FCN__SHIFT        0x00000015
#define CB_BLEND7_CONTROL__ALPHA_DESTBLEND__SHIFT       0x00000018
#define CB_BLEND7_CONTROL__ALPHA_SRCBLEND__SHIFT        0x00000010
#define CB_BLEND7_CONTROL__COLOR_COMB_FCN__SHIFT        0x00000005
#define CB_BLEND7_CONTROL__COLOR_DESTBLEND__SHIFT       0x00000008
#define CB_BLEND7_CONTROL__COLOR_SRCBLEND__SHIFT        0x00000000
#define CB_BLEND7_CONTROL__DISABLE_ROP3__SHIFT          0x0000001f
#define CB_BLEND7_CONTROL__ENABLE__SHIFT                0x0000001e
#define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT  0x0000001d
#define CB_BLEND_ALPHA__BLEND_ALPHA__SHIFT              0x00000000
#define CB_BLEND_BLUE__BLEND_BLUE__SHIFT                0x00000000
#define CB_BLEND_GREEN__BLEND_GREEN__SHIFT              0x00000000
#define CB_BLEND_RED__BLEND_RED__SHIFT                  0x00000000
#define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CB_CGTT_SCLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CB_COLOR0_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR0_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR0_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR0_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR0_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR0_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR0_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR0_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR0_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR0_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR0_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR0_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR0_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR0_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR0_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR0_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR0_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR0_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR0_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR0_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR0_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR0_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR0_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR0_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR0_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR0_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR0_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR0_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR0_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR0_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR0_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR0_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR0_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR0_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR1_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR1_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR1_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR1_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR1_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR1_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR1_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR1_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR1_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR1_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR1_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR1_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR1_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR1_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR1_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR1_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR1_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR1_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR1_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR1_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR1_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR1_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR1_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR1_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR1_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR1_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR1_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR1_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR1_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR1_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR1_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR1_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR1_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR1_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR2_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR2_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR2_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR2_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR2_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR2_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR2_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR2_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR2_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR2_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR2_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR2_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR2_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR2_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR2_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR2_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR2_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR2_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR2_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR2_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR2_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR2_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR2_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR2_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR2_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR2_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR2_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR2_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR2_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR2_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR2_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR2_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR2_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR2_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR3_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR3_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR3_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR3_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR3_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR3_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR3_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR3_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR3_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR3_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR3_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR3_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR3_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR3_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR3_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR3_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR3_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR3_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR3_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR3_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR3_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR3_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR3_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR3_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR3_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR3_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR3_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR3_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR3_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR3_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR3_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR3_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR3_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR3_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR4_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR4_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR4_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR4_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR4_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR4_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR4_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR4_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR4_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR4_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR4_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR4_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR4_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR4_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR4_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR4_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR4_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR4_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR4_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR4_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR4_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR4_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR4_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR4_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR4_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR4_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR4_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR4_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR4_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR4_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR4_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR4_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR4_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR4_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR5_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR5_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR5_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR5_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR5_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR5_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR5_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR5_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR5_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR5_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR5_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR5_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR5_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR5_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR5_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR5_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR5_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR5_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR5_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR5_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR5_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR5_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR5_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR5_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR5_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR5_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR5_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR5_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR5_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR5_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR5_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR5_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR5_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR5_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR6_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR6_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR6_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR6_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR6_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR6_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR6_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR6_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR6_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR6_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR6_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR6_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR6_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR6_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR6_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR6_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR6_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR6_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR6_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR6_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR6_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR6_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR6_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR6_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR6_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR6_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR6_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR6_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR6_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR6_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR6_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR6_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR6_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR6_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR7_ATTRIB2__MAX_MIP__SHIFT               0x0000001c
#define CB_COLOR7_ATTRIB2__MIP0_HEIGHT__SHIFT           0x00000000
#define CB_COLOR7_ATTRIB2__MIP0_WIDTH__SHIFT            0x0000000e
#define CB_COLOR7_ATTRIB__COLOR_SW_MODE__SHIFT__GFX09   0x00000012
#define CB_COLOR7_ATTRIB__FMASK_SW_MODE__SHIFT__GFX09   0x00000017
#define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1__SHIFT      0x00000011
#define CB_COLOR7_ATTRIB__META_LINEAR__SHIFT__GFX09     0x0000000b
#define CB_COLOR7_ATTRIB__MIP0_DEPTH__SHIFT__GFX09      0x00000000
#define CB_COLOR7_ATTRIB__NUM_FRAGMENTS__SHIFT          0x0000000f
#define CB_COLOR7_ATTRIB__NUM_SAMPLES__SHIFT            0x0000000c
#define CB_COLOR7_ATTRIB__PIPE_ALIGNED__SHIFT__GFX09    0x0000001f
#define CB_COLOR7_ATTRIB__RB_ALIGNED__SHIFT__GFX09      0x0000001e
#define CB_COLOR7_ATTRIB__RESOURCE_TYPE__SHIFT__GFX09   0x0000001c
#define CB_COLOR7_BASE_EXT__BASE_256B__SHIFT            0x00000000
#define CB_COLOR7_BASE__BASE_256B__SHIFT                0x00000000
#define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0__SHIFT       0x00000000
#define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1__SHIFT       0x00000000
#define CB_COLOR7_CMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR7_CMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR7_DCC_BASE_EXT__BASE_256B__SHIFT        0x00000000
#define CB_COLOR7_DCC_BASE__BASE_256B__SHIFT            0x00000000
#define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM__SHIFT   0x00000007
#define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT 0x00000009
#define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT  0x00000001
#define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT 0x0000000e
#define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT 0x0000000a
#define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000005
#define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT 0x00000002
#define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT 0x00000004
#define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_COLOR7_FMASK_BASE_EXT__BASE_256B__SHIFT      0x00000000
#define CB_COLOR7_FMASK__BASE_256B__SHIFT               0x00000000
#define CB_COLOR7_INFO__BLEND_BYPASS__SHIFT             0x00000010
#define CB_COLOR7_INFO__BLEND_CLAMP__SHIFT              0x0000000f
#define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT  0x00000017
#define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST__SHIFT    0x00000014
#define CB_COLOR7_INFO__CMASK_ADDR_TYPE__SHIFT          0x0000001d
#define CB_COLOR7_INFO__COMPRESSION__SHIFT              0x0000000e
#define CB_COLOR7_INFO__COMP_SWAP__SHIFT                0x0000000b
#define CB_COLOR7_INFO__DCC_ENABLE__SHIFT               0x0000001c
#define CB_COLOR7_INFO__ENDIAN__SHIFT                   0x00000000
#define CB_COLOR7_INFO__FAST_CLEAR__SHIFT               0x0000000d
#define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE__SHIFT 0x0000001a
#define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT 0x0000001b
#define CB_COLOR7_INFO__FORMAT__SHIFT                   0x00000002
#define CB_COLOR7_INFO__NUMBER_TYPE__SHIFT              0x00000008
#define CB_COLOR7_INFO__ROUND_MODE__SHIFT               0x00000012
#define CB_COLOR7_INFO__SIMPLE_FLOAT__SHIFT             0x00000011
#define CB_COLOR7_VIEW__SLICE_MAX__SHIFT                0x0000000d
#define CB_COLOR7_VIEW__SLICE_START__SHIFT              0x00000000
#define CB_COLOR_CONTROL__DEGAMMA_ENABLE__SHIFT         0x00000003
#define CB_COLOR_CONTROL__DISABLE_DUAL_QUAD__SHIFT      0x00000000
#define CB_COLOR_CONTROL__MODE__SHIFT                   0x00000004
#define CB_COLOR_CONTROL__ROP3__SHIFT                   0x00000010
#define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT__SHIFT__GFX09 0x00000018
#define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH__SHIFT 0x00000008
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE__SHIFT 0x00000006
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH__SHIFT  0x00000000
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000005
#define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH__SHIFT 0x00000010
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT 0x00000000
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE__SHIFT__GFX09 0x00000001
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK__SHIFT 0x00000002
#define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS__SHIFT       0x0000000b
#define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS__SHIFT       0x00000000
#define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH__SHIFT      0x00000011
#define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS__SHIFT       0x00000005
#define CB_HW_CONTROL_1__RMI_CREDITS__SHIFT             0x0000001a
#define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH__SHIFT  0x00000000
#define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8__SHIFT 0x00000018
#define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH__SHIFT 0x0000000f
#define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH__SHIFT 0x00000008
#define CB_HW_CONTROL_3__COLOR_CACHE_PREFETCH_NUM_CLS__SHIFT__GFX09 0x0000001c
#define CB_HW_CONTROL_3__DISABLE_BLENDER_CLOCK_GATING__SHIFT 0x0000001a
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD__SHIFT__GFX09 0x00000006
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM__SHIFT 0x00000005
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING__SHIFT 0x00000007
#define CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION__SHIFT 0x0000000b
#define CB_HW_CONTROL_3__DISABLE_DUALSRC_WITH_OBJPRIMID_FIX__SHIFT 0x0000001b
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CC__SHIFT 0x00000011
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CM__SHIFT 0x00000014
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_DC__SHIFT 0x00000013
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_FC__SHIFT 0x00000012
#define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT__SHIFT 0x00000002
#define CB_HW_CONTROL_3__DISABLE_NACK_COLOR_RD_WR_OPT__SHIFT 0x00000019
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CC__SHIFT 0x00000015
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CM__SHIFT 0x00000018
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_DC__SHIFT 0x00000017
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_FC__SHIFT 0x00000016
#define CB_HW_CONTROL_3__DISABLE_OC_FIXES_OF_BUG_522542__SHIFT 0x0000000e
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR__SHIFT 0x00000004
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION__SHIFT 0x00000008
#define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP__SHIFT 0x00000003
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967__SHIFT 0x0000000c
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_520657__SHIFT 0x0000000d
#define CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS__SHIFT 0x0000000a
#define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL__SHIFT 0x00000000
#define CB_HW_CONTROL_3__FORCE_RMI_CLKEN_HIGH__SHIFT    0x00000010
#define CB_HW_CONTROL_3__FORCE_RMI_LAST_HIGH__SHIFT     0x0000000f
#define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED__SHIFT 0x00000001
#define CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS__SHIFT 0x00000009
#define CB_HW_CONTROL__CC_CACHE_EVICT_POINT__SHIFT__GFX09 0x0000000c
#define CB_HW_CONTROL__CM_CACHE_EVICT_POINT__SHIFT__GFX09 0x00000000
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS__SHIFT  0x00000019
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL__SHIFT 0x0000001a
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST__SHIFT 0x00000018
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST__SHIFT 0x00000015
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED__SHIFT 0x0000001b
#define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT__SHIFT 0x0000001e
#define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK__SHIFT   0x00000016
#define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING__SHIFT 0x00000012
#define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE__SHIFT 0x0000001f
#define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG__SHIFT 0x00000017
#define CB_HW_CONTROL__FC_CACHE_EVICT_POINT__SHIFT__GFX09 0x00000006
#define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE__SHIFT       0x00000014
#define CB_HW_CONTROL__FORCE_NEEDS_DST__SHIFT           0x00000013
#define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT__SHIFT 0x0000001d
#define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT__SHIFT 0x0000001c
#define CB_HW_MEM_ARBITER_RD__BREAK_GROUP_AGE__SHIFT    0x00000006
#define CB_HW_MEM_ARBITER_RD__IGNORE_URGENT_AGE__SHIFT  0x00000002
#define CB_HW_MEM_ARBITER_RD__MODE__SHIFT               0x00000000
#define CB_HW_MEM_ARBITER_RD__SCALE_AGE__SHIFT          0x00000017
#define CB_HW_MEM_ARBITER_RD__SCALE_WEIGHT__SHIFT       0x0000001a
#define CB_HW_MEM_ARBITER_RD__SEND_LASTS_WITHIN_GROUPS__SHIFT 0x0000001d
#define CB_HW_MEM_ARBITER_RD__WEIGHT_CC__SHIFT          0x0000000a
#define CB_HW_MEM_ARBITER_RD__WEIGHT_CM__SHIFT          0x0000000e
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DC__SHIFT          0x00000010
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_NOREQS__SHIFT 0x00000014
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_REQS__SHIFT  0x00000012
#define CB_HW_MEM_ARBITER_RD__WEIGHT_FC__SHIFT          0x0000000c
#define CB_HW_MEM_ARBITER_RD__WEIGHT_IGNORE_NUM_TIDS__SHIFT 0x00000016
#define CB_HW_MEM_ARBITER_WR__BREAK_GROUP_AGE__SHIFT    0x00000006
#define CB_HW_MEM_ARBITER_WR__IGNORE_URGENT_AGE__SHIFT  0x00000002
#define CB_HW_MEM_ARBITER_WR__MODE__SHIFT               0x00000000
#define CB_HW_MEM_ARBITER_WR__SCALE_AGE__SHIFT          0x00000017
#define CB_HW_MEM_ARBITER_WR__SCALE_WEIGHT__SHIFT       0x0000001a
#define CB_HW_MEM_ARBITER_WR__SEND_LASTS_WITHIN_GROUPS__SHIFT 0x0000001d
#define CB_HW_MEM_ARBITER_WR__WEIGHT_CC__SHIFT          0x0000000a
#define CB_HW_MEM_ARBITER_WR__WEIGHT_CM__SHIFT          0x0000000e
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DC__SHIFT          0x00000010
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_NOREQS__SHIFT 0x00000014
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_REQS__SHIFT  0x00000012
#define CB_HW_MEM_ARBITER_WR__WEIGHT_FC__SHIFT          0x0000000c
#define CB_HW_MEM_ARBITER_WR__WEIGHT_IGNORE_BYTE_MASK__SHIFT 0x00000016
#define CB_MRT0_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_MRT1_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_MRT2_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_MRT3_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_MRT4_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_MRT5_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_MRT6_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_MRT7_EPITCH__EPITCH__SHIFT__GFX09            0x00000000
#define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT      0x0000001c
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT      0x00000018
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT       0x00000000
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT       0x0000000a
#define CB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT        0x00000014
#define CB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT       0x00000018
#define CB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define CB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT        0x0000000a
#define CB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define CB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT        0x0000001c
#define CB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT         0x00000000
#define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define CB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT        0x0000001c
#define CB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT         0x00000000
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE__SHIFT 0x0000000a
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL__SHIFT  0x0000000b
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE__SHIFT 0x00000004
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL__SHIFT 0x00000005
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE__SHIFT 0x0000000c
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL__SHIFT    0x0000000d
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE__SHIFT 0x00000015
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL__SHIFT 0x00000016
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE__SHIFT 0x00000011
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL__SHIFT 0x00000012
#define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE__SHIFT  0x00000000
#define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL__SHIFT     0x00000001
#define CB_SHADER_MASK__OUTPUT0_ENABLE__SHIFT           0x00000000
#define CB_SHADER_MASK__OUTPUT1_ENABLE__SHIFT           0x00000004
#define CB_SHADER_MASK__OUTPUT2_ENABLE__SHIFT           0x00000008
#define CB_SHADER_MASK__OUTPUT3_ENABLE__SHIFT           0x0000000c
#define CB_SHADER_MASK__OUTPUT4_ENABLE__SHIFT           0x00000010
#define CB_SHADER_MASK__OUTPUT5_ENABLE__SHIFT           0x00000014
#define CB_SHADER_MASK__OUTPUT6_ENABLE__SHIFT           0x00000018
#define CB_SHADER_MASK__OUTPUT7_ENABLE__SHIFT           0x0000001c
#define CB_TARGET_MASK__TARGET0_ENABLE__SHIFT           0x00000000
#define CB_TARGET_MASK__TARGET1_ENABLE__SHIFT           0x00000004
#define CB_TARGET_MASK__TARGET2_ENABLE__SHIFT           0x00000008
#define CB_TARGET_MASK__TARGET3_ENABLE__SHIFT           0x0000000c
#define CB_TARGET_MASK__TARGET4_ENABLE__SHIFT           0x00000010
#define CB_TARGET_MASK__TARGET5_ENABLE__SHIFT           0x00000014
#define CB_TARGET_MASK__TARGET6_ENABLE__SHIFT           0x00000018
#define CB_TARGET_MASK__TARGET7_ENABLE__SHIFT           0x0000001c
#define CC_GC_EDC_CONFIG__DIS_EDC__SHIFT                0x00000001
#define CC_GC_PRIM_CONFIG__INACTIVE_IA__SHIFT           0x00000010
#define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT       0x00000018
#define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT__GFX09 0x00000010
#define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT      0x00000001
#define CC_GC_SHADER_RATE_CONFIG__HALF_LDS__SHIFT__GFX09 0x00000004
#define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT 0x00000003
#define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT   0x00000010
#define CC_RB_DAISY_CHAIN__RB_0__SHIFT                  0x00000000
#define CC_RB_DAISY_CHAIN__RB_1__SHIFT                  0x00000004
#define CC_RB_DAISY_CHAIN__RB_2__SHIFT                  0x00000008
#define CC_RB_DAISY_CHAIN__RB_3__SHIFT                  0x0000000c
#define CC_RB_DAISY_CHAIN__RB_4__SHIFT                  0x00000010
#define CC_RB_DAISY_CHAIN__RB_5__SHIFT                  0x00000014
#define CC_RB_DAISY_CHAIN__RB_6__SHIFT                  0x00000018
#define CC_RB_DAISY_CHAIN__RB_7__SHIFT                  0x0000001c
#define CC_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT         0x0000000c
#define CC_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT         0x00000014
#define CC_RB_REDUNDANCY__FAILED_RB0__SHIFT             0x00000008
#define CC_RB_REDUNDANCY__FAILED_RB1__SHIFT             0x00000010
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU0_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU0_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU0_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC__SHIFT__GFX09     0x00000010
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU0_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU0_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU0_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU0_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09    0x00000000
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09     0x00000010
#define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU10_SP0_CTRL_REG__SP00__SHIFT__GFX09      0x00000000
#define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU10_SP0_CTRL_REG__SP01__SHIFT__GFX09      0x00000010
#define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU10_SP1_CTRL_REG__SP10__SHIFT__GFX09      0x00000000
#define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU10_SP1_CTRL_REG__SP11__SHIFT__GFX09      0x00000010
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU10_TA_SQC_CTRL_REG__TA__SHIFT__GFX09     0x00000000
#define CGTS_CU10_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09 0x0000000c
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU10_TCPI_CTRL_REG__TCPI__SHIFT__GFX09     0x00000000
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09   0x00000010
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU10_TD_TCP_CTRL_REG__TD__SHIFT__GFX09     0x00000000
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09    0x00000000
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09     0x00000010
#define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU11_SP0_CTRL_REG__SP00__SHIFT__GFX09      0x00000000
#define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU11_SP0_CTRL_REG__SP01__SHIFT__GFX09      0x00000010
#define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU11_SP1_CTRL_REG__SP10__SHIFT__GFX09      0x00000000
#define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU11_SP1_CTRL_REG__SP11__SHIFT__GFX09      0x00000010
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU11_TA_SQC_CTRL_REG__TA__SHIFT__GFX09     0x00000000
#define CGTS_CU11_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09 0x0000000c
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU11_TCPI_CTRL_REG__TCPI__SHIFT__GFX09     0x00000000
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09   0x00000010
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU11_TD_TCP_CTRL_REG__TD__SHIFT__GFX09     0x00000000
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09    0x00000000
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09     0x00000010
#define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU12_SP0_CTRL_REG__SP00__SHIFT__GFX09      0x00000000
#define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU12_SP0_CTRL_REG__SP01__SHIFT__GFX09      0x00000010
#define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU12_SP1_CTRL_REG__SP10__SHIFT__GFX09      0x00000000
#define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU12_SP1_CTRL_REG__SP11__SHIFT__GFX09      0x00000010
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC__SHIFT__GFX09    0x00000010
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU12_TA_SQC_CTRL_REG__TA__SHIFT__GFX09     0x00000000
#define CGTS_CU12_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09 0x0000000c
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU12_TCPI_CTRL_REG__TCPI__SHIFT__GFX09     0x00000000
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09   0x00000010
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU12_TD_TCP_CTRL_REG__TD__SHIFT__GFX09     0x00000000
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09    0x00000000
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09     0x00000010
#define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU13_SP0_CTRL_REG__SP00__SHIFT__GFX09      0x00000000
#define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU13_SP0_CTRL_REG__SP01__SHIFT__GFX09      0x00000010
#define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU13_SP1_CTRL_REG__SP10__SHIFT__GFX09      0x00000000
#define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU13_SP1_CTRL_REG__SP11__SHIFT__GFX09      0x00000010
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU13_TA_SQC_CTRL_REG__TA__SHIFT__GFX09     0x00000000
#define CGTS_CU13_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09 0x0000000c
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU13_TCPI_CTRL_REG__TCPI__SHIFT__GFX09     0x00000000
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09   0x00000010
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU13_TD_TCP_CTRL_REG__TD__SHIFT__GFX09     0x00000000
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09    0x00000000
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09     0x00000010
#define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU14_SP0_CTRL_REG__SP00__SHIFT__GFX09      0x00000000
#define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU14_SP0_CTRL_REG__SP01__SHIFT__GFX09      0x00000010
#define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU14_SP1_CTRL_REG__SP10__SHIFT__GFX09      0x00000000
#define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU14_SP1_CTRL_REG__SP11__SHIFT__GFX09      0x00000010
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU14_TA_SQC_CTRL_REG__TA__SHIFT__GFX09     0x00000000
#define CGTS_CU14_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09 0x0000000c
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU14_TCPI_CTRL_REG__TCPI__SHIFT__GFX09     0x00000000
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09   0x00000010
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU14_TD_TCP_CTRL_REG__TD__SHIFT__GFX09     0x00000000
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09    0x00000000
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09     0x00000010
#define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU15_SP0_CTRL_REG__SP00__SHIFT__GFX09      0x00000000
#define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU15_SP0_CTRL_REG__SP01__SHIFT__GFX09      0x00000010
#define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU15_SP1_CTRL_REG__SP10__SHIFT__GFX09      0x00000000
#define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU15_SP1_CTRL_REG__SP11__SHIFT__GFX09      0x00000010
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC__SHIFT__GFX09    0x00000010
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU15_TA_SQC_CTRL_REG__TA__SHIFT__GFX09     0x00000000
#define CGTS_CU15_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09 0x0000000c
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU15_TCPI_CTRL_REG__TCPI__SHIFT__GFX09     0x00000000
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09   0x00000010
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU15_TD_TCP_CTRL_REG__TD__SHIFT__GFX09     0x00000000
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU1_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU1_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU1_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU1_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU1_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU1_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU1_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU1_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU2_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU2_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU2_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU2_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU2_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU2_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU2_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU2_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU3_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU3_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU3_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU3_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC__SHIFT__GFX09     0x00000010
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU3_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU3_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU3_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU3_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU4_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU4_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU4_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU4_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU4_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU4_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU4_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU4_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU5_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU5_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU5_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU5_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU5_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU5_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU5_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU6_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU6_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU6_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU6_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC__SHIFT__GFX09     0x00000010
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU6_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU6_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU6_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU6_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU7_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU7_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU7_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU7_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU7_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU7_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU7_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU7_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU8_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU8_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU8_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU8_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU8_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU8_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU8_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU8_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS__SHIFT__GFX09     0x00000000
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ__SHIFT__GFX09      0x00000010
#define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU9_SP0_CTRL_REG__SP00__SHIFT__GFX09       0x00000000
#define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU9_SP0_CTRL_REG__SP01__SHIFT__GFX09       0x00000010
#define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU9_SP1_CTRL_REG__SP10__SHIFT__GFX09       0x00000000
#define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU9_SP1_CTRL_REG__SP11__SHIFT__GFX09       0x00000010
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC__SHIFT__GFX09     0x00000010
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU9_TA_SQC_CTRL_REG__TA__SHIFT__GFX09      0x00000000
#define CGTS_CU9_TCPI_CTRL_REG__RESERVED__SHIFT__GFX09  0x0000000c
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU9_TCPI_CTRL_REG__TCPI__SHIFT__GFX09      0x00000000
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT__GFX09 0x00000017
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000001b
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF__SHIFT__GFX09    0x00000010
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT__GFX09 0x00000008
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT__GFX09 0x0000000a
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT__GFX09 0x00000007
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT__GFX09 0x0000000b
#define CGTS_CU9_TD_TCP_CTRL_REG__TD__SHIFT__GFX09      0x00000000
#define CGTS_RD_CTRL_REG__ROW_MUX_SEL__SHIFT            0x00000000
#define CGTS_RD_REG__READ_DATA__SHIFT                   0x00000000
#define CGTS_SM_CTRL_REG__BASE_MODE__SHIFT__GFX09       0x00000010
#define CGTS_SM_CTRL_REG__LS_OVERRIDE__SHIFT__GFX09     0x00000016
#define CGTS_SM_CTRL_REG__MGCG_ENABLED__SHIFT__GFX09    0x0000000c
#define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY__SHIFT__GFX09   0x00000004
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN__SHIFT__GFX09 0x00000017
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT__GFX09  0x00000018
#define CGTS_SM_CTRL_REG__ON_SEQ_DELAY__SHIFT__GFX09    0x00000000
#define CGTS_SM_CTRL_REG__OVERRIDE__SHIFT__GFX09        0x00000015
#define CGTS_SM_CTRL_REG__SM_MODE_ENABLE__SHIFT__GFX09  0x00000014
#define CGTS_SM_CTRL_REG__SM_MODE__SHIFT__GFX09         0x00000011
#define CGTS_TCC_DISABLE__TCC_DISABLE__SHIFT            0x00000010
#define CGTS_USER_TCC_DISABLE__TCC_DISABLE__SHIFT       0x00000010
#define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE__SHIFT        0x0000001e
#define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE__SHIFT        0x0000001d
#define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE__SHIFT        0x0000001c
#define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE__SHIFT        0x0000001b
#define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE__SHIFT        0x0000001a
#define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE__SHIFT        0x00000019
#define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE__SHIFT        0x00000018
#define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_BCI_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_BCI_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_BCI_CLK_CTRL__RESERVED__SHIFT              0x0000000c
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_CPC_CLK_CTRL__MGLS_OVERRIDE__SHIFT         0x0000000f
#define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_CPC_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT     0x0000001e
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT 0x0000001d
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT     0x0000001f
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_CPF_CLK_CTRL__MGLS_OVERRIDE__SHIFT         0x0000000f
#define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_CPF_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT     0x0000001e
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT     0x0000001f
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_CP_CLK_CTRL__MGLS_OVERRIDE__SHIFT          0x0000000f
#define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_CP_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT      0x0000001e
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT  0x0000001d
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT      0x0000001f
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT   0x00000017
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT   0x00000016
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT   0x00000015
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT   0x00000014
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT   0x00000013
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT   0x00000012
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT   0x00000011
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT   0x00000010
#define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_GDS_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE__SHIFT          0x0000001e
#define CGTT_IA_CLK_CTRL__DBG_ENABLE__SHIFT             0x0000001a
#define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_IA_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_IA_CLK_CTRL__PERF_ENABLE__SHIFT            0x00000019
#define CGTT_IA_CLK_CTRL__REG_OVERRIDE__SHIFT           0x0000001f
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2__SHIFT         0x0000001d
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT         0x0000001c
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT         0x0000001b
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT         0x00000018
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT   0x00000017
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT   0x00000016
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT   0x00000015
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT   0x00000014
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT   0x00000013
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT   0x00000012
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT   0x00000011
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT   0x00000010
#define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE__SHIFT        0x0000001e
#define CGTT_PA_CLK_CTRL__DEBUG_BUS_EN__SHIFT           0x00000017
#define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_PA_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE__SHIFT       0x0000001f
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT         0x0000001c
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT         0x0000001b
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5__SHIFT         0x0000001a
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6__SHIFT         0x00000019
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT         0x00000018
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT   0x00000016
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT   0x00000015
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT   0x00000014
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT   0x00000013
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT   0x00000012
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT   0x00000011
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT   0x00000010
#define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE__SHIFT        0x0000001d
#define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE__SHIFT         0x0000001e
#define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE__SHIFT         0x0000001d
#define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE__SHIFT         0x0000001c
#define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE__SHIFT         0x0000001b
#define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT       0x00000012
#define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT       0x00000018
#define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_PC_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_PC_CLK_CTRL__PC_READ_CLK_EN_OVERRIDE__SHIFT 0x0000001a
#define CGTT_PC_CLK_CTRL__PC_WRITE_CLK_EN_OVERRIDE__SHIFT 0x00000019
#define CGTT_PC_CLK_CTRL__REG_OVERRIDE__SHIFT           0x0000001f
#define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_RLC_CLK_CTRL__ON_DELAY__SHIFT__GFX09       0x00000000
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT     0x0000001e
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT     0x0000001f
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS__SHIFT       0x00000004
#define CGTT_ROM_CLK_CTRL0__ON_DELAY__SHIFT             0x00000000
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define CGTT_SC_CLK_CTRL0__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SC_CLK_CTRL0__ON_DELAY__SHIFT              0x00000000
#define CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_OVERRIDE__SHIFT 0x00000018
#define CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_STALL_OVERRIDE__SHIFT 0x00000010
#define CGTT_SC_CLK_CTRL0__REG_CLK_OVERRIDE__SHIFT      0x0000001f
#define CGTT_SC_CLK_CTRL0__REG_CLK_STALL_OVERRIDE__SHIFT 0x00000017
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT        0x0000001e
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT        0x0000001d
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE2__SHIFT        0x0000001c
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE3__SHIFT        0x0000001b
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE4__SHIFT        0x0000001a
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE5__SHIFT        0x00000019
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE0__SHIFT  0x00000016
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE1__SHIFT  0x00000015
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE2__SHIFT  0x00000014
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE3__SHIFT  0x00000013
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE4__SHIFT  0x00000012
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE5__SHIFT  0x00000011
#define CGTT_SC_CLK_CTRL1__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SC_CLK_CTRL1__ON_DELAY__SHIFT              0x00000000
#define CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_OVERRIDE__SHIFT 0x0000001b
#define CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE__SHIFT 0x00000013
#define CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_OVERRIDE__SHIFT 0x00000019
#define CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_STALL_OVERRIDE__SHIFT 0x00000011
#define CGTT_SC_CLK_CTRL1__PBB_CLK_OVERRIDE__SHIFT      0x0000001e
#define CGTT_SC_CLK_CTRL1__PBB_CLK_STALL_OVERRIDE__SHIFT 0x00000016
#define CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_OVERRIDE__SHIFT 0x0000001a
#define CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_STALL_OVERRIDE__SHIFT 0x00000012
#define CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_OVERRIDE__SHIFT 0x0000001c
#define CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_STALL_OVERRIDE__SHIFT 0x00000014
#define CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_OVERRIDE__SHIFT 0x0000001d
#define CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_STALL_OVERRIDE__SHIFT 0x00000015
#define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE__SHIFT__GFX09 0x0000001a
#define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE__SHIFT         0x0000001e
#define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE__SHIFT         0x0000001d
#define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE__SHIFT         0x0000001c
#define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE__SHIFT         0x0000001b
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT__GFX09 0x00000012
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT__GFX09 0x00000018
#define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SPI_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_SPI_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE__SHIFT         0x0000001e
#define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SQG_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE__SHIFT      0x0000001d
#define CGTT_SQG_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE__SHIFT       0x0000001c
#define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE__SHIFT          0x0000001e
#define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_SQ_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE__SHIFT       0x0000001d
#define CGTT_SQ_CLK_CTRL__REG_OVERRIDE__SHIFT           0x0000001f
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT   0x00000017
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT   0x00000016
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT   0x00000015
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT   0x00000014
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT   0x00000013
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT   0x00000012
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT   0x00000011
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT   0x00000010
#define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL0__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL0__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_SX_CLK_CTRL1__DBG_EN__SHIFT                0x00000018
#define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL1__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL1__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_SX_CLK_CTRL2__DBG_EN__SHIFT                0x00000018
#define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL2__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL2__RESERVED__SHIFT              0x0000000d
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_SX_CLK_CTRL3__DBG_EN__SHIFT                0x00000018
#define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL3__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL3__RESERVED__SHIFT              0x0000000d
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_SX_CLK_CTRL4__DBG_EN__SHIFT                0x00000018
#define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_SX_CLK_CTRL4__ON_DELAY__SHIFT              0x00000000
#define CGTT_SX_CLK_CTRL4__RESERVED__SHIFT              0x0000000c
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_TCI_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0__SHIFT        0x0000001f
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1__SHIFT        0x0000001e
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2__SHIFT        0x0000001d
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3__SHIFT        0x0000001c
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4__SHIFT        0x0000001b
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5__SHIFT        0x0000001a
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6__SHIFT        0x00000019
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x00000018
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT  0x00000010
#define CGTT_TCPF_CLK_CTRL__OFF_HYSTERESIS__SHIFT       0x00000004
#define CGTT_TCPF_CLK_CTRL__ON_DELAY__SHIFT             0x00000000
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE2__SHIFT       0x0000001d
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE3__SHIFT       0x0000001c
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE4__SHIFT       0x0000001b
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE5__SHIFT       0x0000001a
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE6__SHIFT       0x00000019
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE7__SHIFT       0x00000018
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT 0x00000017
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT 0x00000016
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT 0x00000015
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT 0x00000014
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT 0x00000013
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT 0x00000012
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT 0x00000011
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT 0x00000010
#define CGTT_TCPF_CLK_CTRL__SPARE__SHIFT                0x0000000c
#define CGTT_TCPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT       0x00000004
#define CGTT_TCPI_CLK_CTRL__ON_DELAY__SHIFT             0x00000000
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE2__SHIFT       0x0000001d
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE3__SHIFT       0x0000001c
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE4__SHIFT       0x0000001b
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE5__SHIFT       0x0000001a
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE6__SHIFT       0x00000019
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE7__SHIFT       0x00000018
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT 0x00000017
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT 0x00000016
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT 0x00000015
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT 0x00000014
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT 0x00000013
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT 0x00000012
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT 0x00000011
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT 0x00000010
#define CGTT_TCPI_CLK_CTRL__SPARE__SHIFT                0x0000000c
#define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE__SHIFT         0x0000001e
#define CGTT_VGT_CLK_CTRL__DBG_ENABLE__SHIFT            0x00000010
#define CGTT_VGT_CLK_CTRL__GS_OVERRIDE__SHIFT           0x0000001d
#define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS__SHIFT        0x00000004
#define CGTT_VGT_CLK_CTRL__ON_DELAY__SHIFT              0x00000000
#define CGTT_VGT_CLK_CTRL__PERF_ENABLE__SHIFT           0x0000000f
#define CGTT_VGT_CLK_CTRL__PRIMGEN_OVERRIDE__SHIFT      0x0000001b
#define CGTT_VGT_CLK_CTRL__REG_OVERRIDE__SHIFT          0x0000001f
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7__SHIFT        0x0000001a
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE8__SHIFT        0x00000019
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE9__SHIFT        0x00000018
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT  0x00000017
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT  0x00000016
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT  0x00000015
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT  0x00000014
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT  0x00000013
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT  0x00000012
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT  0x00000011
#define CGTT_VGT_CLK_CTRL__TESS_OVERRIDE__SHIFT         0x0000001c
#define CGTT_WD_CLK_CTRL__CORE_OVERRIDE__SHIFT          0x0000001d
#define CGTT_WD_CLK_CTRL__DBG_ENABLE__SHIFT             0x00000010
#define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS__SHIFT         0x00000004
#define CGTT_WD_CLK_CTRL__ON_DELAY__SHIFT               0x00000000
#define CGTT_WD_CLK_CTRL__PERF_ENABLE__SHIFT            0x0000000f
#define CGTT_WD_CLK_CTRL__PRIMGEN_OVERRIDE__SHIFT       0x0000001b
#define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE__SHIFT    0x0000001e
#define CGTT_WD_CLK_CTRL__REG_OVERRIDE__SHIFT           0x0000001f
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7__SHIFT         0x0000001a
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE8__SHIFT         0x00000019
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT   0x00000017
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT   0x00000016
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT   0x00000015
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT   0x00000014
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT   0x00000013
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT   0x00000012
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT   0x00000011
#define CGTT_WD_CLK_CTRL__TESS_OVERRIDE__SHIFT          0x0000001c
#define COHER_DEST_BASE_0__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_1__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_2__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_3__DEST_BASE_256B__SHIFT        0x00000000
#define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B__SHIFT  0x00000000
#define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B__SHIFT  0x00000000
#define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B__SHIFT  0x00000000
#define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B__SHIFT  0x00000000
#define COMPUTE_DIM_X__SIZE__SHIFT                      0x00000000
#define COMPUTE_DIM_Y__SIZE__SHIFT                      0x00000000
#define COMPUTE_DIM_Z__SIZE__SHIFT                      0x00000000
#define COMPUTE_DISPATCH_ID__DISPATCH_ID__SHIFT         0x00000000
#define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN__SHIFT 0x00000000
#define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000__SHIFT 0x00000002
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL__SHIFT 0x00000003
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE__SHIFT 0x00000004
#define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE__SHIFT   0x00000006
#define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN__SHIFT 0x00000001
#define COMPUTE_DISPATCH_INITIATOR__RESERVED__SHIFT     0x0000000c
#define COMPUTE_DISPATCH_INITIATOR__RESTORE__SHIFT      0x0000000e
#define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL__SHIFT 0x0000000a
#define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS__SHIFT 0x00000005
#define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL__SHIFT 0x0000000b
#define COMPUTE_DISPATCH_PKT_ADDR_HI__DATA__SHIFT       0x00000000
#define COMPUTE_DISPATCH_PKT_ADDR_LO__DATA__SHIFT       0x00000000
#define COMPUTE_DISPATCH_SCRATCH_BASE_HI__DATA__SHIFT   0x00000000
#define COMPUTE_DISPATCH_SCRATCH_BASE_LO__DATA__SHIFT   0x00000000
#define COMPUTE_MISC_RESERVED__RESERVED2__SHIFT         0x00000002
#define COMPUTE_MISC_RESERVED__RESERVED3__SHIFT         0x00000003
#define COMPUTE_MISC_RESERVED__RESERVED4__SHIFT         0x00000004
#define COMPUTE_MISC_RESERVED__SEND_SEID__SHIFT         0x00000000
#define COMPUTE_MISC_RESERVED__WAVE_ID_BASE__SHIFT      0x00000005
#define COMPUTE_NOWHERE__DATA__SHIFT                    0x00000000
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL__SHIFT    0x00000000
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL__SHIFT 0x00000010
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL__SHIFT    0x00000000
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL__SHIFT 0x00000010
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL__SHIFT    0x00000000
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL__SHIFT 0x00000010
#define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE__SHIFT 0x00000000
#define COMPUTE_PGM_HI__DATA__SHIFT                     0x00000000
#define COMPUTE_PGM_LO__DATA__SHIFT                     0x00000000
#define COMPUTE_PGM_RSRC1__BULKY__SHIFT                 0x00000018
#define COMPUTE_PGM_RSRC1__CDBG_USER__SHIFT             0x00000019
#define COMPUTE_PGM_RSRC1__DEBUG_MODE__SHIFT            0x00000016
#define COMPUTE_PGM_RSRC1__DX10_CLAMP__SHIFT            0x00000015
#define COMPUTE_PGM_RSRC1__FLOAT_MODE__SHIFT            0x0000000c
#define COMPUTE_PGM_RSRC1__FP16_OVFL__SHIFT             0x0000001a
#define COMPUTE_PGM_RSRC1__IEEE_MODE__SHIFT             0x00000017
#define COMPUTE_PGM_RSRC1__PRIORITY__SHIFT              0x0000000a
#define COMPUTE_PGM_RSRC1__PRIV__SHIFT                  0x00000014
#define COMPUTE_PGM_RSRC1__SGPRS__SHIFT                 0x00000006
#define COMPUTE_PGM_RSRC1__VGPRS__SHIFT                 0x00000000
#define COMPUTE_PGM_RSRC2__EXCP_EN_MSB__SHIFT           0x0000000d
#define COMPUTE_PGM_RSRC2__EXCP_EN__SHIFT               0x00000018
#define COMPUTE_PGM_RSRC2__LDS_SIZE__SHIFT              0x0000000f
#define COMPUTE_PGM_RSRC2__SCRATCH_EN__SHIFT            0x00000000
#define COMPUTE_PGM_RSRC2__SKIP_USGPR0__SHIFT__GFX09    0x0000001f
#define COMPUTE_PGM_RSRC2__TGID_X_EN__SHIFT             0x00000007
#define COMPUTE_PGM_RSRC2__TGID_Y_EN__SHIFT             0x00000008
#define COMPUTE_PGM_RSRC2__TGID_Z_EN__SHIFT             0x00000009
#define COMPUTE_PGM_RSRC2__TG_SIZE_EN__SHIFT            0x0000000a
#define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT__SHIFT        0x0000000b
#define COMPUTE_PGM_RSRC2__TRAP_PRESENT__SHIFT          0x00000006
#define COMPUTE_PGM_RSRC2__USER_SGPR__SHIFT             0x00000001
#define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE__SHIFT 0x00000000
#define COMPUTE_RELAUNCH__IS_EVENT__SHIFT               0x0000001e
#define COMPUTE_RELAUNCH__IS_STATE__SHIFT               0x0000001f
#define COMPUTE_RELAUNCH__PAYLOAD__SHIFT                0x00000000
#define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT__SHIFT  0x00000018
#define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST__SHIFT 0x00000017
#define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD__SHIFT  0x00000010
#define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL__SHIFT  0x00000016
#define COMPUTE_RESOURCE_LIMITS__SIMD_DISABLE__SHIFT__GFX09 0x0000001b
#define COMPUTE_RESOURCE_LIMITS__TG_PER_CU__SHIFT       0x0000000c
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH__SHIFT    0x00000000
#define COMPUTE_RESTART_X__RESTART__SHIFT               0x00000000
#define COMPUTE_RESTART_Y__RESTART__SHIFT               0x00000000
#define COMPUTE_RESTART_Z__RESTART__SHIFT               0x00000000
#define COMPUTE_SHADER_CHKSUM__CHECKSUM__SHIFT          0x00000000
#define COMPUTE_START_X__START__SHIFT                   0x00000000
#define COMPUTE_START_Y__START__SHIFT                   0x00000000
#define COMPUTE_START_Z__START__SHIFT                   0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN__SHIFT__GFX09 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN__SHIFT__GFX09 0x00000010
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN__SHIFT__GFX09 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN__SHIFT__GFX09 0x00000010
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN__SHIFT__GFX09 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN__SHIFT__GFX09 0x00000010
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN__SHIFT__GFX09 0x00000000
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN__SHIFT__GFX09 0x00000010
#define COMPUTE_THREADGROUP_ID__THREADGROUP_ID__SHIFT   0x00000000
#define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE__SHIFT 0x00000000
#define COMPUTE_TMPRING_SIZE__WAVESIZE__SHIFT           0x0000000c
#define COMPUTE_TMPRING_SIZE__WAVES__SHIFT              0x00000000
#define COMPUTE_USER_DATA_0__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_10__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_11__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_12__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_13__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_14__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_15__DATA__SHIFT               0x00000000
#define COMPUTE_USER_DATA_1__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_2__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_3__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_4__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_5__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_6__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_7__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_8__DATA__SHIFT                0x00000000
#define COMPUTE_USER_DATA_9__DATA__SHIFT                0x00000000
#define COMPUTE_VMID__DATA__SHIFT                       0x00000000
#define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR__SHIFT       0x00000000
#define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR__SHIFT       0x00000000
#define CPC_INT_ADDR__ADDR__SHIFT                       0x00000000
#define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT    0x0000000e
#define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CPC_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT        0x0000001f
#define CPC_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT        0x0000001e
#define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT        0x0000001d
#define CPC_INT_CNTL__GPF_INT_ENABLE__SHIFT             0x00000010
#define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT    0x00000018
#define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT        0x00000017
#define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT   0x0000000f
#define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT      0x0000001a
#define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CPC_INT_CNTX_ID__CNTX_ID__SHIFT                 0x00000000
#define CPC_INT_INFO__ADDR_HI__SHIFT                    0x00000000
#define CPC_INT_INFO__QUEUE_ID__SHIFT                   0x0000001c
#define CPC_INT_INFO__TYPE__SHIFT                       0x00000010
#define CPC_INT_INFO__VMID__SHIFT                       0x00000014
#define CPC_INT_PASID__PASID__SHIFT                     0x00000000
#define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT  0x0000000e
#define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CPC_INT_STATUS__GENERIC0_INT_STATUS__SHIFT      0x0000001f
#define CPC_INT_STATUS__GENERIC1_INT_STATUS__SHIFT      0x0000001e
#define CPC_INT_STATUS__GENERIC2_INT_STATUS__SHIFT      0x0000001d
#define CPC_INT_STATUS__GPF_INT_STATUS__SHIFT           0x00000010
#define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT  0x00000018
#define CPC_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT      0x00000017
#define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CPC_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT    0x0000001a
#define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CPC_LATENCY_STATS_DATA__DATA__SHIFT             0x00000000
#define CPC_LATENCY_STATS_SELECT__CLEAR__SHIFT          0x0000001e
#define CPC_LATENCY_STATS_SELECT__ENABLE__SHIFT         0x0000001f
#define CPC_LATENCY_STATS_SELECT__INDEX__SHIFT          0x00000000
#define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define CPC_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT     0x0000001c
#define CPC_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT     0x00000018
#define CPC_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT__GFX09 0x00000000
#define CPC_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT__GFX09 0x0000000a
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT      0x0000001c
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT      0x00000018
#define CPC_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT__GFX09 0x00000000
#define CPC_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT__GFX09 0x0000000a
#define CPC_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT        0x00000014
#define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define CPC_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT      0x0000001c
#define CPC_PERFCOUNTER1_SELECT__CNTR_MODE1__SHIFT      0x00000018
#define CPC_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT__GFX09 0x00000000
#define CPC_PERFCOUNTER1_SELECT__CNTR_SEL1__SHIFT__GFX09 0x0000000a
#define CPC_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT        0x00000014
#define CPC_UTCL1_CNTL__BYPASS__SHIFT                   0x00000019
#define CPC_UTCL1_CNTL__DROP_MODE__SHIFT                0x00000018
#define CPC_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define CPC_UTCL1_CNTL__FORCE_SNOOP__SHIFT              0x0000001c
#define CPC_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT          0x0000001b
#define CPC_UTCL1_CNTL__INVALIDATE__SHIFT               0x0000001a
#define CPC_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT        0x0000001e
#define CPC_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT     0x00000000
#define CPC_UTCL1_ERROR__ERROR_DETECTED_HALT__SHIFT     0x00000000
#define CPC_UTCL1_STATUS__FAULT_DETECTED__SHIFT         0x00000000
#define CPC_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT          0x00000008
#define CPC_UTCL1_STATUS__PRT_DETECTED__SHIFT           0x00000002
#define CPC_UTCL1_STATUS__PRT_UTCL1ID__SHIFT            0x00000018
#define CPC_UTCL1_STATUS__RETRY_DETECTED__SHIFT         0x00000001
#define CPC_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT          0x00000010
#define CPF_LATENCY_STATS_DATA__DATA__SHIFT             0x00000000
#define CPF_LATENCY_STATS_SELECT__CLEAR__SHIFT          0x0000001e
#define CPF_LATENCY_STATS_SELECT__ENABLE__SHIFT         0x0000001f
#define CPF_LATENCY_STATS_SELECT__INDEX__SHIFT          0x00000000
#define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define CPF_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT     0x0000001c
#define CPF_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT     0x00000018
#define CPF_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT__GFX09 0x00000000
#define CPF_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT__GFX09 0x0000000a
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT      0x0000001c
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT      0x00000018
#define CPF_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT__GFX09 0x00000000
#define CPF_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT__GFX09 0x0000000a
#define CPF_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT        0x00000014
#define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define CPF_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT      0x0000001c
#define CPF_PERFCOUNTER1_SELECT__CNTR_MODE1__SHIFT      0x00000018
#define CPF_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT__GFX09 0x00000000
#define CPF_PERFCOUNTER1_SELECT__CNTR_SEL1__SHIFT__GFX09 0x0000000a
#define CPF_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT        0x00000014
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS__SHIFT 0x0000001e
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE__SHIFT 0x0000001f
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__INDEX__SHIFT 0x00000000
#define CPF_UTCL1_CNTL__BYPASS__SHIFT                   0x00000019
#define CPF_UTCL1_CNTL__DROP_MODE__SHIFT                0x00000018
#define CPF_UTCL1_CNTL__FORCE_NO_EXE__SHIFT             0x0000001f
#define CPF_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define CPF_UTCL1_CNTL__FORCE_SNOOP__SHIFT              0x0000001c
#define CPF_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT          0x0000001b
#define CPF_UTCL1_CNTL__INVALIDATE__SHIFT               0x0000001a
#define CPF_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT        0x0000001e
#define CPF_UTCL1_CNTL__VMID_RESET_MODE__SHIFT          0x00000017
#define CPF_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT     0x00000000
#define CPF_UTCL1_STATUS__FAULT_DETECTED__SHIFT         0x00000000
#define CPF_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT          0x00000008
#define CPF_UTCL1_STATUS__PRT_DETECTED__SHIFT           0x00000002
#define CPF_UTCL1_STATUS__PRT_UTCL1ID__SHIFT            0x00000018
#define CPF_UTCL1_STATUS__RETRY_DETECTED__SHIFT         0x00000001
#define CPF_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT          0x00000010
#define CPG_LATENCY_STATS_DATA__DATA__SHIFT             0x00000000
#define CPG_LATENCY_STATS_SELECT__CLEAR__SHIFT          0x0000001e
#define CPG_LATENCY_STATS_SELECT__ENABLE__SHIFT         0x0000001f
#define CPG_LATENCY_STATS_SELECT__INDEX__SHIFT          0x00000000
#define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT     0x0000001c
#define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT     0x00000018
#define CPG_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT__GFX09 0x00000000
#define CPG_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT__GFX09 0x0000000a
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT      0x0000001c
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT      0x00000018
#define CPG_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT__GFX09 0x00000000
#define CPG_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT__GFX09 0x0000000a
#define CPG_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT        0x00000014
#define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define CPG_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT      0x0000001c
#define CPG_PERFCOUNTER1_SELECT__CNTR_MODE1__SHIFT      0x00000018
#define CPG_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT__GFX09 0x00000000
#define CPG_PERFCOUNTER1_SELECT__CNTR_SEL1__SHIFT__GFX09 0x0000000a
#define CPG_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT        0x00000014
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS__SHIFT 0x0000001e
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE__SHIFT 0x0000001f
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__INDEX__SHIFT 0x00000000
#define CPG_UTCL1_CNTL__BYPASS__SHIFT                   0x00000019
#define CPG_UTCL1_CNTL__DROP_MODE__SHIFT                0x00000018
#define CPG_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define CPG_UTCL1_CNTL__FORCE_SNOOP__SHIFT              0x0000001c
#define CPG_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT          0x0000001b
#define CPG_UTCL1_CNTL__INVALIDATE__SHIFT               0x0000001a
#define CPG_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT        0x0000001e
#define CPG_UTCL1_CNTL__VMID_RESET_MODE__SHIFT          0x00000017
#define CPG_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT     0x00000000
#define CPG_UTCL1_ERROR__ERROR_DETECTED_HALT__SHIFT     0x00000000
#define CPG_UTCL1_STATUS__FAULT_DETECTED__SHIFT         0x00000000
#define CPG_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT          0x00000008
#define CPG_UTCL1_STATUS__PRT_DETECTED__SHIFT           0x00000002
#define CPG_UTCL1_STATUS__PRT_UTCL1ID__SHIFT            0x00000018
#define CPG_UTCL1_STATUS__RETRY_DETECTED__SHIFT         0x00000001
#define CPG_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT          0x00000010
#define CP_APPEND_ADDR_HI__CACHE_POLICY__SHIFT          0x00000019
#define CP_APPEND_ADDR_HI__COMMAND__SHIFT               0x0000001d
#define CP_APPEND_ADDR_HI__CS_PS_SEL__SHIFT             0x00000010
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI__SHIFT           0x00000000
#define CP_APPEND_ADDR_LO__MEM_ADDR_LO__SHIFT           0x00000002
#define CP_APPEND_DATA_HI__DATA__SHIFT                  0x00000000
#define CP_APPEND_DATA_LO__DATA__SHIFT                  0x00000000
#define CP_APPEND_LAST_CS_FENCE_HI__LAST_FENCE__SHIFT   0x00000000
#define CP_APPEND_LAST_CS_FENCE_LO__LAST_FENCE__SHIFT   0x00000000
#define CP_APPEND_LAST_PS_FENCE_HI__LAST_FENCE__SHIFT   0x00000000
#define CP_APPEND_LAST_PS_FENCE_LO__LAST_FENCE__SHIFT   0x00000000
#define CP_AQL_SMM_STATUS__AQL_QUEUE_SMM__SHIFT         0x00000000
#define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT      0x00000000
#define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT      0x00000000
#define CP_BUSY_STAT__CE_PARSING_PACKETS__SHIFT         0x00000016
#define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO__SHIFT         0x00000006
#define CP_BUSY_STAT__EOP_DONE_BUSY__SHIFT              0x00000012
#define CP_BUSY_STAT__GFX_CONTEXT_BUSY__SHIFT           0x0000000f
#define CP_BUSY_STAT__ME_PARSER_BUSY__SHIFT             0x00000011
#define CP_BUSY_STAT__ME_PARSING_PACKETS__SHIFT         0x00000008
#define CP_BUSY_STAT__PFP_PARSING_PACKETS__SHIFT        0x00000007
#define CP_BUSY_STAT__PIPE_STATS_BUSY__SHIFT            0x00000014
#define CP_BUSY_STAT__RCIU_CE_BUSY__SHIFT               0x00000015
#define CP_BUSY_STAT__RCIU_ME_BUSY__SHIFT               0x0000000a
#define CP_BUSY_STAT__RCIU_PFP_BUSY__SHIFT              0x00000009
#define CP_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT          0x00000000
#define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY__SHIFT      0x0000000c
#define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING__SHIFT     0x0000000d
#define CP_BUSY_STAT__SEM_POLLING_FOR_PASS__SHIFT       0x0000000e
#define CP_BUSY_STAT__STRM_OUT_BUSY__SHIFT              0x00000013
#define CP_CEQ1_AVAIL__CEQ_CNT_IB1__SHIFT               0x00000010
#define CP_CEQ1_AVAIL__CEQ_CNT_RING__SHIFT              0x00000000
#define CP_CEQ2_AVAIL__CEQ_CNT_IB2__SHIFT               0x00000000
#define CP_CE_COMPARE_COUNT__COMPARE_COUNT__SHIFT       0x00000000
#define CP_CE_COMPLETION_STATUS__STATUS__SHIFT          0x00000000
#define CP_CE_COUNTER__CONST_ENGINE_COUNT__SHIFT        0x00000000
#define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT        0x00000000
#define CP_CE_HEADER_DUMP__CE_HEADER_DUMP__SHIFT        0x00000000
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI__SHIFT           0x00000000
#define CP_CE_IB1_BASE_LO__IB1_BASE_LO__SHIFT           0x00000002
#define CP_CE_IB1_BUFSZ__IB1_BUFSZ__SHIFT               0x00000000
#define CP_CE_IB1_CMD_BUFSZ__IB1_CMD_REQSZ__SHIFT       0x00000000
#define CP_CE_IB1_OFFSET__IB1_OFFSET__SHIFT             0x00000000
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI__SHIFT           0x00000000
#define CP_CE_IB2_BASE_LO__IB2_BASE_LO__SHIFT           0x00000002
#define CP_CE_IB2_BUFSZ__IB2_BUFSZ__SHIFT               0x00000000
#define CP_CE_IB2_CMD_BUFSZ__IB2_CMD_REQSZ__SHIFT       0x00000000
#define CP_CE_IB2_OFFSET__IB2_OFFSET__SHIFT             0x00000000
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI__SHIFT         0x00000000
#define CP_CE_INIT_BASE_LO__INIT_BASE_LO__SHIFT         0x00000005
#define CP_CE_INIT_BUFSZ__INIT_BUFSZ__SHIFT             0x00000000
#define CP_CE_INIT_CMD_BUFSZ__INIT_CMD_REQSZ__SHIFT     0x00000000
#define CP_CE_INSTR_PNTR__INSTR_PNTR__SHIFT             0x00000000
#define CP_CE_INTR_ROUTINE_START__IR_START__SHIFT       0x00000000
#define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT     0x00000000
#define CP_CE_METADATA_BASE_ADDR__ADDR_LO__SHIFT        0x00000000
#define CP_CE_PRGRM_CNTR_START__IP_START__SHIFT         0x00000000
#define CP_CE_RB_OFFSET__RB_OFFSET__SHIFT__GFX09        0x00000000
#define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1__SHIFT   0x00000000
#define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1__SHIFT   0x00000010
#define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2__SHIFT   0x00000000
#define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2__SHIFT   0x00000010
#define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY__SHIFT      0x00000000
#define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY__SHIFT      0x00000010
#define CP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT             0x00000000
#define CP_CE_UCODE_DATA__UCODE_DATA__SHIFT             0x00000000
#define CP_CMD_DATA__CMD_DATA__SHIFT                    0x00000000
#define CP_CMD_INDEX__CMD_INDEX__SHIFT                  0x00000000
#define CP_CMD_INDEX__CMD_ME_SEL__SHIFT                 0x0000000c
#define CP_CMD_INDEX__CMD_QUEUE_SEL__SHIFT              0x00000010
#define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS__SHIFT        0x00000014
#define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS__SHIFT       0x00000000
#define CP_CNTX_STAT__CURRENT_GFX_CONTEXT__SHIFT        0x0000001c
#define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT__SHIFT       0x00000008
#define CP_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT     0x00000000
#define CP_COHER_BASE__COHER_BASE_256B__SHIFT           0x00000000
#define CP_COHER_CNTL__CB_ACTION_ENA__SHIFT             0x00000019
#define CP_COHER_CNTL__DB_ACTION_ENA__SHIFT             0x0000001a
#define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA__SHIFT      0x0000001d
#define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA__SHIFT      0x0000001b
#define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA__SHIFT  0x0000001c
#define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA__SHIFT   0x0000001e
#define CP_COHER_CNTL__TCL1_ACTION_ENA__SHIFT           0x00000016
#define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA__SHIFT       0x0000000f
#define CP_COHER_CNTL__TC_ACTION_ENA__SHIFT             0x00000017
#define CP_COHER_CNTL__TC_INV_METADATA_ACTION_ENA__SHIFT 0x00000005
#define CP_COHER_CNTL__TC_NC_ACTION_ENA__SHIFT          0x00000003
#define CP_COHER_CNTL__TC_WB_ACTION_ENA__SHIFT          0x00000012
#define CP_COHER_CNTL__TC_WC_ACTION_ENA__SHIFT          0x00000004
#define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT     0x00000000
#define CP_COHER_SIZE__COHER_SIZE_256B__SHIFT           0x00000000
#define CP_COHER_START_DELAY__START_DELAY_COUNT__SHIFT  0x00000000
#define CP_COHER_STATUS__MEID__SHIFT                    0x00000018
#define CP_COHER_STATUS__STATUS__SHIFT                  0x0000001f
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX__SHIFT  0x00000004
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX__SHIFT__GFX09 0x00000000
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX__SHIFT  0x00000014
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX__SHIFT__GFX09 0x00000010
#define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY__SHIFT          0x00000008
#define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY__SHIFT    0x00000004
#define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY__SHIFT     0x00000006
#define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY__SHIFT     0x00000005
#define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY__SHIFT         0x00000000
#define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY__SHIFT      0x00000003
#define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY__SHIFT        0x00000002
#define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY__SHIFT 0x00000009
#define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY__SHIFT        0x0000000a
#define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY__SHIFT        0x0000000b
#define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY__SHIFT        0x0000000c
#define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY__SHIFT        0x0000000d
#define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY__SHIFT    0x00000001
#define CP_CPC_BUSY_STAT__MEC1_TC_BUSY__SHIFT           0x00000007
#define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY__SHIFT          0x00000018
#define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY__SHIFT    0x00000014
#define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY__SHIFT     0x00000016
#define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY__SHIFT     0x00000015
#define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY__SHIFT         0x00000010
#define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY__SHIFT      0x00000013
#define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY__SHIFT        0x00000012
#define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY__SHIFT 0x00000019
#define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY__SHIFT        0x0000001a
#define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY__SHIFT        0x0000001b
#define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY__SHIFT        0x0000001c
#define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY__SHIFT        0x0000001d
#define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY__SHIFT    0x00000011
#define CP_CPC_BUSY_STAT__MEC2_TC_BUSY__SHIFT           0x00000017
#define CP_CPC_GFX_CNTL__MEID__SHIFT                    0x00000005
#define CP_CPC_GFX_CNTL__PIPEID__SHIFT                  0x00000003
#define CP_CPC_GFX_CNTL__QUEUEID__SHIFT                 0x00000000
#define CP_CPC_GFX_CNTL__VALID__SHIFT                   0x00000007
#define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT__SHIFT       0x00000000
#define CP_CPC_HALT_HYST_COUNT__COUNT__SHIFT            0x00000000
#define CP_CPC_IC_BASE_CNTL__CACHE_POLICY__SHIFT        0x00000018
#define CP_CPC_IC_BASE_CNTL__VMID__SHIFT                0x00000000
#define CP_CPC_IC_BASE_HI__IC_BASE_HI__SHIFT            0x00000000
#define CP_CPC_IC_BASE_LO__IC_BASE_LO__SHIFT            0x0000000c
#define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED__SHIFT         0x00000005
#define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE__SHIFT      0x00000000
#define CP_CPC_IC_OP_CNTL__PRIME_ICACHE__SHIFT          0x00000004
#define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD__SHIFT   0x00000000
#define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD__SHIFT     0x00000008
#define CP_CPC_SCRATCH_DATA__SCRATCH_DATA__SHIFT        0x00000000
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT      0x00000000
#define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET__SHIFT 0x00000008
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ__SHIFT 0x0000000a
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU__SHIFT  0x00000009
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA__SHIFT 0x0000000d
#define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET__SHIFT 0x00000010
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT 0x00000012
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU__SHIFT  0x00000011
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA__SHIFT 0x00000015
#define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION__SHIFT 0x00000004
#define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL__SHIFT 0x00000003
#define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL__SHIFT 0x00000006
#define CP_CPC_STALLED_STAT1__UTCL1_WAITING_ON_TRANS__SHIFT 0x00000018
#define CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE__SHIFT 0x00000016
#define CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS__SHIFT 0x00000017
#define CP_CPC_STATUS__CPC_BUSY__SHIFT                  0x0000001f
#define CP_CPC_STATUS__CPF_CPC_BUSY__SHIFT              0x0000001e
#define CP_CPC_STATUS__CPG_CPC_BUSY__SHIFT              0x0000001d
#define CP_CPC_STATUS__DC0_BUSY__SHIFT                  0x00000002
#define CP_CPC_STATUS__DC1_BUSY__SHIFT                  0x00000003
#define CP_CPC_STATUS__MEC1_BUSY__SHIFT                 0x00000000
#define CP_CPC_STATUS__MEC2_BUSY__SHIFT                 0x00000001
#define CP_CPC_STATUS__QU_BUSY__SHIFT                   0x0000000c
#define CP_CPC_STATUS__RCIU1_BUSY__SHIFT                0x00000004
#define CP_CPC_STATUS__RCIU2_BUSY__SHIFT                0x00000005
#define CP_CPC_STATUS__ROQ1_BUSY__SHIFT                 0x00000006
#define CP_CPC_STATUS__ROQ2_BUSY__SHIFT                 0x00000007
#define CP_CPC_STATUS__SAVE_RESTORE_BUSY__SHIFT         0x0000000e
#define CP_CPC_STATUS__SCRATCH_RAM_BUSY__SHIFT          0x0000000b
#define CP_CPC_STATUS__TCIU_BUSY__SHIFT                 0x0000000a
#define CP_CPC_STATUS__UTCL2IU_BUSY__SHIFT              0x0000000d
#define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY__SHIFT       0x00000007
#define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY__SHIFT      0x00000005
#define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY__SHIFT      0x00000006
#define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY__SHIFT     0x00000002
#define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY__SHIFT     0x00000003
#define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY__SHIFT         0x00000008
#define CP_CPF_BUSY_STAT__CSF_RING_BUSY__SHIFT          0x00000001
#define CP_CPF_BUSY_STAT__CSF_STATE_BUSY__SHIFT         0x00000004
#define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY__SHIFT 0x0000000b
#define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY__SHIFT 0x00000016
#define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY__SHIFT      0x0000000c
#define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY__SHIFT   0x0000000e
#define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY__SHIFT   0x00000015
#define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY__SHIFT   0x00000017
#define CP_CPF_BUSY_STAT__HQD_IB_BUSY__SHIFT            0x0000001f
#define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY__SHIFT    0x00000013
#define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY__SHIFT    0x00000014
#define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY__SHIFT      0x0000000d
#define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY__SHIFT       0x00000011
#define CP_CPF_BUSY_STAT__HQD_PQ_BUSY__SHIFT            0x0000001e
#define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY__SHIFT    0x00000012
#define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY__SHIFT     0x00000018
#define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY__SHIFT       0x00000019
#define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY__SHIFT        0x0000001c
#define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY__SHIFT        0x0000001a
#define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY__SHIFT        0x0000001b
#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT 0x00000010
#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT 0x0000000f
#define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY__SHIFT     0x0000001d
#define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS__SHIFT__GFX09 0x00000009
#define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT      0x00000000
#define CP_CPF_GRBM_FREE_COUNT__FREE_COUNT__SHIFT       0x00000000
#define CP_CPF_STALLED_STAT1__CMP_UTCL1_WAITING_ON_TRANS__SHIFT 0x0000000a
#define CP_CPF_STALLED_STAT1__GFX_UTCL1_WAITING_ON_TRANS__SHIFT 0x00000009
#define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA__SHIFT 0x00000001
#define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA__SHIFT 0x00000002
#define CP_CPF_STALLED_STAT1__RCIU_WAITING_ON_FREE__SHIFT 0x0000000b
#define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA__SHIFT 0x00000000
#define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA__SHIFT 0x00000003
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE__SHIFT 0x00000005
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS__SHIFT 0x00000006
#define CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE__SHIFT 0x00000007
#define CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS__SHIFT 0x00000008
#define CP_CPF_STATUS__CPC_CPF_BUSY__SHIFT              0x0000001e
#define CP_CPF_STATUS__CPF_BUSY__SHIFT                  0x0000001f
#define CP_CPF_STATUS__CPF_CMP_BUSY__SHIFT              0x0000001b
#define CP_CPF_STATUS__CPF_GFX_BUSY__SHIFT              0x0000001a
#define CP_CPF_STATUS__CSF_BUSY__SHIFT                  0x00000001
#define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY__SHIFT        0x0000001c
#define CP_CPF_STATUS__HQD_BUSY__SHIFT                  0x0000000f
#define CP_CPF_STATUS__INTERRUPT_BUSY__SHIFT            0x0000000d
#define CP_CPF_STATUS__POST_WPTR_GFX_BUSY__SHIFT        0x00000000
#define CP_CPF_STATUS__PRT_BUSY__SHIFT                  0x00000010
#define CP_CPF_STATUS__ROQ_ALIGN_BUSY__SHIFT            0x00000004
#define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY__SHIFT     0x0000000a
#define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY__SHIFT     0x0000000b
#define CP_CPF_STATUS__ROQ_CE_RING_BUSY__SHIFT          0x00000009
#define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY__SHIFT        0x00000006
#define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY__SHIFT        0x00000007
#define CP_CPF_STATUS__ROQ_RING_BUSY__SHIFT             0x00000005
#define CP_CPF_STATUS__ROQ_STATE_BUSY__SHIFT            0x00000008
#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT            0x0000000c
#define CP_CPF_STATUS__TCIU_BUSY__SHIFT                 0x0000000e
#define CP_CPF_STATUS__UTCL2IU_BUSY__SHIFT              0x00000011
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT__SHIFT        0x00000008
#define CP_DEVICE_ID__DEVICE_ID__SHIFT                  0x00000000
#define CP_DE_CE_COUNT__CONST_ENGINE_COUNT__SHIFT       0x00000000
#define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT        0x00000000
#define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT__SHIFT 0x00000000
#define CP_DFY_ADDR_HI__ADDR_HI__SHIFT                  0x00000000
#define CP_DFY_ADDR_LO__ADDR_LO__SHIFT                  0x00000005
#define CP_DFY_CMD__OFFSET__SHIFT                       0x00000000
#define CP_DFY_CMD__SIZE__SHIFT                         0x00000010
#define CP_DFY_CNTL__ENABLE__SHIFT                      0x0000001f
#define CP_DFY_CNTL__LFSR_RESET__SHIFT                  0x0000001c
#define CP_DFY_CNTL__MODE__SHIFT                        0x0000001d
#define CP_DFY_CNTL__TPI_SDP_SEL__SHIFT                 0x0000001a
#define CP_DFY_DATA_0__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_10__DATA__SHIFT                     0x00000000
#define CP_DFY_DATA_11__DATA__SHIFT                     0x00000000
#define CP_DFY_DATA_12__DATA__SHIFT                     0x00000000
#define CP_DFY_DATA_13__DATA__SHIFT                     0x00000000
#define CP_DFY_DATA_14__DATA__SHIFT                     0x00000000
#define CP_DFY_DATA_15__DATA__SHIFT                     0x00000000
#define CP_DFY_DATA_1__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_2__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_3__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_4__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_5__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_6__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_7__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_8__DATA__SHIFT                      0x00000000
#define CP_DFY_DATA_9__DATA__SHIFT                      0x00000000
#define CP_DFY_STAT__BURST_COUNT__SHIFT                 0x00000000
#define CP_DFY_STAT__BUSY__SHIFT                        0x0000001f
#define CP_DFY_STAT__TAGS_PENDING__SHIFT                0x00000010
#define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI__SHIFT        0x00000000
#define CP_DISPATCH_INDR_ADDR__ADDR_LO__SHIFT           0x00000000
#define CP_DMA_CNTL__BUFFER_DEPTH__SHIFT                0x00000010
#define CP_DMA_CNTL__MIN_AVAILSZ__SHIFT                 0x00000004
#define CP_DMA_CNTL__PIO_COUNT__SHIFT                   0x0000001e
#define CP_DMA_CNTL__PIO_FIFO_EMPTY__SHIFT              0x0000001c
#define CP_DMA_CNTL__PIO_FIFO_FULL__SHIFT               0x0000001d
#define CP_DMA_CNTL__UTCL1_FAULT_CONTROL__SHIFT         0x00000000
#define CP_DMA_ME_COMMAND__BYTE_COUNT__SHIFT            0x00000000
#define CP_DMA_ME_COMMAND__DAIC__SHIFT                  0x0000001d
#define CP_DMA_ME_COMMAND__DAS__SHIFT                   0x0000001b
#define CP_DMA_ME_COMMAND__DIS_WC__SHIFT                0x0000001f
#define CP_DMA_ME_COMMAND__RAW_WAIT__SHIFT              0x0000001e
#define CP_DMA_ME_COMMAND__SAIC__SHIFT                  0x0000001c
#define CP_DMA_ME_COMMAND__SAS__SHIFT                   0x0000001a
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY__SHIFT      0x00000019
#define CP_DMA_ME_CONTROL__DST_SELECT__SHIFT            0x00000014
#define CP_DMA_ME_CONTROL__MEMLOG_CLEAR__SHIFT          0x0000000a
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY__SHIFT      0x0000000d
#define CP_DMA_ME_CONTROL__SRC_SELECT__SHIFT            0x0000001d
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI__SHIFT       0x00000000
#define CP_DMA_ME_DST_ADDR__DST_ADDR__SHIFT             0x00000000
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT       0x00000000
#define CP_DMA_ME_SRC_ADDR__SRC_ADDR__SHIFT             0x00000000
#define CP_DMA_PFP_COMMAND__BYTE_COUNT__SHIFT           0x00000000
#define CP_DMA_PFP_COMMAND__DAIC__SHIFT                 0x0000001d
#define CP_DMA_PFP_COMMAND__DAS__SHIFT                  0x0000001b
#define CP_DMA_PFP_COMMAND__DIS_WC__SHIFT               0x0000001f
#define CP_DMA_PFP_COMMAND__RAW_WAIT__SHIFT             0x0000001e
#define CP_DMA_PFP_COMMAND__SAIC__SHIFT                 0x0000001c
#define CP_DMA_PFP_COMMAND__SAS__SHIFT                  0x0000001a
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT     0x00000019
#define CP_DMA_PFP_CONTROL__DST_SELECT__SHIFT           0x00000014
#define CP_DMA_PFP_CONTROL__MEMLOG_CLEAR__SHIFT         0x0000000a
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT     0x0000000d
#define CP_DMA_PFP_CONTROL__SRC_SELECT__SHIFT           0x0000001d
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI__SHIFT      0x00000000
#define CP_DMA_PFP_DST_ADDR__DST_ADDR__SHIFT            0x00000000
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT      0x00000000
#define CP_DMA_PFP_SRC_ADDR__SRC_ADDR__SHIFT            0x00000000
#define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID__SHIFT     0x0000001c
#define CP_DMA_READ_TAGS__DMA_READ_TAG__SHIFT           0x00000000
#define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI__SHIFT       0x00000000
#define CP_DRAW_INDX_INDR_ADDR__ADDR_LO__SHIFT          0x00000000
#define CP_DRAW_OBJECT_COUNTER__COUNT__SHIFT            0x00000000
#define CP_DRAW_OBJECT__OBJECT__SHIFT                   0x00000000
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI__SHIFT 0x00000002
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX__SHIFT 0x00000000
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN__SHIFT 0x00000001
#define CP_DRAW_WINDOW_CNTL__MODE__SHIFT                0x00000008
#define CP_DRAW_WINDOW_HI__WINDOW_HI__SHIFT             0x00000000
#define CP_DRAW_WINDOW_LO__MAX__SHIFT                   0x00000010
#define CP_DRAW_WINDOW_LO__MIN__SHIFT                   0x00000000
#define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI__SHIFT   0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE__SHIFT   0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE__SHIFT   0x00000000
#define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE__SHIFT   0x00000000
#define CP_ECC_FIRSTOCCURRENCE__CLIENT__SHIFT           0x00000004
#define CP_ECC_FIRSTOCCURRENCE__INTERFACE__SHIFT        0x00000000
#define CP_ECC_FIRSTOCCURRENCE__ME__SHIFT               0x00000008
#define CP_ECC_FIRSTOCCURRENCE__PIPE__SHIFT             0x0000000a
#define CP_ECC_FIRSTOCCURRENCE__QUEUE__SHIFT            0x0000000c
#define CP_ECC_FIRSTOCCURRENCE__VMID__SHIFT             0x00000010
#define CP_EOPQ_WAIT_TIME__SCALE_COUNT__SHIFT           0x0000000a
#define CP_EOPQ_WAIT_TIME__WAIT_TIME__SHIFT             0x00000000
#define CP_EOP_DONE_ADDR_HI__ADDR_HI__SHIFT             0x00000000
#define CP_EOP_DONE_ADDR_LO__ADDR_LO__SHIFT             0x00000002
#define CP_EOP_DONE_CNTX_ID__CNTX_ID__SHIFT             0x00000000
#define CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT          0x0000001d
#define CP_EOP_DONE_DATA_CNTL__DST_SEL__SHIFT           0x00000010
#define CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT           0x00000018
#define CP_EOP_DONE_DATA_HI__DATA_HI__SHIFT             0x00000000
#define CP_EOP_DONE_DATA_LO__DATA_LO__SHIFT             0x00000000
#define CP_EOP_DONE_EVENT_CNTL__CACHE_POLICY__SHIFT     0x00000019
#define CP_EOP_DONE_EVENT_CNTL__EXECUTE__SHIFT          0x0000001c
#define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA__SHIFT__GFX09 0x0000000c
#define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP__SHIFT__GFX09 0x00000000
#define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI__SHIFT      0x00000000
#define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO__SHIFT      0x00000000
#define CP_FATAL_ERROR__CPF_FATAL_ERROR__SHIFT          0x00000000
#define CP_FATAL_ERROR__CPG_FATAL_ERROR__SHIFT          0x00000001
#define CP_FATAL_ERROR__CPG_TAG_FATAL_ERROR_EN__SHIFT   0x00000004
#define CP_FATAL_ERROR__DIS_CPG_FATAL_ERROR__SHIFT      0x00000003
#define CP_FATAL_ERROR__GFX_HALT_PROC__SHIFT            0x00000002
#define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT 0x00000000
#define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT 0x00000000
#define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT 0x00000000
#define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT 0x00000000
#define CP_GDS_BKUP_ADDR_HI__ADDR_HI__SHIFT             0x00000000
#define CP_GDS_BKUP_ADDR__ADDR_LO__SHIFT                0x00000000
#define CP_GFX_ERROR__APPEND_UTCL1_ERROR__SHIFT         0x0000000f
#define CP_GFX_ERROR__C1_FETCHER_UTCL1_ERROR__SHIFT     0x0000001c
#define CP_GFX_ERROR__C2_FETCHER_UTCL1_ERROR__SHIFT     0x0000001d
#define CP_GFX_ERROR__CE_DMA_UTCL1_ERROR__SHIFT         0x00000010
#define CP_GFX_ERROR__CE_INIT_UTCL1_ERROR__SHIFT        0x0000001f
#define CP_GFX_ERROR__CE_TC_UTCL1_ERROR__SHIFT          0x00000016
#define CP_GFX_ERROR__DMA_DST_UTCL1_ERROR__SHIFT        0x00000013
#define CP_GFX_ERROR__DMA_SRC_UTCL1_ERROR__SHIFT        0x00000012
#define CP_GFX_ERROR__EDC_ERROR_ID__SHIFT               0x00000000
#define CP_GFX_ERROR__I1_FETCHER_UTCL1_ERROR__SHIFT     0x0000001a
#define CP_GFX_ERROR__I2_FETCHER_UTCL1_ERROR__SHIFT     0x0000001b
#define CP_GFX_ERROR__ME_TC_UTCL1_ERROR__SHIFT          0x00000015
#define CP_GFX_ERROR__PFP_TC_UTCL1_ERROR__SHIFT         0x00000014
#define CP_GFX_ERROR__PFP_VGTDMA_UTCL1_ERROR__SHIFT     0x00000011
#define CP_GFX_ERROR__PRT_LOD_UTCL1_ERROR__SHIFT        0x00000017
#define CP_GFX_ERROR__QU_EOP_UTCL1_ERROR__SHIFT         0x00000009
#define CP_GFX_ERROR__QU_PIPE_UTCL1_ERROR__SHIFT        0x0000000a
#define CP_GFX_ERROR__QU_READ_UTCL1_ERROR__SHIFT        0x0000000b
#define CP_GFX_ERROR__QU_STRM_UTCL1_ERROR__SHIFT        0x00000008
#define CP_GFX_ERROR__RB_FETCHER_UTCL1_ERROR__SHIFT     0x00000019
#define CP_GFX_ERROR__RDPTR_RPT_UTCL1_ERROR__SHIFT      0x00000018
#define CP_GFX_ERROR__RSVD1_ERROR__SHIFT__GFX09         0x00000005
#define CP_GFX_ERROR__RSVD2_ERROR__SHIFT__GFX09         0x00000006
#define CP_GFX_ERROR__SEM_UTCL1_ERROR__SHIFT            0x00000007
#define CP_GFX_ERROR__SHADOW_UTCL1_ERROR__SHIFT         0x0000000e
#define CP_GFX_ERROR__ST_FETCHER_UTCL1_ERROR__SHIFT     0x0000001e
#define CP_GFX_ERROR__SUA_ERROR__SHIFT                  0x00000004
#define CP_GFX_ERROR__SYNC_MEMRD_UTCL1_ERROR__SHIFT     0x0000000c
#define CP_GFX_ERROR__SYNC_MEMWR_UTCL1_ERROR__SHIFT     0x0000000d
#define CP_GFX_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT    0x00000000
#define CP_GFX_MQD_BASE_ADDR__BASE_ADDR__SHIFT          0x00000002
#define CP_GFX_MQD_CONTROL__CACHE_POLICY__SHIFT         0x00000018
#define CP_GFX_MQD_CONTROL__EXE_DISABLE__SHIFT          0x00000017
#define CP_GFX_MQD_CONTROL__VMID__SHIFT                 0x00000000
#define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS__SHIFT       0x00000008
#define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP__SHIFT       0x00000010
#define CP_GRBM_FREE_COUNT__FREE_COUNT__SHIFT           0x00000000
#define CP_HPD_ROQ_OFFSETS__IB_OFFSET__SHIFT            0x00000010
#define CP_HPD_ROQ_OFFSETS__IQ_OFFSET__SHIFT            0x00000000
#define CP_HPD_ROQ_OFFSETS__PQ_OFFSET__SHIFT            0x00000008
#define CP_HPD_STATUS0__FETCHING_MQD__SHIFT             0x00000010
#define CP_HPD_STATUS0__FORCE_QUEUE_STATE__SHIFT        0x00000014
#define CP_HPD_STATUS0__FORCE_QUEUE__SHIFT              0x0000001f
#define CP_HPD_STATUS0__MAPPED_QUEUE__SHIFT             0x00000005
#define CP_HPD_STATUS0__PEND_TXFER_SIZE_IQ__SHIFT       0x00000012
#define CP_HPD_STATUS0__PEND_TXFER_SIZE_PQIB__SHIFT     0x00000011
#define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT          0x00000008
#define CP_HPD_STATUS0__QUEUE_STATE__SHIFT              0x00000000
#define CP_HPD_UTCL1_CNTL__SELECT__SHIFT                0x00000000
#define CP_HPD_UTCL1_ERROR_ADDR__ADDR__SHIFT            0x0000000c
#define CP_HPD_UTCL1_ERROR__ADDR_HI__SHIFT              0x00000000
#define CP_HPD_UTCL1_ERROR__TYPE__SHIFT                 0x00000010
#define CP_HPD_UTCL1_ERROR__VMID__SHIFT                 0x00000014
#define CP_HQD_ACTIVE__ACTIVE__SHIFT                    0x00000000
#define CP_HQD_ACTIVE__BUSY_GATE__SHIFT                 0x00000001
#define CP_HQD_AQL_CONTROL__CONTROL0_EN__SHIFT          0x0000000f
#define CP_HQD_AQL_CONTROL__CONTROL0__SHIFT             0x00000000
#define CP_HQD_AQL_CONTROL__CONTROL1_EN__SHIFT          0x0000001f
#define CP_HQD_AQL_CONTROL__CONTROL1__SHIFT             0x00000010
#define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI__SHIFT 0x00000000
#define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO__SHIFT 0x00000000
#define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI__SHIFT 0x00000000
#define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO__SHIFT 0x00000000
#define CP_HQD_CNTL_STACK_OFFSET__OFFSET__SHIFT         0x00000002
#define CP_HQD_CNTL_STACK_SIZE__SIZE__SHIFT             0x0000000c
#define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI__SHIFT    0x00000000
#define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR__SHIFT       0x0000000c
#define CP_HQD_CTX_SAVE_CONTROL__EXE_DISABLE__SHIFT     0x00000017
#define CP_HQD_CTX_SAVE_CONTROL__POLICY__SHIFT          0x00000003
#define CP_HQD_CTX_SAVE_SIZE__SIZE__SHIFT               0x0000000c
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT__SHIFT      0x00000008
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN__SHIFT   0x0000000a
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ__SHIFT      0x00000000
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN__SHIFT   0x00000009
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND__SHIFT      0x00000004
#define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD__SHIFT          0x00000000
#define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT    0x00000000
#define CP_HQD_EOP_BASE_ADDR__BASE_ADDR__SHIFT          0x00000000
#define CP_HQD_EOP_CONTROL__CACHE_POLICY__SHIFT         0x00000018
#define CP_HQD_EOP_CONTROL__EOP_SIZE__SHIFT             0x00000000
#define CP_HQD_EOP_CONTROL__EXE_DISABLE__SHIFT          0x00000017
#define CP_HQD_EOP_CONTROL__HALT_FETCHER_EN__SHIFT      0x00000016
#define CP_HQD_EOP_CONTROL__HALT_FETCHER__SHIFT         0x00000015
#define CP_HQD_EOP_CONTROL__PEND_SIG_SEM__SHIFT         0x0000001f
#define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB__SHIFT     0x0000000d
#define CP_HQD_EOP_CONTROL__PROCESSING_EOP__SHIFT       0x00000008
#define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN__SHIFT     0x0000000e
#define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN__SHIFT       0x0000000c
#define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT       0x0000001d
#define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND__SHIFT 0x00000010
#define CP_HQD_EOP_EVENTS__EVENT_COUNT__SHIFT           0x00000000
#define CP_HQD_EOP_RPTR__DEQUEUE_PEND__SHIFT            0x0000001d
#define CP_HQD_EOP_RPTR__INIT_FETCHER__SHIFT            0x0000001f
#define CP_HQD_EOP_RPTR__RESET_FETCHER__SHIFT           0x0000001c
#define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR__SHIFT       0x0000001e
#define CP_HQD_EOP_RPTR__RPTR__SHIFT                    0x00000000
#define CP_HQD_EOP_WPTR_MEM__WPTR__SHIFT                0x00000000
#define CP_HQD_EOP_WPTR__EOP_AVAIL__SHIFT               0x00000010
#define CP_HQD_EOP_WPTR__EOP_EMPTY__SHIFT               0x0000000f
#define CP_HQD_EOP_WPTR__WPTR__SHIFT                    0x00000000
#define CP_HQD_ERROR__AQL_ERROR__SHIFT                  0x00000005
#define CP_HQD_ERROR__DMA_DST_UTCL1_ERROR__SHIFT        0x00000010
#define CP_HQD_ERROR__DMA_SRC_UTCL1_ERROR__SHIFT        0x0000000f
#define CP_HQD_ERROR__EDC_ERROR_ID__SHIFT               0x00000000
#define CP_HQD_ERROR__EOP_UTCL1_ERROR__SHIFT            0x0000000a
#define CP_HQD_ERROR__IB_UTCL1_ERROR__SHIFT             0x00000009
#define CP_HQD_ERROR__IQ_UTCL1_ERROR__SHIFT             0x0000000b
#define CP_HQD_ERROR__PQ_UTCL1_ERROR__SHIFT             0x00000008
#define CP_HQD_ERROR__QU_UTCL1_ERROR__SHIFT             0x00000012
#define CP_HQD_ERROR__RRPT_UTCL1_ERROR__SHIFT           0x0000000c
#define CP_HQD_ERROR__SEM_UTCL1_ERROR__SHIFT            0x0000000e
#define CP_HQD_ERROR__SR_UTCL1_ERROR__SHIFT             0x00000011
#define CP_HQD_ERROR__SUA_ERROR__SHIFT                  0x00000004
#define CP_HQD_ERROR__TC_UTCL1_ERROR__SHIFT             0x00000013
#define CP_HQD_ERROR__WPP_UTCL1_ERROR__SHIFT            0x0000000d
#define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR__SHIFT      0x0000000c
#define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE__SHIFT      0x00000004
#define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED__SHIFT   0x00000001
#define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED__SHIFT   0x00000000
#define CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN__SHIFT    0x0000000f
#define CP_HQD_GFX_CONTROL__MESSAGE__SHIFT              0x00000000
#define CP_HQD_GFX_CONTROL__MISC__SHIFT                 0x00000004
#define CP_HQD_GFX_STATUS__STATUS__SHIFT                0x00000000
#define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT              0x00000000
#define CP_HQD_HQ_CONTROL1__CONTROL__SHIFT              0x00000000
#define CP_HQD_HQ_SCHEDULER0__SCHEDULER__SHIFT          0x00000000
#define CP_HQD_HQ_SCHEDULER1__SCHEDULER__SHIFT          0x00000000
#define CP_HQD_HQ_STATUS0__DB_UPDATED_MSG_EN__SHIFT     0x0000001f
#define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT__SHIFT     0x00000002
#define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS__SHIFT        0x00000000
#define CP_HQD_HQ_STATUS0__PG_ACTIVATED__SHIFT          0x00000009
#define CP_HQD_HQ_STATUS0__QUEUE_IDLE__SHIFT            0x0000001e
#define CP_HQD_HQ_STATUS0__RSVR_29_10__SHIFT            0x0000000a
#define CP_HQD_HQ_STATUS0__RSV_6_4__SHIFT               0x00000004
#define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT__SHIFT      0x00000007
#define CP_HQD_HQ_STATUS0__TCL2_DIRTY__SHIFT            0x00000008
#define CP_HQD_HQ_STATUS1__STATUS__SHIFT                0x00000000
#define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI__SHIFT  0x00000000
#define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR__SHIFT        0x00000002
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY__SHIFT       0x00000018
#define CP_HQD_IB_CONTROL__IB_EXE_DISABLE__SHIFT        0x00000017
#define CP_HQD_IB_CONTROL__IB_SIZE__SHIFT               0x00000000
#define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE__SHIFT     0x00000014
#define CP_HQD_IB_CONTROL__PROCESSING_IB__SHIFT         0x0000001f
#define CP_HQD_IB_RPTR__CONSUMED_OFFSET__SHIFT          0x00000000
#define CP_HQD_IQ_RPTR__OFFSET__SHIFT                   0x00000000
#define CP_HQD_IQ_TIMER__ACTIVE__SHIFT                  0x0000001f
#define CP_HQD_IQ_TIMER__CACHE_POLICY__SHIFT            0x00000018
#define CP_HQD_IQ_TIMER__CLOCK_COUNT__SHIFT             0x0000000e
#define CP_HQD_IQ_TIMER__EXE_DISABLE__SHIFT             0x00000017
#define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE__SHIFT        0x0000000b
#define CP_HQD_IQ_TIMER__INTERRUPT_SIZE__SHIFT          0x00000010
#define CP_HQD_IQ_TIMER__INTERRUPT_TYPE__SHIFT          0x0000000c
#define CP_HQD_IQ_TIMER__PROCESSING_IQ__SHIFT           0x0000001e
#define CP_HQD_IQ_TIMER__PROCESS_IQ_EN__SHIFT           0x0000001d
#define CP_HQD_IQ_TIMER__QUANTUM_TIMER__SHIFT           0x00000016
#define CP_HQD_IQ_TIMER__REARM_TIMER__SHIFT             0x0000001c
#define CP_HQD_IQ_TIMER__RETRY_TYPE__SHIFT              0x00000008
#define CP_HQD_IQ_TIMER__WAIT_TIME__SHIFT               0x00000000
#define CP_HQD_MSG_TYPE__ACTION__SHIFT                  0x00000000
#define CP_HQD_MSG_TYPE__SAVE_STATE__SHIFT              0x00000004
#define CP_HQD_OFFLOAD__AQL_OFFLOAD_EN__SHIFT           0x00000003
#define CP_HQD_OFFLOAD__AQL_OFFLOAD__SHIFT              0x00000002
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN__SHIFT           0x00000001
#define CP_HQD_OFFLOAD__DMA_OFFLOAD__SHIFT              0x00000000
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN__SHIFT           0x00000005
#define CP_HQD_OFFLOAD__EOP_OFFLOAD__SHIFT              0x00000004
#define CP_HQD_PERSISTENT_STATE__CACHE_FULL_PACKET_EN__SHIFT 0x0000001b
#define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE__SHIFT     0x0000001f
#define CP_HQD_PERSISTENT_STATE__EOP_SWITCH_QOS_EN__SHIFT 0x00000018
#define CP_HQD_PERSISTENT_STATE__IB_SWITCH_QOS_EN__SHIFT 0x00000017
#define CP_HQD_PERSISTENT_STATE__IQ_SWITCH_QOS_EN__SHIFT 0x00000016
#define CP_HQD_PERSISTENT_STATE__PQ_SWITCH_QOS_EN__SHIFT 0x00000019
#define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ__SHIFT     0x00000000
#define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE__SHIFT    0x00000008
#define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE__SHIFT    0x0000001e
#define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES__SHIFT  0x0000001d
#define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE__SHIFT  0x0000001c
#define CP_HQD_PERSISTENT_STATE__TC_OFFLOAD_QOS_EN__SHIFT 0x0000001a
#define CP_HQD_PERSISTENT_STATE__WPP_SWITCH_QOS_EN__SHIFT 0x00000015
#define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY__SHIFT      0x00000000
#define CP_HQD_PQ_BASE_HI__ADDR_HI__SHIFT               0x00000000
#define CP_HQD_PQ_BASE__ADDR__SHIFT                     0x00000000
#define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT          0x00000018
#define CP_HQD_PQ_CONTROL__EXE_DISABLE__SHIFT           0x00000017
#define CP_HQD_PQ_CONTROL__KMD_QUEUE__SHIFT             0x0000001f
#define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE__SHIFT        0x00000014
#define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR__SHIFT        0x0000001b
#define CP_HQD_PQ_CONTROL__PQ_EMPTY__SHIFT              0x0000000f
#define CP_HQD_PQ_CONTROL__PRIV_STATE__SHIFT            0x0000001e
#define CP_HQD_PQ_CONTROL__QUEUE_FULL_EN__SHIFT         0x0000000e
#define CP_HQD_PQ_CONTROL__QUEUE_SIZE__SHIFT            0x00000000
#define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP__SHIFT__GFX09 0x0000001d
#define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE__SHIFT       0x00000008
#define CP_HQD_PQ_CONTROL__RPTR_CARRY__SHIFT            0x00000007
#define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT        0x0000001c
#define CP_HQD_PQ_CONTROL__WPP_CLAMP_EN__SHIFT__GFX09   0x00000010
#define CP_HQD_PQ_CONTROL__WPTR_CARRY__SHIFT            0x00000006
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT 0x00000001
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN__SHIFT  0x0000001e
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT 0x0000001f
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE__SHIFT 0x00000000
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT 0x00000002
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT__SHIFT 0x0000001d
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE__SHIFT 0x0000001c
#define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI__SHIFT 0x00000000
#define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR__SHIFT 0x00000002
#define CP_HQD_PQ_RPTR__CONSUMED_OFFSET__SHIFT          0x00000000
#define CP_HQD_PQ_WPTR_HI__DATA__SHIFT                  0x00000000
#define CP_HQD_PQ_WPTR_LO__OFFSET__SHIFT                0x00000000
#define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI__SHIFT 0x00000000
#define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR__SHIFT      0x00000003
#define CP_HQD_QUANTUM__QUANTUM_ACTIVE__SHIFT           0x0000001f
#define CP_HQD_QUANTUM__QUANTUM_DURATION__SHIFT         0x00000008
#define CP_HQD_QUANTUM__QUANTUM_EN__SHIFT               0x00000000
#define CP_HQD_QUANTUM__QUANTUM_SCALE__SHIFT            0x00000004
#define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL__SHIFT    0x00000000
#define CP_HQD_SEMA_CMD__RESULT__SHIFT                  0x00000001
#define CP_HQD_SEMA_CMD__RETRY__SHIFT                   0x00000000
#define CP_HQD_VMID__IB_VMID__SHIFT                     0x00000008
#define CP_HQD_VMID__VMID__SHIFT                        0x00000000
#define CP_HQD_VMID__VQID__SHIFT                        0x00000010
#define CP_HQD_WG_STATE_OFFSET__OFFSET__SHIFT           0x00000002
#define CP_HYP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT         0x00000000
#define CP_HYP_CE_UCODE_DATA__UCODE_DATA__SHIFT         0x00000000
#define CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR__SHIFT       0x00000000
#define CP_HYP_MEC1_UCODE_DATA__UCODE_DATA__SHIFT       0x00000000
#define CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR__SHIFT       0x00000000
#define CP_HYP_MEC2_UCODE_DATA__UCODE_DATA__SHIFT       0x00000000
#define CP_HYP_ME_UCODE_ADDR__UCODE_ADDR__SHIFT         0x00000000
#define CP_HYP_ME_UCODE_DATA__UCODE_DATA__SHIFT         0x00000000
#define CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT        0x00000000
#define CP_HYP_PFP_UCODE_DATA__UCODE_DATA__SHIFT        0x00000000
#define CP_IB1_BASE_HI__IB1_BASE_HI__SHIFT              0x00000000
#define CP_IB1_BASE_LO__IB1_BASE_LO__SHIFT              0x00000002
#define CP_IB1_BUFSZ__IB1_BUFSZ__SHIFT                  0x00000000
#define CP_IB1_CMD_BUFSZ__IB1_CMD_REQSZ__SHIFT          0x00000000
#define CP_IB1_OFFSET__IB1_OFFSET__SHIFT                0x00000000
#define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN__SHIFT 0x00000000
#define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END__SHIFT    0x00000000
#define CP_IB2_BASE_HI__IB2_BASE_HI__SHIFT              0x00000000
#define CP_IB2_BASE_LO__IB2_BASE_LO__SHIFT              0x00000002
#define CP_IB2_BUFSZ__IB2_BUFSZ__SHIFT                  0x00000000
#define CP_IB2_CMD_BUFSZ__IB2_CMD_REQSZ__SHIFT          0x00000000
#define CP_IB2_OFFSET__IB2_OFFSET__SHIFT                0x00000000
#define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN__SHIFT 0x00000000
#define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END__SHIFT    0x00000000
#define CP_INDEX_BASE_ADDR_HI__ADDR_HI__SHIFT           0x00000000
#define CP_INDEX_BASE_ADDR__ADDR_LO__SHIFT              0x00000000
#define CP_INDEX_TYPE__INDEX_TYPE__SHIFT                0x00000000
#define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT   0x00000012
#define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE__SHIFT  0x00000013
#define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE__SHIFT 0x00000014
#define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0x0000000b
#define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE__SHIFT   0x0000001f
#define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE__SHIFT   0x0000001e
#define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE__SHIFT   0x0000001d
#define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE__SHIFT   0x00000015
#define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT        0x00000010
#define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT 0x00000016
#define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT   0x00000017
#define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE__SHIFT   0x00000012
#define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE__SHIFT  0x00000013
#define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE__SHIFT 0x00000014
#define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0x0000000b
#define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT   0x0000001f
#define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE__SHIFT   0x0000001e
#define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE__SHIFT   0x0000001d
#define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE__SHIFT   0x00000015
#define CP_INT_CNTL_RING1__GPF_INT_ENABLE__SHIFT        0x00000010
#define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE__SHIFT 0x00000016
#define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE__SHIFT   0x00000017
#define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE__SHIFT   0x00000012
#define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE__SHIFT  0x00000013
#define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE__SHIFT 0x00000014
#define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0x0000000b
#define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE__SHIFT   0x0000001f
#define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE__SHIFT   0x0000001e
#define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE__SHIFT   0x0000001d
#define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE__SHIFT   0x00000015
#define CP_INT_CNTL_RING2__GPF_INT_ENABLE__SHIFT        0x00000010
#define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE__SHIFT 0x00000016
#define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE__SHIFT   0x00000017
#define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_CNTL__CMP_BUSY_INT_ENABLE__SHIFT         0x00000012
#define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE__SHIFT        0x00000013
#define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE__SHIFT       0x00000014
#define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT     0x0000000e
#define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT 0x0000000b
#define CP_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT         0x0000001f
#define CP_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT         0x0000001e
#define CP_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT         0x0000001d
#define CP_INT_CNTL__GFX_IDLE_INT_ENABLE__SHIFT         0x00000015
#define CP_INT_CNTL__GPF_INT_ENABLE__SHIFT              0x00000010
#define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT     0x00000018
#define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE__SHIFT       0x00000016
#define CP_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT         0x00000017
#define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT       0x0000001a
#define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT__SHIFT   0x00000012
#define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT__SHIFT 0x00000014
#define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT__SHIFT 0x0000000e
#define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0x0000000b
#define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT__SHIFT 0x00000013
#define CP_INT_STATUS_RING0__GENERIC0_INT_STAT__SHIFT   0x0000001f
#define CP_INT_STATUS_RING0__GENERIC1_INT_STAT__SHIFT   0x0000001e
#define CP_INT_STATUS_RING0__GENERIC2_INT_STAT__SHIFT   0x0000001d
#define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT   0x00000015
#define CP_INT_STATUS_RING0__GPF_INT_STAT__SHIFT        0x00000010
#define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT__SHIFT 0x00000018
#define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT__SHIFT 0x00000016
#define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT__SHIFT   0x00000017
#define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT__SHIFT 0x0000001a
#define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT__SHIFT   0x00000012
#define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT__SHIFT  0x00000013
#define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT__SHIFT 0x00000014
#define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT__SHIFT 0x0000000e
#define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0x0000000b
#define CP_INT_STATUS_RING1__GENERIC0_INT_STAT__SHIFT   0x0000001f
#define CP_INT_STATUS_RING1__GENERIC1_INT_STAT__SHIFT   0x0000001e
#define CP_INT_STATUS_RING1__GENERIC2_INT_STAT__SHIFT   0x0000001d
#define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT__SHIFT   0x00000015
#define CP_INT_STATUS_RING1__GPF_INT_STAT__SHIFT        0x00000010
#define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT__SHIFT 0x00000018
#define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT__SHIFT 0x00000016
#define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT   0x00000017
#define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT__SHIFT 0x0000001a
#define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT__SHIFT   0x00000012
#define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT__SHIFT  0x00000013
#define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT__SHIFT 0x00000014
#define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT__SHIFT 0x0000000e
#define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0x0000000b
#define CP_INT_STATUS_RING2__GENERIC0_INT_STAT__SHIFT   0x0000001f
#define CP_INT_STATUS_RING2__GENERIC1_INT_STAT__SHIFT   0x0000001e
#define CP_INT_STATUS_RING2__GENERIC2_INT_STAT__SHIFT   0x0000001d
#define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT__SHIFT   0x00000015
#define CP_INT_STATUS_RING2__GPF_INT_STAT__SHIFT        0x00000010
#define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT__SHIFT 0x00000018
#define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT__SHIFT 0x00000016
#define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT__SHIFT   0x00000017
#define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT__SHIFT 0x0000001a
#define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STATUS__CMP_BUSY_INT_STAT__SHIFT         0x00000012
#define CP_INT_STATUS__CNTX_BUSY_INT_STAT__SHIFT        0x00000013
#define CP_INT_STATUS__CNTX_EMPTY_INT_STAT__SHIFT       0x00000014
#define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT__SHIFT     0x0000000e
#define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT__SHIFT 0x0000000b
#define CP_INT_STATUS__GENERIC0_INT_STAT__SHIFT         0x0000001f
#define CP_INT_STATUS__GENERIC1_INT_STAT__SHIFT         0x0000001e
#define CP_INT_STATUS__GENERIC2_INT_STAT__SHIFT         0x0000001d
#define CP_INT_STATUS__GFX_IDLE_INT_STAT__SHIFT         0x00000015
#define CP_INT_STATUS__GPF_INT_STAT__SHIFT              0x00000010
#define CP_INT_STATUS__OPCODE_ERROR_INT_STAT__SHIFT     0x00000018
#define CP_INT_STATUS__PRIV_INSTR_INT_STAT__SHIFT       0x00000016
#define CP_INT_STATUS__PRIV_REG_INT_STAT__SHIFT         0x00000017
#define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT__SHIFT 0x0000001b
#define CP_INT_STATUS__TIME_STAMP_INT_STAT__SHIFT       0x0000001a
#define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT__SHIFT 0x00000011
#define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED__SHIFT 0x00000012
#define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED__SHIFT 0x00000013
#define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED__SHIFT 0x00000014
#define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT 0x0000000e
#define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED__SHIFT 0x0000000b
#define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT 0x0000001f
#define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT 0x0000001e
#define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT 0x0000001d
#define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED__SHIFT 0x00000015
#define CP_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT      0x00000010
#define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT 0x00000018
#define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED__SHIFT 0x00000016
#define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT 0x00000017
#define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT 0x0000001b
#define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT 0x0000001a
#define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT 0x00000011
#define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD__SHIFT         0x00000008
#define CP_IQ_WAIT_TIME1__GWS__SHIFT                    0x00000018
#define CP_IQ_WAIT_TIME1__IB_OFFLOAD__SHIFT             0x00000000
#define CP_IQ_WAIT_TIME1__WRM_OFFLOAD__SHIFT            0x00000010
#define CP_IQ_WAIT_TIME2__DEQ_RETRY__SHIFT              0x00000018
#define CP_IQ_WAIT_TIME2__QUE_SLEEP__SHIFT              0x00000000
#define CP_IQ_WAIT_TIME2__SCH_WAVE__SHIFT               0x00000008
#define CP_IQ_WAIT_TIME2__SEM_REARM__SHIFT              0x00000010
#define CP_MAX_CONTEXT__MAX_CONTEXT__SHIFT              0x00000000
#define CP_ME0_PIPE0_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME0_PIPE0_VMID__VMID__SHIFT                  0x00000000
#define CP_ME0_PIPE1_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME0_PIPE1_VMID__VMID__SHIFT                  0x00000000
#define CP_ME0_PIPE2_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT 0x00000000
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT 0x00000008
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT 0x00000010
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT 0x00000018
#define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT 0x0000000c
#define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT 0x0000000e
#define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT 0x0000000d
#define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT 0x0000001f
#define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT 0x0000001e
#define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT 0x0000001d
#define CP_ME1_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT  0x00000010
#define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT 0x00000018
#define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT 0x00000017
#define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT 0x0000001b
#define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT 0x0000001a
#define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT 0x00000011
#define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME1_PIPE0_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME1_PIPE0_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME1_PIPE0_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME1_PIPE1_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME1_PIPE1_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME1_PIPE1_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME1_PIPE2_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME1_PIPE2_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME1_PIPE2_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME1_PIPE3_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME1_PIPE3_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME1_PIPE3_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT 0x00000000
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT 0x00000008
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT 0x00000010
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT 0x00000018
#define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT 0x0000000c
#define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT 0x0000000e
#define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT 0x0000000d
#define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT 0x0000001f
#define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT 0x0000001e
#define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT 0x0000001d
#define CP_ME2_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT  0x00000010
#define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT 0x00000018
#define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT 0x00000017
#define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT 0x0000001b
#define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT 0x0000001a
#define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT 0x00000011
#define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME2_PIPE0_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME2_PIPE0_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME2_PIPE0_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME2_PIPE1_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME2_PIPE1_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME2_PIPE1_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME2_PIPE2_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME2_PIPE2_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME2_PIPE2_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT 0x0000000c
#define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT 0x0000000e
#define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT 0x0000000d
#define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT 0x0000001f
#define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT 0x0000001e
#define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x0000001d
#define CP_ME2_PIPE3_INT_CNTL__GPF_INT_ENABLE__SHIFT    0x00000010
#define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT 0x00000018
#define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x00000017
#define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT 0x0000001b
#define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT 0x0000000f
#define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT 0x0000001a
#define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT 0x00000011
#define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT 0x0000000c
#define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT 0x0000000e
#define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT 0x0000000d
#define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT 0x0000001f
#define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT 0x0000001e
#define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT 0x0000001d
#define CP_ME2_PIPE3_INT_STATUS__GPF_INT_STATUS__SHIFT  0x00000010
#define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT 0x00000018
#define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT 0x00000017
#define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT 0x0000001b
#define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT 0x0000000f
#define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT 0x0000001a
#define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT 0x00000011
#define CP_ME2_PIPE3_PRIORITY__PRIORITY__SHIFT          0x00000000
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT 0x00000000
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT 0x00000008
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT 0x00000010
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT 0x00000018
#define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT__SHIFT      0x00000001
#define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT     0x00000008
#define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT     0x00000004
#define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT     0x00000000
#define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT 0x00000005
#define CP_MEC1_F32_INT_DIS__EDC_SR_MEM_FED_INT__SHIFT  0x0000000d
#define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT__SHIFT      0x00000003
#define CP_MEC1_F32_INT_DIS__FATAL_EDC_ERROR_INT__SHIFT 0x0000000f
#define CP_MEC1_F32_INT_DIS__GPF_INT_CPC__SHIFT         0x0000000c
#define CP_MEC1_F32_INT_DIS__GPF_INT_CPF__SHIFT         0x0000000a
#define CP_MEC1_F32_INT_DIS__GPF_INT_DMA__SHIFT         0x0000000b
#define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT__SHIFT        0x00000009
#define CP_MEC1_F32_INT_DIS__PRIV_REG_INT__SHIFT        0x00000001
#define CP_MEC1_F32_INT_DIS__QUEUE_MESSAGE_INT__SHIFT   0x0000000e
#define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT 0x00000002
#define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT   0x00000007
#define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT    0x00000006
#define CP_MEC1_INSTR_PNTR__INSTR_PNTR__SHIFT           0x00000000
#define CP_MEC1_INTR_ROUTINE_START__IR_START__SHIFT     0x00000000
#define CP_MEC1_PRGRM_CNTR_START__IP_START__SHIFT       0x00000000
#define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT__SHIFT      0x00000001
#define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT     0x00000008
#define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT     0x00000004
#define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT     0x00000000
#define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT 0x00000005
#define CP_MEC2_F32_INT_DIS__EDC_SR_MEM_FED_INT__SHIFT  0x0000000d
#define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT__SHIFT      0x00000003
#define CP_MEC2_F32_INT_DIS__FATAL_EDC_ERROR_INT__SHIFT 0x0000000f
#define CP_MEC2_F32_INT_DIS__GPF_INT_CPC__SHIFT         0x0000000c
#define CP_MEC2_F32_INT_DIS__GPF_INT_CPF__SHIFT         0x0000000a
#define CP_MEC2_F32_INT_DIS__GPF_INT_DMA__SHIFT         0x0000000b
#define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT__SHIFT        0x00000009
#define CP_MEC2_F32_INT_DIS__PRIV_REG_INT__SHIFT        0x00000001
#define CP_MEC2_F32_INT_DIS__QUEUE_MESSAGE_INT__SHIFT   0x0000000e
#define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT 0x00000002
#define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT   0x00000007
#define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT    0x00000006
#define CP_MEC2_INSTR_PNTR__INSTR_PNTR__SHIFT           0x00000000
#define CP_MEC2_INTR_ROUTINE_START__IR_START__SHIFT     0x00000000
#define CP_MEC2_PRGRM_CNTR_START__IP_START__SHIFT       0x00000000
#define CP_MEC_CNTL__MEC_ME1_HALT__SHIFT                0x0000001e
#define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET__SHIFT         0x00000010
#define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET__SHIFT         0x00000011
#define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET__SHIFT         0x00000012
#define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET__SHIFT         0x00000013
#define CP_MEC_CNTL__MEC_ME1_STEP__SHIFT                0x0000001f
#define CP_MEC_CNTL__MEC_ME2_HALT__SHIFT                0x0000001c
#define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET__SHIFT         0x00000014
#define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET__SHIFT         0x00000015
#define CP_MEC_CNTL__MEC_ME2_STEP__SHIFT                0x0000001d
#define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT 0x00000002
#define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT 0x00000002
#define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP__SHIFT      0x00000000
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR__SHIFT        0x00000000
#define CP_MEC_ME1_UCODE_DATA__UCODE_DATA__SHIFT        0x00000000
#define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP__SHIFT      0x00000000
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR__SHIFT        0x00000000
#define CP_MEC_ME2_UCODE_DATA__UCODE_DATA__SHIFT        0x00000000
#define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE__SHIFT  0x00000007
#define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT            0x00000001
#define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT            0x00000000
#define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY__SHIFT     0x00000010
#define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY__SHIFT      0x00000008
#define CP_MEM_SLP_CNTL__RESERVED1__SHIFT               0x00000018
#define CP_MEM_SLP_CNTL__RESERVED__SHIFT                0x00000002
#define CP_MEQ_AVAIL__MEQ_CNT__SHIFT                    0x00000000
#define CP_MEQ_STAT__MEQ_RPTR__SHIFT                    0x00000000
#define CP_MEQ_STAT__MEQ_WPTR__SHIFT                    0x00000010
#define CP_MEQ_STQ_THRESHOLD__STQ_START__SHIFT          0x00000000
#define CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT            0x00000000
#define CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT            0x00000008
#define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT   0x00000000
#define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT   0x00000000
#define CP_ME_CNTL__CE_HALT__SHIFT                      0x00000018
#define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT         0x00000004
#define CP_ME_CNTL__CE_PIPE0_RESET__SHIFT               0x00000010
#define CP_ME_CNTL__CE_PIPE1_RESET__SHIFT               0x00000011
#define CP_ME_CNTL__CE_STEP__SHIFT                      0x00000019
#define CP_ME_CNTL__ME_HALT__SHIFT                      0x0000001c
#define CP_ME_CNTL__ME_INVALIDATE_ICACHE__SHIFT         0x00000008
#define CP_ME_CNTL__ME_PIPE0_RESET__SHIFT               0x00000014
#define CP_ME_CNTL__ME_PIPE1_RESET__SHIFT               0x00000015
#define CP_ME_CNTL__ME_STEP__SHIFT                      0x0000001d
#define CP_ME_CNTL__PFP_HALT__SHIFT                     0x0000001a
#define CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT        0x00000006
#define CP_ME_CNTL__PFP_PIPE0_RESET__SHIFT              0x00000012
#define CP_ME_CNTL__PFP_PIPE1_RESET__SHIFT              0x00000013
#define CP_ME_CNTL__PFP_STEP__SHIFT                     0x0000001b
#define CP_ME_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT  0x00000000
#define CP_ME_COHER_BASE__COHER_BASE_256B__SHIFT        0x00000000
#define CP_ME_COHER_CNTL__CB0_DEST_BASE_ENA__SHIFT      0x00000006
#define CP_ME_COHER_CNTL__CB1_DEST_BASE_ENA__SHIFT      0x00000007
#define CP_ME_COHER_CNTL__CB2_DEST_BASE_ENA__SHIFT      0x00000008
#define CP_ME_COHER_CNTL__CB3_DEST_BASE_ENA__SHIFT      0x00000009
#define CP_ME_COHER_CNTL__CB4_DEST_BASE_ENA__SHIFT      0x0000000a
#define CP_ME_COHER_CNTL__CB5_DEST_BASE_ENA__SHIFT      0x0000000b
#define CP_ME_COHER_CNTL__CB6_DEST_BASE_ENA__SHIFT      0x0000000c
#define CP_ME_COHER_CNTL__CB7_DEST_BASE_ENA__SHIFT      0x0000000d
#define CP_ME_COHER_CNTL__DB_DEST_BASE_ENA__SHIFT       0x0000000e
#define CP_ME_COHER_CNTL__DEST_BASE_0_ENA__SHIFT        0x00000000
#define CP_ME_COHER_CNTL__DEST_BASE_1_ENA__SHIFT        0x00000001
#define CP_ME_COHER_CNTL__DEST_BASE_2_ENA__SHIFT        0x00000013
#define CP_ME_COHER_CNTL__DEST_BASE_3_ENA__SHIFT        0x00000015
#define CP_ME_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT  0x00000000
#define CP_ME_COHER_SIZE__COHER_SIZE_256B__SHIFT        0x00000000
#define CP_ME_COHER_STATUS__MATCHING_GFX_CNTX__SHIFT    0x00000000
#define CP_ME_COHER_STATUS__STATUS__SHIFT               0x0000001f
#define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT 0x00000000
#define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT 0x00000000
#define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT 0x00000000
#define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT 0x00000000
#define CP_ME_HEADER_DUMP__ME_HEADER_DUMP__SHIFT        0x00000000
#define CP_ME_INSTR_PNTR__INSTR_PNTR__SHIFT             0x00000000
#define CP_ME_INTR_ROUTINE_START__IR_START__SHIFT       0x00000000
#define CP_ME_MC_RADDR_HI__CACHE_POLICY__SHIFT          0x00000016
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI__SHIFT        0x00000000
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO__SHIFT        0x00000002
#define CP_ME_MC_WADDR_HI__CACHE_POLICY__SHIFT          0x00000016
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI__SHIFT        0x00000000
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO__SHIFT        0x00000002
#define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI__SHIFT        0x00000000
#define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO__SHIFT        0x00000000
#define CP_ME_PREEMPTION__OBSOLETE__SHIFT               0x00000000
#define CP_ME_PRGRM_CNTR_START__IP_START__SHIFT         0x00000000
#define CP_ME_RAM_DATA__ME_RAM_DATA__SHIFT              0x00000000
#define CP_ME_RAM_RADDR__ME_RAM_RADDR__SHIFT            0x00000000
#define CP_ME_RAM_WADDR__ME_RAM_WADDR__SHIFT            0x00000000
#define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT        0x00000000
#define CP_MQD_BASE_ADDR__BASE_ADDR__SHIFT              0x00000002
#define CP_MQD_CONTROL__CACHE_POLICY__SHIFT             0x00000018
#define CP_MQD_CONTROL__EXE_DISABLE__SHIFT              0x00000017
#define CP_MQD_CONTROL__PRIV_STATE__SHIFT               0x00000008
#define CP_MQD_CONTROL__PROCESSING_MQD_EN__SHIFT        0x0000000d
#define CP_MQD_CONTROL__PROCESSING_MQD__SHIFT           0x0000000c
#define CP_MQD_CONTROL__VMID__SHIFT                     0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI__SHIFT 0x00000000
#define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO__SHIFT 0x00000000
#define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT   0x00000000
#define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO__SHIFT   0x00000000
#define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI__SHIFT     0x00000000
#define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO__SHIFT     0x00000000
#define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE__SHIFT     0x00000008
#define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT   0x0000000a
#define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT           0x00000000
#define CP_PERFMON_CNTL__SPM_PERFMON_STATE__SHIFT       0x00000004
#define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE__SHIFT     0x0000001f
#define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT  0x00000000
#define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT  0x00000000
#define CP_PFP_COMPLETION_STATUS__STATUS__SHIFT         0x00000000
#define CP_PFP_F32_INTERRUPT__PRIV_REG_INT__SHIFT       0x00000001
#define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT 0x00000000
#define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT 0x00000000
#define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT 0x00000000
#define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT 0x00000000
#define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP__SHIFT      0x00000000
#define CP_PFP_IB_CONTROL__IB_EN__SHIFT                 0x00000000
#define CP_PFP_INSTR_PNTR__INSTR_PNTR__SHIFT            0x00000000
#define CP_PFP_INTR_ROUTINE_START__IR_START__SHIFT      0x00000000
#define CP_PFP_LOAD_CONTROL__CNTX_REG_EN__SHIFT         0x00000001
#define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN__SHIFT       0x00000000
#define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN__SHIFT        0x00000018
#define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN__SHIFT       0x00000010
#define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT    0x00000000
#define CP_PFP_METADATA_BASE_ADDR__ADDR_LO__SHIFT       0x00000000
#define CP_PFP_PRGRM_CNTR_START__IP_START__SHIFT        0x00000000
#define CP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT            0x00000000
#define CP_PFP_UCODE_DATA__UCODE_DATA__SHIFT            0x00000000
#define CP_PIPEID__PIPE_ID__SHIFT                       0x00000000
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI__SHIFT 0x00000000
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO__SHIFT 0x00000002
#define CP_PIPE_STATS_CONTROL__CACHE_POLICY__SHIFT      0x00000019
#define CP_PQ_STATUS__DOORBELL_ENABLE__SHIFT            0x00000001
#define CP_PQ_STATUS__DOORBELL_UPDATED__SHIFT           0x00000000
#define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK__SHIFT        0x00000000
#define CP_PQ_WPTR_POLL_CNTL__DISABLE_PEND_REQ_ONE_SHOT__SHIFT 0x0000001d
#define CP_PQ_WPTR_POLL_CNTL__EN__SHIFT                 0x0000001f
#define CP_PQ_WPTR_POLL_CNTL__PERIOD__SHIFT             0x00000000
#define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE__SHIFT        0x0000001e
#define CP_PRED_NOT_VISIBLE__NOT_VISIBLE__SHIFT         0x00000000
#define CP_PRT_LOD_STATS_CNTL0__BU_SIZE__SHIFT          0x00000000
#define CP_PRT_LOD_STATS_CNTL1__BASE_LO__SHIFT          0x00000000
#define CP_PRT_LOD_STATS_CNTL2__BASE_HI__SHIFT          0x00000000
#define CP_PRT_LOD_STATS_CNTL3__CACHE_POLICY__SHIFT     0x0000001c
#define CP_PRT_LOD_STATS_CNTL3__INTERVAL__SHIFT         0x00000002
#define CP_PRT_LOD_STATS_CNTL3__MC_VMID__SHIFT          0x00000017
#define CP_PRT_LOD_STATS_CNTL3__REPORT_AND_RESET__SHIFT 0x00000013
#define CP_PRT_LOD_STATS_CNTL3__RESET_CNT__SHIFT        0x0000000a
#define CP_PRT_LOD_STATS_CNTL3__RESET_FORCE__SHIFT      0x00000012
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0__SHIFT      0x00000008
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1__SHIFT      0x00000009
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT      0x0000000a
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3__SHIFT      0x0000000b
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0__SHIFT      0x00000010
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1__SHIFT      0x00000011
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2__SHIFT      0x00000012
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3__SHIFT      0x00000013
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0__SHIFT      0x00000000
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1__SHIFT      0x00000001
#define CP_QUEUE_THRESHOLDS__ROQ_IB1_START__SHIFT       0x00000000
#define CP_QUEUE_THRESHOLDS__ROQ_IB2_START__SHIFT       0x00000008
#define CP_RB0_ACTIVE__ACTIVE__SHIFT                    0x00000000
#define CP_RB0_BASE_HI__RB_BASE_HI__SHIFT               0x00000000
#define CP_RB0_BASE__RB_BASE__SHIFT                     0x00000000
#define CP_RB0_BUFSZ_MASK__DATA__SHIFT                  0x00000000
#define CP_RB0_CNTL__CACHE_POLICY__SHIFT                0x00000018
#define CP_RB0_CNTL__MIN_AVAILSZ__SHIFT                 0x00000014
#define CP_RB0_CNTL__MIN_IB_AVAILSZ__SHIFT              0x00000016
#define CP_RB0_CNTL__RB_BLKSZ__SHIFT                    0x00000008
#define CP_RB0_CNTL__RB_BUFSZ__SHIFT                    0x00000000
#define CP_RB0_CNTL__RB_NO_UPDATE__SHIFT                0x0000001b
#define CP_RB0_CNTL__RB_RPTR_WR_ENA__SHIFT              0x0000001f
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT     0x00000000
#define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR__SHIFT           0x00000002
#define CP_RB0_RPTR__RB_RPTR__SHIFT                     0x00000000
#define CP_RB0_WPTR_HI__RB_WPTR__SHIFT                  0x00000000
#define CP_RB0_WPTR__RB_WPTR__SHIFT                     0x00000000
#define CP_RB1_BASE_HI__RB_BASE_HI__SHIFT               0x00000000
#define CP_RB1_BASE__RB_BASE__SHIFT                     0x00000000
#define CP_RB1_CNTL__CACHE_POLICY__SHIFT                0x00000018
#define CP_RB1_CNTL__MIN_AVAILSZ__SHIFT                 0x00000014
#define CP_RB1_CNTL__MIN_IB_AVAILSZ__SHIFT              0x00000016
#define CP_RB1_CNTL__RB_BLKSZ__SHIFT                    0x00000008
#define CP_RB1_CNTL__RB_BUFSZ__SHIFT                    0x00000000
#define CP_RB1_CNTL__RB_NO_UPDATE__SHIFT                0x0000001b
#define CP_RB1_CNTL__RB_RPTR_WR_ENA__SHIFT              0x0000001f
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT     0x00000000
#define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR__SHIFT           0x00000002
#define CP_RB1_RPTR__RB_RPTR__SHIFT                     0x00000000
#define CP_RB1_WPTR_HI__RB_WPTR__SHIFT                  0x00000000
#define CP_RB1_WPTR__RB_WPTR__SHIFT                     0x00000000
#define CP_RB2_BASE__RB_BASE__SHIFT                     0x00000000
#define CP_RB2_CNTL__CACHE_POLICY__SHIFT                0x00000018
#define CP_RB2_CNTL__MIN_AVAILSZ__SHIFT                 0x00000014
#define CP_RB2_CNTL__MIN_IB_AVAILSZ__SHIFT              0x00000016
#define CP_RB2_CNTL__RB_BLKSZ__SHIFT                    0x00000008
#define CP_RB2_CNTL__RB_BUFSZ__SHIFT                    0x00000000
#define CP_RB2_CNTL__RB_NO_UPDATE__SHIFT                0x0000001b
#define CP_RB2_CNTL__RB_RPTR_WR_ENA__SHIFT              0x0000001f
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT     0x00000000
#define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR__SHIFT           0x00000002
#define CP_RB2_RPTR__RB_RPTR__SHIFT                     0x00000000
#define CP_RB2_WPTR__RB_WPTR__SHIFT                     0x00000000
#define CP_RB_ACTIVE__ACTIVE__SHIFT                     0x00000000
#define CP_RB_BASE__RB_BASE__SHIFT                      0x00000000
#define CP_RB_BUFSZ_MASK__DATA__SHIFT                   0x00000000
#define CP_RB_CNTL__CACHE_POLICY__SHIFT                 0x00000018
#define CP_RB_CNTL__MIN_AVAILSZ__SHIFT                  0x00000014
#define CP_RB_CNTL__MIN_IB_AVAILSZ__SHIFT               0x00000016
#define CP_RB_CNTL__RB_BLKSZ__SHIFT                     0x00000008
#define CP_RB_CNTL__RB_BUFSZ__SHIFT                     0x00000000
#define CP_RB_CNTL__RB_NO_UPDATE__SHIFT                 0x0000001b
#define CP_RB_CNTL__RB_RPTR_WR_ENA__SHIFT               0x0000001f
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUEUE__SHIFT       0x00000000
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_EN_CLEAR__SHIFT 0x00000008
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_HIT_CLEAR__SHIFT 0x00000009
#define CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_EN_CLEAR__SHIFT 0x0000000a
#define CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_HIT_CLEAR__SHIFT 0x0000000b
#define CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_EN_CLEAR__SHIFT 0x0000000c
#define CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_HIT_CLEAR__SHIFT 0x0000000d
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_EN__SHIFT__GFX09 0x0000001e
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_HIT__SHIFT__GFX09 0x0000001f
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_OFFSET__SHIFT__GFX09 0x00000002
#define CP_RB_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT 0x00000001
#define CP_RB_DOORBELL_CONTROL__DOORBELL_EN__SHIFT      0x0000001e
#define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT     0x0000001f
#define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT  0x00000002
#define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT 0x00000002
#define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT 0x00000002
#define CP_RB_OFFSET__RB_OFFSET__SHIFT                  0x00000000
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT      0x00000000
#define CP_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT            0x00000002
#define CP_RB_RPTR_WR__RB_RPTR_WR__SHIFT                0x00000000
#define CP_RB_RPTR__RB_RPTR__SHIFT                      0x00000000
#define CP_RB_STATUS__DOORBELL_ENABLE__SHIFT            0x00000001
#define CP_RB_STATUS__DOORBELL_UPDATED__SHIFT           0x00000000
#define CP_RB_VMID__RB0_VMID__SHIFT                     0x00000000
#define CP_RB_VMID__RB1_VMID__SHIFT                     0x00000008
#define CP_RB_VMID__RB2_VMID__SHIFT                     0x00000010
#define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT__SHIFT        0x0000001c
#define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER__SHIFT        0x00000000
#define CP_RB_WPTR_HI__RB_WPTR__SHIFT                   0x00000000
#define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI__SHIFT 0x00000000
#define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO__SHIFT 0x00000002
#define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT    0x00000010
#define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT     0x00000000
#define CP_RB_WPTR__RB_WPTR__SHIFT                      0x00000000
#define CP_RING0_PRIORITY__PRIORITY__SHIFT              0x00000000
#define CP_RING1_PRIORITY__PRIORITY__SHIFT              0x00000000
#define CP_RING2_PRIORITY__PRIORITY__SHIFT              0x00000000
#define CP_RINGID__RINGID__SHIFT                        0x00000000
#define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT     0x00000000
#define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT    0x00000008
#define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT    0x00000010
#define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT     0x00000018
#define CP_ROQ1_THRESHOLDS__RB1_START__SHIFT            0x00000000
#define CP_ROQ1_THRESHOLDS__RB2_START__SHIFT__GFX09     0x00000008
#define CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT               0x00000000
#define CP_ROQ2_THRESHOLDS__R2_IB1_START__SHIFT__GFX09  0x00000000
#define CP_ROQ2_THRESHOLDS__R2_IB2_START__SHIFT__GFX09  0x00000018
#define CP_ROQ_AVAIL__ROQ_CNT_IB1__SHIFT                0x00000010
#define CP_ROQ_AVAIL__ROQ_CNT_RING__SHIFT               0x00000000
#define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1__SHIFT      0x00000000
#define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1__SHIFT      0x00000010
#define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2__SHIFT      0x00000000
#define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2__SHIFT      0x00000010
#define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY__SHIFT         0x00000000
#define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY__SHIFT         0x00000010
#define CP_ROQ_THRESHOLDS__IB1_START__SHIFT             0x00000000
#define CP_ROQ_THRESHOLDS__IB2_START__SHIFT             0x00000008
#define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE__SHIFT   0x00000007
#define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE__SHIFT   0x00000006
#define CP_SAMPLE_STATUS__PIPELINE_ACTIVE__SHIFT        0x00000002
#define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE__SHIFT      0x00000005
#define CP_SAMPLE_STATUS__STIPPLE_ACTIVE__SHIFT         0x00000003
#define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE__SHIFT       0x00000001
#define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE__SHIFT     0x00000004
#define CP_SAMPLE_STATUS__Z_PASS_ACITVE__SHIFT          0x00000000
#define CP_SCRATCH_DATA__SCRATCH_DATA__SHIFT            0x00000000
#define CP_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT          0x00000000
#define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI__SHIFT 0x00000000
#define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO__SHIFT 0x00000000
#define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE__SHIFT        0x00000000
#define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE__SHIFT        0x00000000
#define CP_SD_CNTL__CPC_EN__SHIFT                       0x00000002
#define CP_SD_CNTL__CPF_EN__SHIFT                       0x00000000
#define CP_SD_CNTL__CPG_EN__SHIFT                       0x00000001
#define CP_SD_CNTL__EA_EN__SHIFT                        0x00000009
#define CP_SD_CNTL__IA_EN__SHIFT__GFX09                 0x00000006
#define CP_SD_CNTL__PA_EN__SHIFT__GFX09                 0x00000007
#define CP_SD_CNTL__RLC_EN__SHIFT                       0x00000003
#define CP_SD_CNTL__RMI_EN__SHIFT                       0x00000008
#define CP_SD_CNTL__SPI_EN__SHIFT                       0x00000004
#define CP_SD_CNTL__WD_EN__SHIFT__GFX09                 0x00000005
#define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER__SHIFT        0x00000000
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT          0x00000000
#define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT      0x00000018
#define CP_SIG_SEM_ADDR_HI__SEM_SELECT__SHIFT           0x0000001d
#define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT      0x00000014
#define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT      0x00000010
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT          0x00000003
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT        0x00000000
#define CP_SOFT_RESET_CNTL__CMP_HQD_QUEUE_DOORBELL_RESET__SHIFT 0x00000004
#define CP_SOFT_RESET_CNTL__CMP_HQD_REG_RESET__SHIFT    0x00000002
#define CP_SOFT_RESET_CNTL__CMP_INTR_REG_RESET__SHIFT   0x00000003
#define CP_SOFT_RESET_CNTL__CMP_ONLY_SOFT_RESET__SHIFT  0x00000000
#define CP_SOFT_RESET_CNTL__GFX_INTR_REG_RESET__SHIFT   0x00000006
#define CP_SOFT_RESET_CNTL__GFX_ONLY_SOFT_RESET__SHIFT  0x00000001
#define CP_SOFT_RESET_CNTL__GFX_RB_DOORBELL_RESET__SHIFT 0x00000005
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG__SHIFT 0x0000000a
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG__SHIFT 0x0000000b
#define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA__SHIFT 0x0000000d
#define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM__SHIFT 0x0000000c
#define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA__SHIFT 0x0000000f
#define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA__SHIFT 0x0000000e
#define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV__SHIFT 0x00000000
#define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV__SHIFT 0x00000004
#define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV__SHIFT 0x00000002
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION__SHIFT 0x0000001d
#define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ__SHIFT 0x0000001c
#define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ__SHIFT 0x0000001b
#define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ__SHIFT 0x0000001a
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE__SHIFT 0x00000017
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE__SHIFT 0x00000018
#define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE__SHIFT 0x00000019
#define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION__SHIFT 0x0000001c
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE__SHIFT 0x00000019
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE__SHIFT 0x0000001a
#define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE__SHIFT 0x0000001d
#define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM__SHIFT 0x0000001b
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE__SHIFT 0x00000015
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM__SHIFT 0x00000016
#define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME__SHIFT 0x0000000b
#define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV__SHIFT 0x00000010
#define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV__SHIFT 0x0000000c
#define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV__SHIFT 0x0000000d
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP__SHIFT 0x0000000e
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ__SHIFT 0x00000012
#define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH__SHIFT 0x0000000f
#define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER__SHIFT 0x0000000a
#define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT  0x00000009
#define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING__SHIFT  0x00000005
#define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA__SHIFT 0x00000014
#define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM__SHIFT 0x00000013
#define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV__SHIFT 0x00000000
#define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV__SHIFT 0x00000001
#define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV__SHIFT 0x00000002
#define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING__SHIFT 0x00000004
#define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA__SHIFT 0x00000008
#define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING__SHIFT 0x00000018
#define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV__SHIFT 0x00000011
#define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING__SHIFT 0x00000017
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN__SHIFT 0x0000001f
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS__SHIFT 0x0000001e
#define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA__SHIFT 0x00000011
#define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM__SHIFT 0x00000010
#define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV__SHIFT 0x00000000
#define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV__SHIFT 0x00000006
#define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY__SHIFT 0x00000004
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV__SHIFT 0x00000001
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY__SHIFT 0x00000003
#define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY__SHIFT 0x00000005
#define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV__SHIFT 0x00000007
#define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA__SHIFT 0x0000000a
#define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG__SHIFT 0x0000000b
#define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER__SHIFT 0x00000002
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW__SHIFT 0x0000000d
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER__SHIFT 0x0000000c
#define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE__SHIFT   0x0000000e
#define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS__SHIFT   0x0000000f
#define CP_STALLED_STAT3__UTCL1_WAITING_ON_TRANS__SHIFT 0x00000014
#define CP_STALLED_STAT3__UTCL2IU_WAITING_ON_FREE__SHIFT 0x00000012
#define CP_STALLED_STAT3__UTCL2IU_WAITING_ON_TAGS__SHIFT 0x00000013
#define CP_STAT__CE_BUSY__SHIFT                         0x0000001a
#define CP_STAT__CP_BUSY__SHIFT                         0x0000001f
#define CP_STAT__DC_BUSY__SHIFT                         0x0000000d
#define CP_STAT__DMA_BUSY__SHIFT                        0x00000016
#define CP_STAT__INTERRUPT_BUSY__SHIFT                  0x00000014
#define CP_STAT__MEQ_BUSY__SHIFT                        0x00000010
#define CP_STAT__ME_BUSY__SHIFT                         0x00000011
#define CP_STAT__PFP_BUSY__SHIFT                        0x0000000f
#define CP_STAT__QUERY_BUSY__SHIFT                      0x00000012
#define CP_STAT__RCIU_BUSY__SHIFT                       0x00000017
#define CP_STAT__ROQ_CE_INDIRECT1_BUSY__SHIFT           0x0000001d
#define CP_STAT__ROQ_CE_INDIRECT2_BUSY__SHIFT           0x0000001e
#define CP_STAT__ROQ_CE_RING_BUSY__SHIFT                0x0000001c
#define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT              0x0000000a
#define CP_STAT__ROQ_INDIRECT2_BUSY__SHIFT              0x0000000b
#define CP_STAT__ROQ_RING_BUSY__SHIFT                   0x00000009
#define CP_STAT__ROQ_STATE_BUSY__SHIFT                  0x0000000c
#define CP_STAT__SCRATCH_RAM_BUSY__SHIFT                0x00000018
#define CP_STAT__SEMAPHORE_BUSY__SHIFT                  0x00000013
#define CP_STAT__SURFACE_SYNC_BUSY__SHIFT               0x00000015
#define CP_STAT__TCIU_BUSY__SHIFT                       0x0000001b
#define CP_STAT__UTCL2IU_BUSY__SHIFT                    0x0000000e
#define CP_STQ_AVAIL__STQ_CNT__SHIFT                    0x00000000
#define CP_STQ_STAT__STQ_RPTR__SHIFT                    0x00000000
#define CP_STQ_THRESHOLDS__STQ0_START__SHIFT            0x00000000
#define CP_STQ_THRESHOLDS__STQ1_START__SHIFT            0x00000008
#define CP_STQ_THRESHOLDS__STQ2_START__SHIFT            0x00000010
#define CP_STQ_WR_STAT__STQ_WPTR__SHIFT                 0x00000000
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI__SHIFT 0x00000000
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO__SHIFT 0x00000002
#define CP_STREAM_OUT_CONTROL__CACHE_POLICY__SHIFT      0x00000019
#define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE__SHIFT      0x00000000
#define CP_ST_BASE_HI__ST_BASE_HI__SHIFT                0x00000000
#define CP_ST_BASE_LO__ST_BASE_LO__SHIFT                0x00000002
#define CP_ST_BUFSZ__ST_BUFSZ__SHIFT                    0x00000000
#define CP_ST_CMD_BUFSZ__ST_CMD_REQSZ__SHIFT            0x00000000
#define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI__SHIFT  0x00000000
#define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO__SHIFT  0x00000000
#define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI__SHIFT  0x00000000
#define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO__SHIFT  0x00000000
#define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI__SHIFT  0x00000000
#define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO__SHIFT  0x00000000
#define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI__SHIFT 0x00000000
#define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO__SHIFT 0x00000000
#define CP_VIRT_STATUS__VIRT_STATUS__SHIFT              0x00000000
#define CP_VMID_PREEMPT__PREEMPT_REQUEST__SHIFT         0x00000000
#define CP_VMID_PREEMPT__VIRT_COMMAND__SHIFT            0x00000010
#define CP_VMID_RESET__RESET_REQUEST__SHIFT             0x00000000
#define CP_VMID_STATUS__PREEMPT_CE_STATUS__SHIFT        0x00000010
#define CP_VMID_STATUS__PREEMPT_DE_STATUS__SHIFT        0x00000000
#define CP_VMID__VMID__SHIFT                            0x00000000
#define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT__SHIFT 0x00000000
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT         0x00000000
#define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT     0x00000018
#define CP_WAIT_SEM_ADDR_HI__SEM_SELECT__SHIFT          0x0000001d
#define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT     0x00000014
#define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT     0x00000010
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT         0x00000003
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT       0x00000000
#define CS_COPY_STATE__SRC_STATE_ID__SHIFT              0x00000000
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE__SHIFT   0x00000000
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0__SHIFT  0x00000008
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1__SHIFT  0x0000000a
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2__SHIFT  0x0000000c
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3__SHIFT  0x0000000e
#define DB_ALPHA_TO_MASK__OFFSET_ROUND__SHIFT           0x00000010
#define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS__SHIFT       0x00000004
#define DB_CGTT_CLK_CTRL_0__ON_DELAY__SHIFT             0x00000000
#define DB_CGTT_CLK_CTRL_0__RESERVED__SHIFT             0x0000000c
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2__SHIFT       0x0000001d
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3__SHIFT       0x0000001c
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4__SHIFT       0x0000001b
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5__SHIFT       0x0000001a
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6__SHIFT       0x00000019
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7__SHIFT       0x00000018
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE0__SHIFT 0x00000017
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE1__SHIFT 0x00000016
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE2__SHIFT 0x00000015
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE3__SHIFT 0x00000014
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE4__SHIFT 0x00000013
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE5__SHIFT 0x00000012
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE6__SHIFT 0x00000011
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE7__SHIFT 0x00000010
#define DB_COUNT_CONTROL__DBFAIL_ENABLE__SHIFT          0x00000014
#define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS__SHIFT   0x00000001
#define DB_COUNT_CONTROL__SAMPLE_RATE__SHIFT            0x00000004
#define DB_COUNT_CONTROL__SFAIL_ENABLE__SHIFT           0x00000010
#define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE__SHIFT      0x00000018
#define DB_COUNT_CONTROL__SLICE_ODD_ENABLE__SHIFT       0x0000001c
#define DB_COUNT_CONTROL__ZFAIL_ENABLE__SHIFT           0x0000000c
#define DB_COUNT_CONTROL__ZPASS_ENABLE__SHIFT           0x00000008
#define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE__SHIFT 0x00000000
#define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS__SHIFT     0x0000000a
#define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS__SHIFT      0x00000018
#define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS__SHIFT      0x00000005
#define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS__SHIFT      0x00000000
#define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING__SHIFT      0x00000000
#define DB_DEBUG2__CLK_OFF_DELAY__SHIFT                 0x00000009
#define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING__SHIFT   0x00000012
#define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING__SHIFT   0x00000011
#define DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_REZ__SHIFT  0x00000006
#define DB_DEBUG2__DISABLE_PREZL_FIFO_STALL__SHIFT      0x00000005
#define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL__SHIFT  0x0000001d
#define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL__SHIFT  0x00000013
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM__SHIFT 0x0000001e
#define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE__SHIFT      0x00000002
#define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE__SHIFT    0x00000001
#define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER__SHIFT 0x0000000e
#define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT__SHIFT 0x0000001f
#define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT  0x00000004
#define DB_DEBUG2__DTR_ROUND_ROBIN_ARB__SHIFT           0x00000003
#define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM__SHIFT       0x0000001c
#define DB_DEBUG2__ENABLE_SUBTILE_GROUPING__SHIFT__GFX09 0x0000000f
#define DB_DEBUG2__ENABLE_VIEWPORT_STALL_ON_ALL__SHIFT  0x00000007
#define DB_DEBUG2__OPTIMIZE_HIZ_MATCHES_FB_DISABLE__SHIFT 0x00000008
#define DB_DEBUG2__RESERVED__SHIFT__GFX09               0x00000010
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION__SHIFT__GFX09 0x00000010
#define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE__SHIFT__GFX09 0x0000001e
#define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK__SHIFT__GFX09 0x0000001f
#define DB_DEBUG3__DISABLE_CLEAR_ZRANGE_CORRECTION__SHIFT 0x00000000
#define DB_DEBUG3__DISABLE_DI_DT_STALL__SHIFT           0x00000019
#define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT__SHIFT     0x00000018
#define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP__SHIFT    0x00000004
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE__SHIFT   0x00000014
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS__SHIFT          0x0000000d
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK__SHIFT 0x0000000f
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE__SHIFT   0x0000000e
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING__SHIFT  0x00000012
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING__SHIFT  0x0000000c
#define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX__SHIFT 0x0000001b
#define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD__SHIFT 0x00000017
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP__SHIFT 0x0000000a
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT__SHIFT 0x00000009
#define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS__SHIFT        0x00000007
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE__SHIFT 0x00000013
#define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION__SHIFT 0x00000003
#define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION__SHIFT 0x00000008
#define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND__SHIFT__GFX09 0x0000001d
#define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND__SHIFT   0x0000001c
#define DB_DEBUG3__ENABLE_DB_PROCESS_RESET__SHIFT       0x0000001a
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS__SHIFT  0x0000000b
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT__SHIFT 0x00000015
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB__SHIFT  0x00000016
#define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z__SHIFT       0x00000005
#define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z__SHIFT        0x00000006
#define DB_DEBUG3__FORCE_DB_IS_GOOD__SHIFT              0x00000002
#define DB_DEBUG3__ROUND_ZRANGE_CORRECTION__SHIFT__GFX09 0x00000001
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE__SHIFT   0x00000011
#define DB_DEBUG4__DB_EXTRA_DEBUG4__SHIFT__GFX09        0x00000013
#define DB_DEBUG4__DFSM_CONVERT_PASSTHROUGH_TO_BYPASS__SHIFT 0x00000008
#define DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF__SHIFT__GFX09 0x00000004
#define DB_DEBUG4__DISABLE_DTT_FAST_HTILENACK_LOOKUP__SHIFT 0x0000000d
#define DB_DEBUG4__DISABLE_HIZ_Q1_TS_COLLISION_DETECT__SHIFT__GFX09 0x00000011
#define DB_DEBUG4__DISABLE_HIZ_Q2_TS_COLLISION_DETECT__SHIFT__GFX09 0x00000012
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL__SHIFT 0x00000003
#define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION__SHIFT 0x00000001
#define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION__SHIFT   0x00000000
#define DB_DEBUG4__DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION__SHIFT 0x0000000e
#define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL__SHIFT 0x00000002
#define DB_DEBUG4__DISABLE_TS_WRITE_L0__SHIFT__GFX09    0x0000000f
#define DB_DEBUG4__DISABLE_UNMAPPED_H_INDICATOR__SHIFT  0x0000000b
#define DB_DEBUG4__DISABLE_UNMAPPED_S_INDICATOR__SHIFT  0x0000000a
#define DB_DEBUG4__DISABLE_UNMAPPED_Z_INDICATOR__SHIFT  0x00000009
#define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE__SHIFT   0x00000001
#define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE__SHIFT     0x0000000f
#define DB_DEBUG__DEBUG_FAST_Z_DISABLE__SHIFT           0x0000000e
#define DB_DEBUG__DEBUG_FORCE_DEPTH_READ__SHIFT         0x00000006
#define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE__SHIFT       0x00000013
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0__SHIFT        0x0000000a
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1__SHIFT        0x0000000c
#define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE__SHIFT         0x00000008
#define DB_DEBUG__DEBUG_FORCE_STENCIL_READ__SHIFT       0x00000007
#define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE__SHIFT        0x00000010
#define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE__SHIFT 0x00000000
#define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES__SHIFT     0x00000018
#define DB_DEBUG__DEPTH_CACHE_FORCE_MISS__SHIFT         0x00000012
#define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC__SHIFT     0x0000001e
#define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC__SHIFT     0x0000001f
#define DB_DEBUG__DISABLE_SUMM_SQUADS__SHIFT            0x00000011
#define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION__SHIFT 0x00000017
#define DB_DEBUG__FETCH_FULL_STENCIL_TILE__SHIFT        0x00000003
#define DB_DEBUG__FETCH_FULL_Z_TILE__SHIFT              0x00000002
#define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT__SHIFT     0x0000001d
#define DB_DEBUG__FORCE_Z_MODE__SHIFT                   0x00000004
#define DB_DEBUG__NEVER_FREE_Z_ONLY__SHIFT              0x00000015
#define DB_DEBUG__ONE_FREE_IN_FLIGHT__SHIFT             0x0000001c
#define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS__SHIFT 0x00000016
#define DB_DEPTH_BOUNDS_MAX__MAX__SHIFT                 0x00000000
#define DB_DEPTH_BOUNDS_MIN__MIN__SHIFT                 0x00000000
#define DB_DEPTH_CLEAR__DEPTH_CLEAR__SHIFT              0x00000000
#define DB_DEPTH_CONTROL__BACKFACE_ENABLE__SHIFT        0x00000007
#define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE__SHIFT    0x00000003
#define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS__SHIFT 0x0000001f
#define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL__SHIFT 0x0000001e
#define DB_DEPTH_CONTROL__STENCILFUNC_BF__SHIFT         0x00000014
#define DB_DEPTH_CONTROL__STENCILFUNC__SHIFT            0x00000008
#define DB_DEPTH_CONTROL__STENCIL_ENABLE__SHIFT         0x00000000
#define DB_DEPTH_CONTROL__ZFUNC__SHIFT                  0x00000004
#define DB_DEPTH_CONTROL__Z_ENABLE__SHIFT               0x00000001
#define DB_DEPTH_CONTROL__Z_WRITE_ENABLE__SHIFT         0x00000002
#define DB_DEPTH_SIZE__X_MAX__SHIFT__GFX09              0x00000000
#define DB_DEPTH_SIZE__Y_MAX__SHIFT__GFX09              0x00000010
#define DB_DEPTH_VIEW__MIPID__SHIFT                     0x0000001a
#define DB_DEPTH_VIEW__SLICE_MAX__SHIFT                 0x0000000d
#define DB_DEPTH_VIEW__SLICE_START__SHIFT               0x00000000
#define DB_DEPTH_VIEW__STENCIL_READ_ONLY__SHIFT         0x00000019
#define DB_DEPTH_VIEW__Z_READ_ONLY__SHIFT               0x00000018
#define DB_DFSM_CONFIG__BYPASS_DFSM__SHIFT              0x00000000
#define DB_DFSM_CONFIG__DISABLE_POPS__SHIFT             0x00000002
#define DB_DFSM_CONFIG__DISABLE_PUNCHOUT__SHIFT         0x00000001
#define DB_DFSM_CONFIG__FORCE_FLUSH__SHIFT              0x00000003
#define DB_DFSM_CONFIG__MIDDLE_PIPE_MAX_DEPTH__SHIFT__GFX09 0x00000008
#define DB_DFSM_CONTROL__DISALLOW_OVERFLOW__SHIFT       0x00000003
#define DB_DFSM_CONTROL__POPS_DRAIN_PS_ON_OVERLAP__SHIFT 0x00000002
#define DB_DFSM_CONTROL__PUNCHOUT_MODE__SHIFT           0x00000000
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_A__SHIFT         0x00000000
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_B__SHIFT         0x00000008
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_C__SHIFT         0x00000010
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_D__SHIFT         0x00000018
#define DB_DFSM_FLUSH_ENABLE__AUX_EVENTS__SHIFT         0x0000001c
#define DB_DFSM_FLUSH_ENABLE__AUX_FORCE_PASSTHRU__SHIFT 0x00000018
#define DB_DFSM_FLUSH_ENABLE__PRIMARY_EVENTS__SHIFT     0x00000000
#define DB_DFSM_PRIMS_IN_FLIGHT__HARD_LIMIT__SHIFT__GFX09 0x00000010
#define DB_DFSM_PRIMS_IN_FLIGHT__HIGH_WATERMARK__SHIFT  0x00000000
#define DB_DFSM_TILES_IN_FLIGHT__HARD_LIMIT__SHIFT__GFX09 0x00000010
#define DB_DFSM_TILES_IN_FLIGHT__HIGH_WATERMARK__SHIFT  0x00000000
#define DB_DFSM_WATCHDOG__TIMER_TARGET__SHIFT           0x00000000
#define DB_DFSM_WATERMARK__DFSM_HIGH_WATERMARK__SHIFT__GFX09 0x00000000
#define DB_DFSM_WATERMARK__POPS_HIGH_WATERMARK__SHIFT__GFX09 0x00000010
#define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE__SHIFT      0x00000015
#define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES__SHIFT       0x0000000c
#define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION__SHIFT  0x0000001b
#define DB_EQAA__HIGH_QUALITY_INTERSECTIONS__SHIFT      0x00000010
#define DB_EQAA__INCOHERENT_EQAA_READS__SHIFT           0x00000011
#define DB_EQAA__INTERPOLATE_COMP_Z__SHIFT              0x00000012
#define DB_EQAA__INTERPOLATE_SRC_Z__SHIFT               0x00000013
#define DB_EQAA__MASK_EXPORT_NUM_SAMPLES__SHIFT         0x00000008
#define DB_EQAA__MAX_ANCHOR_SAMPLES__SHIFT              0x00000000
#define DB_EQAA__OVERRASTERIZATION_AMOUNT__SHIFT        0x00000018
#define DB_EQAA__PS_ITER_SAMPLES__SHIFT                 0x00000004
#define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS__SHIFT      0x00000014
#define DB_EXCEPTION_CONTROL__EARLY_Z_PANIC_DISABLE__SHIFT 0x00000000
#define DB_EXCEPTION_CONTROL__LATE_Z_PANIC_DISABLE__SHIFT 0x00000001
#define DB_EXCEPTION_CONTROL__RE_Z_PANIC_DISABLE__SHIFT 0x00000002
#define DB_FIFO_DEPTH1__DB_RMI_RDREQ_CREDITS__SHIFT__GFX09 0x00000000
#define DB_FIFO_DEPTH1__DB_RMI_WRREQ_CREDITS__SHIFT__GFX09 0x00000005
#define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH__SHIFT__GFX09 0x00000015
#define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH__SHIFT         0x00000000
#define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH__SHIFT      0x00000008
#define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH__SHIFT      0x00000019
#define DB_FREE_CACHELINES__FREE_DTILE_DEPTH__SHIFT     0x00000000
#define DB_FREE_CACHELINES__QUAD_READ_REQS__SHIFT__GFX09 0x00000018
#define DB_HTILE_DATA_BASE_HI__BASE_HI__SHIFT           0x00000000
#define DB_HTILE_DATA_BASE__BASE_256B__SHIFT            0x00000000
#define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE__SHIFT 0x00000010
#define DB_HTILE_SURFACE__FULL_CACHE__SHIFT             0x00000001
#define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN__SHIFT 0x00000002
#define DB_HTILE_SURFACE__PIPE_ALIGNED__SHIFT           0x00000012
#define DB_HTILE_SURFACE__PREFETCH_HEIGHT__SHIFT        0x0000000a
#define DB_HTILE_SURFACE__PREFETCH_WIDTH__SHIFT         0x00000004
#define DB_HTILE_SURFACE__PRELOAD__SHIFT                0x00000003
#define DB_HTILE_SURFACE__RB_ALIGNED__SHIFT__GFX09      0x00000013
#define DB_MEM_ARB_WATERMARKS__CLIENT0_WATERMARK__SHIFT 0x00000000
#define DB_MEM_ARB_WATERMARKS__CLIENT1_WATERMARK__SHIFT 0x00000008
#define DB_MEM_ARB_WATERMARKS__CLIENT2_WATERMARK__SHIFT 0x00000010
#define DB_MEM_ARB_WATERMARKS__CLIENT3_WATERMARK__SHIFT 0x00000018
#define DB_OCCLUSION_COUNT0_HI__COUNT_HI__SHIFT         0x00000000
#define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW__SHIFT       0x00000000
#define DB_OCCLUSION_COUNT1_HI__COUNT_HI__SHIFT         0x00000000
#define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW__SHIFT       0x00000000
#define DB_OCCLUSION_COUNT2_HI__COUNT_HI__SHIFT         0x00000000
#define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW__SHIFT       0x00000000
#define DB_OCCLUSION_COUNT3_HI__COUNT_HI__SHIFT         0x00000000
#define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW__SHIFT       0x00000000
#define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT      0x0000001c
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT      0x00000018
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT       0x00000000
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT       0x0000000a
#define DB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT        0x00000014
#define DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT       0x00000018
#define DB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define DB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT        0x0000000a
#define DB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT      0x0000001c
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT      0x00000018
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT       0x00000000
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT       0x0000000a
#define DB_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT        0x00000014
#define DB_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT       0x00000018
#define DB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define DB_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT        0x0000000a
#define DB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT        0x00000014
#define DB_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT       0x00000018
#define DB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT        0x0000001c
#define DB_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT        0x0000000a
#define DB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define DB_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT        0x00000014
#define DB_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT       0x00000018
#define DB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT        0x0000001c
#define DB_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT        0x0000000a
#define DB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT         0x00000000
#define DB_PRELOAD_CONTROL__MAX_X__SHIFT                0x00000010
#define DB_PRELOAD_CONTROL__MAX_Y__SHIFT                0x00000018
#define DB_PRELOAD_CONTROL__START_X__SHIFT              0x00000000
#define DB_PRELOAD_CONTROL__START_Y__SHIFT              0x00000008
#define DB_RENDER_CONTROL__COPY_CENTROID__SHIFT         0x00000007
#define DB_RENDER_CONTROL__COPY_SAMPLE__SHIFT           0x00000008
#define DB_RENDER_CONTROL__DECOMPRESS_ENABLE__SHIFT     0x0000000c
#define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE__SHIFT    0x00000000
#define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE__SHIFT 0x00000006
#define DB_RENDER_CONTROL__DEPTH_COPY__SHIFT            0x00000002
#define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE__SHIFT    0x00000004
#define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE__SHIFT  0x00000001
#define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE__SHIFT 0x00000005
#define DB_RENDER_CONTROL__STENCIL_COPY__SHIFT          0x00000003
#define DB_RENDER_OVERRIDE2__ALLOW_PARTIAL_RES_HIER_KILL__SHIFT 0x00000019
#define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH__SHIFT 0x00000008
#define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE__SHIFT 0x0000000a
#define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION__SHIFT 0x00000007
#define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS__SHIFT   0x00000017
#define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP__SHIFT   0x00000009
#define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION__SHIFT 0x00000006
#define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION__SHIFT 0x00000005
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF__SHIFT        0x00000012
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF__SHIFT        0x0000000f
#define DB_RENDER_OVERRIDE2__HIZ_ZFUNC__SHIFT           0x0000000c
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL__SHIFT 0x00000000
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN__SHIFT 0x00000002
#define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS__SHIFT   0x00000016
#define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE__SHIFT     0x00000015
#define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE__SHIFT 0x0000000b
#define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED__SHIFT 0x00000012
#define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES__SHIFT 0x0000001a
#define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP__SHIFT 0x00000010
#define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE__SHIFT 0x00000008
#define DB_RENDER_OVERRIDE__FAST_Z_DISABLE__SHIFT       0x00000007
#define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL__SHIFT     0x0000000a
#define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE__SHIFT   0x0000000d
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0__SHIFT    0x00000002
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1__SHIFT    0x00000004
#define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE__SHIFT     0x00000000
#define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT__SHIFT 0x0000000f
#define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER__SHIFT 0x00000006
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY__SHIFT  0x0000001c
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ__SHIFT   0x0000000c
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID__SHIFT  0x0000001e
#define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY__SHIFT        0x0000001b
#define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM__SHIFT   0x00000013
#define DB_RENDER_OVERRIDE__FORCE_Z_READ__SHIFT         0x0000000b
#define DB_RENDER_OVERRIDE__FORCE_Z_VALID__SHIFT        0x0000001d
#define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE__SHIFT     0x00000011
#define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT__SHIFT     0x00000015
#define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE__SHIFT    0x00000009
#define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION__SHIFT 0x0000001f
#define DB_RING_CONTROL__COUNTER_CONTROL__SHIFT         0x00000000
#define DB_RMI_CACHE_POLICY__CC_RD__SHIFT__GFX09        0x00000010
#define DB_RMI_CACHE_POLICY__CC_WR__SHIFT__GFX09        0x00000018
#define DB_RMI_CACHE_POLICY__CMASK_RD__SHIFT__GFX09     0x00000012
#define DB_RMI_CACHE_POLICY__CMASK_WR__SHIFT__GFX09     0x0000001a
#define DB_RMI_CACHE_POLICY__DCC_RD__SHIFT__GFX09       0x00000013
#define DB_RMI_CACHE_POLICY__DCC_WR__SHIFT__GFX09       0x0000001b
#define DB_RMI_CACHE_POLICY__FMASK_RD__SHIFT__GFX09     0x00000011
#define DB_RMI_CACHE_POLICY__FMASK_WR__SHIFT__GFX09     0x00000019
#define DB_RMI_CACHE_POLICY__HTILE_RD__SHIFT__GFX09     0x00000002
#define DB_RMI_CACHE_POLICY__HTILE_WR__SHIFT__GFX09     0x0000000a
#define DB_RMI_CACHE_POLICY__S_RD__SHIFT__GFX09         0x00000001
#define DB_RMI_CACHE_POLICY__S_WR__SHIFT__GFX09         0x00000009
#define DB_RMI_CACHE_POLICY__ZPCPSD_WR__SHIFT__GFX09    0x0000000b
#define DB_RMI_CACHE_POLICY__Z_RD__SHIFT__GFX09         0x00000000
#define DB_RMI_CACHE_POLICY__Z_WR__SHIFT__GFX09         0x00000008
#define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE__SHIFT 0x0000000b
#define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT__SHIFT 0x0000000d
#define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE__SHIFT 0x00000007
#define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER__SHIFT   0x0000000c
#define DB_SHADER_CONTROL__DUAL_QUAD_DISABLE__SHIFT     0x0000000f
#define DB_SHADER_CONTROL__EXEC_IF_OVERLAPPED__SHIFT    0x00000011
#define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL__SHIFT     0x00000009
#define DB_SHADER_CONTROL__EXEC_ON_NOOP__SHIFT          0x0000000a
#define DB_SHADER_CONTROL__KILL_ENABLE__SHIFT           0x00000006
#define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE__SHIFT    0x00000008
#define DB_SHADER_CONTROL__POPS_OVERLAP_NUM_SAMPLES__SHIFT 0x00000014
#define DB_SHADER_CONTROL__PRIMITIVE_ORDERED_PIXEL_SHADER__SHIFT 0x00000010
#define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE__SHIFT 0x00000002
#define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE__SHIFT 0x00000001
#define DB_SHADER_CONTROL__Z_EXPORT_ENABLE__SHIFT       0x00000000
#define DB_SHADER_CONTROL__Z_ORDER__SHIFT               0x00000004
#define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0__SHIFT 0x00000000
#define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0__SHIFT 0x0000000c
#define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0__SHIFT 0x00000004
#define DB_SRESULTS_COMPARE_STATE0__ENABLE0__SHIFT      0x00000018
#define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1__SHIFT 0x00000000
#define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1__SHIFT 0x0000000c
#define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1__SHIFT 0x00000004
#define DB_SRESULTS_COMPARE_STATE1__ENABLE1__SHIFT      0x00000018
#define DB_STENCILREFMASK_BF__STENCILMASK_BF__SHIFT     0x00000008
#define DB_STENCILREFMASK_BF__STENCILOPVAL_BF__SHIFT    0x00000018
#define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF__SHIFT  0x00000000
#define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF__SHIFT 0x00000010
#define DB_STENCILREFMASK__STENCILMASK__SHIFT           0x00000008
#define DB_STENCILREFMASK__STENCILOPVAL__SHIFT          0x00000018
#define DB_STENCILREFMASK__STENCILTESTVAL__SHIFT        0x00000000
#define DB_STENCILREFMASK__STENCILWRITEMASK__SHIFT      0x00000010
#define DB_STENCIL_CLEAR__CLEAR__SHIFT                  0x00000000
#define DB_STENCIL_CONTROL__STENCILFAIL_BF__SHIFT       0x0000000c
#define DB_STENCIL_CONTROL__STENCILFAIL__SHIFT          0x00000000
#define DB_STENCIL_CONTROL__STENCILZFAIL_BF__SHIFT      0x00000014
#define DB_STENCIL_CONTROL__STENCILZFAIL__SHIFT         0x00000008
#define DB_STENCIL_CONTROL__STENCILZPASS_BF__SHIFT      0x00000010
#define DB_STENCIL_CONTROL__STENCILZPASS__SHIFT         0x00000004
#define DB_STENCIL_INFO2__EPITCH__SHIFT__GFX09          0x00000000
#define DB_STENCIL_INFO__ALLOW_EXPCLEAR__SHIFT          0x0000001b
#define DB_STENCIL_INFO__CLEAR_DISALLOWED__SHIFT__GFX09 0x0000001e
#define DB_STENCIL_INFO__FORMAT__SHIFT                  0x00000000
#define DB_STENCIL_INFO__PARTIALLY_RESIDENT__SHIFT      0x0000000c
#define DB_STENCIL_INFO__SW_MODE__SHIFT                 0x00000004
#define DB_STENCIL_INFO__TILE_STENCIL_DISABLE__SHIFT    0x0000001d
#define DB_STENCIL_READ_BASE_HI__BASE_HI__SHIFT         0x00000000
#define DB_STENCIL_READ_BASE__BASE_256B__SHIFT          0x00000000
#define DB_STENCIL_WRITE_BASE_HI__BASE_HI__SHIFT        0x00000000
#define DB_STENCIL_WRITE_BASE__BASE_256B__SHIFT         0x00000000
#define DB_SUBTILE_CONTROL__MSAA16_X__SHIFT             0x00000010
#define DB_SUBTILE_CONTROL__MSAA16_Y__SHIFT             0x00000012
#define DB_SUBTILE_CONTROL__MSAA1_X__SHIFT              0x00000000
#define DB_SUBTILE_CONTROL__MSAA1_Y__SHIFT              0x00000002
#define DB_SUBTILE_CONTROL__MSAA2_X__SHIFT              0x00000004
#define DB_SUBTILE_CONTROL__MSAA2_Y__SHIFT              0x00000006
#define DB_SUBTILE_CONTROL__MSAA4_X__SHIFT              0x00000008
#define DB_SUBTILE_CONTROL__MSAA4_Y__SHIFT              0x0000000a
#define DB_SUBTILE_CONTROL__MSAA8_X__SHIFT              0x0000000c
#define DB_SUBTILE_CONTROL__MSAA8_Y__SHIFT              0x0000000e
#define DB_WATERMARKS__AUTO_FLUSH_HTILE__SHIFT__GFX09   0x0000001e
#define DB_WATERMARKS__AUTO_FLUSH_QUAD__SHIFT__GFX09    0x0000001f
#define DB_WATERMARKS__DEPTH_FREE__SHIFT                0x00000000
#define DB_WATERMARKS__FORCE_SUMMARIZE__SHIFT__GFX09    0x0000000b
#define DB_ZPASS_COUNT_HI__COUNT_HI__SHIFT              0x00000000
#define DB_ZPASS_COUNT_LOW__COUNT_LOW__SHIFT            0x00000000
#define DB_Z_INFO2__EPITCH__SHIFT__GFX09                0x00000000
#define DB_Z_INFO__ALLOW_EXPCLEAR__SHIFT                0x0000001b
#define DB_Z_INFO__CLEAR_DISALLOWED__SHIFT__GFX09       0x0000001e
#define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES__SHIFT       0x00000017
#define DB_Z_INFO__FORMAT__SHIFT                        0x00000000
#define DB_Z_INFO__MAXMIP__SHIFT                        0x00000010
#define DB_Z_INFO__NUM_SAMPLES__SHIFT                   0x00000002
#define DB_Z_INFO__PARTIALLY_RESIDENT__SHIFT            0x0000000c
#define DB_Z_INFO__READ_SIZE__SHIFT                     0x0000001c
#define DB_Z_INFO__SW_MODE__SHIFT                       0x00000004
#define DB_Z_INFO__TILE_SURFACE_ENABLE__SHIFT           0x0000001d
#define DB_Z_INFO__ZRANGE_PRECISION__SHIFT              0x0000001f
#define DB_Z_READ_BASE_HI__BASE_HI__SHIFT               0x00000000
#define DB_Z_READ_BASE__BASE_256B__SHIFT                0x00000000
#define DB_Z_WRITE_BASE_HI__BASE_HI__SHIFT              0x00000000
#define DB_Z_WRITE_BASE__BASE_256B__SHIFT               0x00000000
#define DIDT_DBR_CTRL0__DIDT_AUTO_MPD_EN__SHIFT__GFX09  0x00000018
#define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT__GFX09 0x00000004
#define DIDT_DBR_CTRL0__DIDT_CTRL_EN__SHIFT__GFX09      0x00000000
#define DIDT_DBR_CTRL0__DIDT_CTRL_RST__SHIFT__GFX09     0x00000003
#define DIDT_DBR_CTRL0__DIDT_HI_POWER_THRESHOLD__SHIFT__GFX09 0x00000008
#define DIDT_DBR_CTRL0__DIDT_STALL_AUTO_RELEASE_EN__SHIFT__GFX09 0x00000007
#define DIDT_DBR_CTRL0__DIDT_STALL_CTRL_EN__SHIFT__GFX09 0x00000005
#define DIDT_DBR_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR__SHIFT__GFX09 0x0000001a
#define DIDT_DBR_CTRL0__DIDT_STALL_EVENT_EN__SHIFT__GFX09 0x00000019
#define DIDT_DBR_CTRL0__DIDT_TUNING_CTRL_EN__SHIFT__GFX09 0x00000006
#define DIDT_DBR_CTRL0__PHASE_OFFSET__SHIFT__GFX09      0x00000001
#define DIDT_DBR_CTRL0__UNUSED_0__SHIFT__GFX09          0x0000001b
#define DIDT_DBR_CTRL1__MAX_POWER__SHIFT__GFX09         0x00000010
#define DIDT_DBR_CTRL1__MIN_POWER__SHIFT__GFX09         0x00000000
#define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT__GFX09 0x0000001b
#define DIDT_DBR_CTRL2__MAX_POWER_DELTA__SHIFT__GFX09   0x00000000
#define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT__GFX09 0x00000010
#define DIDT_DBR_CTRL2__UNUSED_0__SHIFT__GFX09          0x0000000e
#define DIDT_DBR_CTRL2__UNUSED_1__SHIFT__GFX09          0x0000001a
#define DIDT_DBR_CTRL2__UNUSED_2__SHIFT__GFX09          0x0000001f
#define DIDT_DBR_CTRL3__DIDT_FORCE_STALL__SHIFT__GFX09  0x0000001b
#define DIDT_DBR_CTRL3__DIDT_POWER_LEVEL_LOWBIT__SHIFT__GFX09 0x00000009
#define DIDT_DBR_CTRL3__DIDT_STALL_DELAY_EN__SHIFT__GFX09 0x0000001c
#define DIDT_DBR_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS__SHIFT__GFX09 0x0000000e
#define DIDT_DBR_CTRL3__DIDT_STALL_SEL__SHIFT__GFX09    0x00000019
#define DIDT_DBR_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT__SHIFT__GFX09 0x00000004
#define DIDT_DBR_CTRL3__GC_DIDT_CLK_EN_OVERRIDE__SHIFT__GFX09 0x00000001
#define DIDT_DBR_CTRL3__GC_DIDT_ENABLE__SHIFT__GFX09    0x00000000
#define DIDT_DBR_CTRL3__GC_DIDT_LEVEL_COMB_EN__SHIFT__GFX09 0x00000016
#define DIDT_DBR_CTRL3__QUALIFY_STALL_EN__SHIFT__GFX09  0x00000018
#define DIDT_DBR_CTRL3__SE_DIDT_LEVEL_COMB_EN__SHIFT__GFX09 0x00000017
#define DIDT_DBR_CTRL3__THROTTLE_POLICY__SHIFT__GFX09   0x00000002
#define DIDT_DBR_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA__SHIFT__GFX09 0x00000011
#define DIDT_DBR_EDC_CTRL__EDC_CLK_EN_OVERRIDE__SHIFT__GFX09 0x00000002
#define DIDT_DBR_EDC_CTRL__EDC_EN__SHIFT__GFX09         0x00000000
#define DIDT_DBR_EDC_CTRL__EDC_FORCE_STALL__SHIFT__GFX09 0x00000003
#define DIDT_DBR_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS__SHIFT__GFX09 0x00000009
#define DIDT_DBR_EDC_CTRL__EDC_SW_RST__SHIFT__GFX09     0x00000001
#define DIDT_DBR_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT__SHIFT__GFX09 0x00000004
#define DIDT_DBR_EDC_CTRL__GC_EDC_EN__SHIFT__GFX09      0x00000012
#define DIDT_DBR_EDC_CTRL__GC_EDC_LEVEL_COMB_EN__SHIFT__GFX09 0x00000015
#define DIDT_DBR_EDC_CTRL__GC_EDC_STALL_POLICY__SHIFT__GFX09 0x00000013
#define DIDT_DBR_EDC_CTRL__SE_EDC_LEVEL_COMB_EN__SHIFT__GFX09 0x00000016
#define DIDT_DBR_EDC_CTRL__UNUSED_0__SHIFT__GFX09       0x00000017
#define DIDT_DBR_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER__SHIFT__GFX09 0x00000001
#define DIDT_DBR_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DBR0__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DBR1__SHIFT__GFX09 0x00000003
#define DIDT_DBR_EDC_STALL_DELAY_1__UNUSED__SHIFT__GFX09 0x00000006
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2__SHIFT__GFX09 0x00000010
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4__SHIFT__GFX09 0x00000010
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6__SHIFT__GFX09 0x00000010
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DBR_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_EDC_STATUS__EDC_FSM_STATE__SHIFT__GFX09 0x00000000
#define DIDT_DBR_EDC_STATUS__EDC_THROTTLE_LEVEL__SHIFT__GFX09 0x00000001
#define DIDT_DBR_EDC_STATUS__UNUSED_0__SHIFT__GFX09     0x00000004
#define DIDT_DBR_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT__GFX09 0x0000000c
#define DIDT_DBR_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT__GFX09 0x00000012
#define DIDT_DBR_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT__GFX09 0x00000006
#define DIDT_DBR_STALL_CTRL__UNUSED_0__SHIFT__GFX09     0x00000018
#define DIDT_DBR_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2__SHIFT__GFX09 0x00000010
#define DIDT_DBR_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DBR_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4__SHIFT__GFX09 0x00000010
#define DIDT_DBR_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DBR_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6__SHIFT__GFX09 0x00000010
#define DIDT_DBR_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DBR_STALL_PATTERN_7__DIDT_STALL_PATTERN_7__SHIFT__GFX09 0x00000000
#define DIDT_DBR_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DBR_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT__GFX09 0x00000000
#define DIDT_DBR_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT__GFX09 0x0000000e
#define DIDT_DBR_WEIGHT0_3__WEIGHT0__SHIFT__GFX09       0x00000000
#define DIDT_DBR_WEIGHT0_3__WEIGHT1__SHIFT__GFX09       0x00000008
#define DIDT_DBR_WEIGHT0_3__WEIGHT2__SHIFT__GFX09       0x00000010
#define DIDT_DBR_WEIGHT0_3__WEIGHT3__SHIFT__GFX09       0x00000018
#define DIDT_DBR_WEIGHT4_7__WEIGHT4__SHIFT__GFX09       0x00000000
#define DIDT_DBR_WEIGHT4_7__WEIGHT5__SHIFT__GFX09       0x00000008
#define DIDT_DBR_WEIGHT4_7__WEIGHT6__SHIFT__GFX09       0x00000010
#define DIDT_DBR_WEIGHT4_7__WEIGHT7__SHIFT__GFX09       0x00000018
#define DIDT_DBR_WEIGHT8_11__WEIGHT10__SHIFT__GFX09     0x00000010
#define DIDT_DBR_WEIGHT8_11__WEIGHT11__SHIFT__GFX09     0x00000018
#define DIDT_DBR_WEIGHT8_11__WEIGHT8__SHIFT__GFX09      0x00000000
#define DIDT_DBR_WEIGHT8_11__WEIGHT9__SHIFT__GFX09      0x00000008
#define DIDT_DB_CTRL0__DIDT_AUTO_MPD_EN__SHIFT          0x00000018
#define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT      0x00000004
#define DIDT_DB_CTRL0__DIDT_CTRL_EN__SHIFT              0x00000000
#define DIDT_DB_CTRL0__DIDT_CTRL_RST__SHIFT             0x00000003
#define DIDT_DB_CTRL0__DIDT_HI_POWER_THRESHOLD__SHIFT   0x00000008
#define DIDT_DB_CTRL0__DIDT_STALL_AUTO_RELEASE_EN__SHIFT 0x00000007
#define DIDT_DB_CTRL0__DIDT_STALL_CTRL_EN__SHIFT        0x00000005
#define DIDT_DB_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR__SHIFT 0x0000001a
#define DIDT_DB_CTRL0__DIDT_STALL_EVENT_EN__SHIFT       0x00000019
#define DIDT_DB_CTRL0__DIDT_TUNING_CTRL_EN__SHIFT       0x00000006
#define DIDT_DB_CTRL0__PHASE_OFFSET__SHIFT              0x00000001
#define DIDT_DB_CTRL0__UNUSED_0__SHIFT__GFX09           0x0000001b
#define DIDT_DB_CTRL1__MAX_POWER__SHIFT                 0x00000010
#define DIDT_DB_CTRL1__MIN_POWER__SHIFT                 0x00000000
#define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT  0x0000001b
#define DIDT_DB_CTRL2__MAX_POWER_DELTA__SHIFT           0x00000000
#define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT  0x00000010
#define DIDT_DB_CTRL2__UNUSED_0__SHIFT__GFX09           0x0000000e
#define DIDT_DB_CTRL2__UNUSED_1__SHIFT__GFX09           0x0000001a
#define DIDT_DB_CTRL2__UNUSED_2__SHIFT__GFX09           0x0000001f
#define DIDT_DB_CTRL3__DIDT_FORCE_STALL__SHIFT          0x0000001b
#define DIDT_DB_CTRL3__DIDT_POWER_LEVEL_LOWBIT__SHIFT   0x00000009
#define DIDT_DB_CTRL3__DIDT_STALL_DELAY_EN__SHIFT       0x0000001c
#define DIDT_DB_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS__SHIFT 0x0000000e
#define DIDT_DB_CTRL3__DIDT_STALL_SEL__SHIFT            0x00000019
#define DIDT_DB_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_DB_CTRL3__GC_DIDT_CLK_EN_OVERRIDE__SHIFT   0x00000001
#define DIDT_DB_CTRL3__GC_DIDT_ENABLE__SHIFT            0x00000000
#define DIDT_DB_CTRL3__GC_DIDT_LEVEL_COMB_EN__SHIFT     0x00000016
#define DIDT_DB_CTRL3__QUALIFY_STALL_EN__SHIFT          0x00000018
#define DIDT_DB_CTRL3__SE_DIDT_LEVEL_COMB_EN__SHIFT     0x00000017
#define DIDT_DB_CTRL3__THROTTLE_POLICY__SHIFT           0x00000002
#define DIDT_DB_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA__SHIFT 0x00000011
#define DIDT_DB_EDC_CTRL__EDC_CLK_EN_OVERRIDE__SHIFT    0x00000002
#define DIDT_DB_EDC_CTRL__EDC_EN__SHIFT                 0x00000000
#define DIDT_DB_EDC_CTRL__EDC_FORCE_STALL__SHIFT        0x00000003
#define DIDT_DB_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS__SHIFT 0x00000009
#define DIDT_DB_EDC_CTRL__EDC_SW_RST__SHIFT             0x00000001
#define DIDT_DB_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_DB_EDC_CTRL__GC_EDC_EN__SHIFT              0x00000012
#define DIDT_DB_EDC_CTRL__GC_EDC_LEVEL_COMB_EN__SHIFT   0x00000015
#define DIDT_DB_EDC_CTRL__GC_EDC_STALL_POLICY__SHIFT    0x00000013
#define DIDT_DB_EDC_CTRL__SE_EDC_LEVEL_COMB_EN__SHIFT   0x00000016
#define DIDT_DB_EDC_CTRL__UNUSED_0__SHIFT__GFX09        0x00000017
#define DIDT_DB_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW__SHIFT 0x00000000
#define DIDT_DB_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER__SHIFT 0x00000001
#define DIDT_DB_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA__SHIFT 0x00000000
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB0__SHIFT 0x00000000
#define DIDT_DB_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_DB_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_DB_EDC_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_EDC_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DB_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_DB_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_DB_EDC_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_EDC_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DB_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_DB_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_DB_EDC_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_EDC_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DB_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_DB_EDC_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_EDC_STATUS__EDC_FSM_STATE__SHIFT        0x00000000
#define DIDT_DB_EDC_STATUS__EDC_THROTTLE_LEVEL__SHIFT   0x00000001
#define DIDT_DB_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT     0x00000000
#define DIDT_DB_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME__SHIFT 0x00000000
#define DIDT_DB_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT 0x0000000c
#define DIDT_DB_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT 0x00000012
#define DIDT_DB_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT  0x00000000
#define DIDT_DB_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT  0x00000006
#define DIDT_DB_STALL_CTRL__UNUSED_0__SHIFT__GFX09      0x00000018
#define DIDT_DB_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER__SHIFT 0x00000000
#define DIDT_DB_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_DB_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_DB_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DB_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_DB_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_DB_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DB_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_DB_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_DB_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_DB_STALL_PATTERN_7__DIDT_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_DB_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_DB_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT  0x00000000
#define DIDT_DB_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT  0x0000000e
#define DIDT_DB_WEIGHT0_3__WEIGHT0__SHIFT               0x00000000
#define DIDT_DB_WEIGHT0_3__WEIGHT1__SHIFT               0x00000008
#define DIDT_DB_WEIGHT0_3__WEIGHT2__SHIFT               0x00000010
#define DIDT_DB_WEIGHT0_3__WEIGHT3__SHIFT               0x00000018
#define DIDT_DB_WEIGHT4_7__WEIGHT4__SHIFT               0x00000000
#define DIDT_DB_WEIGHT4_7__WEIGHT5__SHIFT               0x00000008
#define DIDT_DB_WEIGHT4_7__WEIGHT6__SHIFT               0x00000010
#define DIDT_DB_WEIGHT4_7__WEIGHT7__SHIFT               0x00000018
#define DIDT_DB_WEIGHT8_11__WEIGHT10__SHIFT             0x00000010
#define DIDT_DB_WEIGHT8_11__WEIGHT11__SHIFT             0x00000018
#define DIDT_DB_WEIGHT8_11__WEIGHT8__SHIFT              0x00000000
#define DIDT_DB_WEIGHT8_11__WEIGHT9__SHIFT              0x00000008
#define DIDT_IND_DATA__DIDT_IND_DATA__SHIFT             0x00000000
#define DIDT_IND_INDEX__DIDT_IND_INDEX__SHIFT           0x00000000
#define DIDT_SQ_CTRL0__DIDT_AUTO_MPD_EN__SHIFT          0x00000018
#define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT      0x00000004
#define DIDT_SQ_CTRL0__DIDT_CTRL_EN__SHIFT              0x00000000
#define DIDT_SQ_CTRL0__DIDT_CTRL_RST__SHIFT             0x00000003
#define DIDT_SQ_CTRL0__DIDT_HI_POWER_THRESHOLD__SHIFT   0x00000008
#define DIDT_SQ_CTRL0__DIDT_STALL_AUTO_RELEASE_EN__SHIFT 0x00000007
#define DIDT_SQ_CTRL0__DIDT_STALL_CTRL_EN__SHIFT        0x00000005
#define DIDT_SQ_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR__SHIFT 0x0000001a
#define DIDT_SQ_CTRL0__DIDT_STALL_EVENT_EN__SHIFT       0x00000019
#define DIDT_SQ_CTRL0__DIDT_TUNING_CTRL_EN__SHIFT       0x00000006
#define DIDT_SQ_CTRL0__PHASE_OFFSET__SHIFT              0x00000001
#define DIDT_SQ_CTRL0__UNUSED_0__SHIFT__GFX09           0x0000001b
#define DIDT_SQ_CTRL1__MAX_POWER__SHIFT                 0x00000010
#define DIDT_SQ_CTRL1__MIN_POWER__SHIFT                 0x00000000
#define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT  0x0000001b
#define DIDT_SQ_CTRL2__MAX_POWER_DELTA__SHIFT           0x00000000
#define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT  0x00000010
#define DIDT_SQ_CTRL2__UNUSED_0__SHIFT__GFX09           0x0000000e
#define DIDT_SQ_CTRL2__UNUSED_1__SHIFT__GFX09           0x0000001a
#define DIDT_SQ_CTRL2__UNUSED_2__SHIFT__GFX09           0x0000001f
#define DIDT_SQ_CTRL3__DIDT_FORCE_STALL__SHIFT          0x0000001b
#define DIDT_SQ_CTRL3__DIDT_POWER_LEVEL_LOWBIT__SHIFT   0x00000009
#define DIDT_SQ_CTRL3__DIDT_STALL_DELAY_EN__SHIFT       0x0000001c
#define DIDT_SQ_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS__SHIFT 0x0000000e
#define DIDT_SQ_CTRL3__DIDT_STALL_SEL__SHIFT            0x00000019
#define DIDT_SQ_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_SQ_CTRL3__GC_DIDT_CLK_EN_OVERRIDE__SHIFT   0x00000001
#define DIDT_SQ_CTRL3__GC_DIDT_ENABLE__SHIFT            0x00000000
#define DIDT_SQ_CTRL3__GC_DIDT_LEVEL_COMB_EN__SHIFT     0x00000016
#define DIDT_SQ_CTRL3__QUALIFY_STALL_EN__SHIFT          0x00000018
#define DIDT_SQ_CTRL3__SE_DIDT_LEVEL_COMB_EN__SHIFT     0x00000017
#define DIDT_SQ_CTRL3__THROTTLE_POLICY__SHIFT           0x00000002
#define DIDT_SQ_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA__SHIFT 0x00000011
#define DIDT_SQ_EDC_CTRL__EDC_CLK_EN_OVERRIDE__SHIFT    0x00000002
#define DIDT_SQ_EDC_CTRL__EDC_EN__SHIFT                 0x00000000
#define DIDT_SQ_EDC_CTRL__EDC_FORCE_STALL__SHIFT        0x00000003
#define DIDT_SQ_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS__SHIFT 0x00000009
#define DIDT_SQ_EDC_CTRL__EDC_SW_RST__SHIFT             0x00000001
#define DIDT_SQ_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_SQ_EDC_CTRL__GC_EDC_EN__SHIFT              0x00000012
#define DIDT_SQ_EDC_CTRL__GC_EDC_LEVEL_COMB_EN__SHIFT   0x00000015
#define DIDT_SQ_EDC_CTRL__GC_EDC_STALL_POLICY__SHIFT    0x00000013
#define DIDT_SQ_EDC_CTRL__SE_EDC_LEVEL_COMB_EN__SHIFT   0x00000016
#define DIDT_SQ_EDC_CTRL__UNUSED_0__SHIFT__GFX09        0x00000017
#define DIDT_SQ_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW__SHIFT 0x00000000
#define DIDT_SQ_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER__SHIFT 0x00000001
#define DIDT_SQ_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ0__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ4__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ10__SHIFT__GFX09 0x00000010
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ11__SHIFT__GFX09 0x00000018
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ8__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ12__SHIFT__GFX09 0x00000000
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ13__SHIFT__GFX09 0x00000008
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ14__SHIFT__GFX09 0x00000010
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ15__SHIFT__GFX09 0x00000018
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_SQ_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_SQ_EDC_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_EDC_STATUS__EDC_FSM_STATE__SHIFT        0x00000000
#define DIDT_SQ_EDC_STATUS__EDC_THROTTLE_LEVEL__SHIFT   0x00000001
#define DIDT_SQ_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT     0x00000000
#define DIDT_SQ_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME__SHIFT 0x00000000
#define DIDT_SQ_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT 0x0000000c
#define DIDT_SQ_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT 0x00000012
#define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT  0x00000000
#define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT  0x00000006
#define DIDT_SQ_STALL_CTRL__UNUSED_0__SHIFT__GFX09      0x00000018
#define DIDT_SQ_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER__SHIFT 0x00000000
#define DIDT_SQ_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_SQ_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_SQ_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_SQ_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_SQ_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_SQ_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_SQ_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_SQ_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_SQ_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_SQ_STALL_PATTERN_7__DIDT_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_SQ_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT  0x00000000
#define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT  0x0000000e
#define DIDT_SQ_WEIGHT0_3__WEIGHT0__SHIFT               0x00000000
#define DIDT_SQ_WEIGHT0_3__WEIGHT1__SHIFT               0x00000008
#define DIDT_SQ_WEIGHT0_3__WEIGHT2__SHIFT               0x00000010
#define DIDT_SQ_WEIGHT0_3__WEIGHT3__SHIFT               0x00000018
#define DIDT_SQ_WEIGHT4_7__WEIGHT4__SHIFT               0x00000000
#define DIDT_SQ_WEIGHT4_7__WEIGHT5__SHIFT               0x00000008
#define DIDT_SQ_WEIGHT4_7__WEIGHT6__SHIFT               0x00000010
#define DIDT_SQ_WEIGHT4_7__WEIGHT7__SHIFT               0x00000018
#define DIDT_SQ_WEIGHT8_11__WEIGHT10__SHIFT             0x00000010
#define DIDT_SQ_WEIGHT8_11__WEIGHT11__SHIFT             0x00000018
#define DIDT_SQ_WEIGHT8_11__WEIGHT8__SHIFT              0x00000000
#define DIDT_SQ_WEIGHT8_11__WEIGHT9__SHIFT              0x00000008
#define DIDT_TCP_CTRL0__DIDT_AUTO_MPD_EN__SHIFT         0x00000018
#define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT     0x00000004
#define DIDT_TCP_CTRL0__DIDT_CTRL_EN__SHIFT             0x00000000
#define DIDT_TCP_CTRL0__DIDT_CTRL_RST__SHIFT            0x00000003
#define DIDT_TCP_CTRL0__DIDT_HI_POWER_THRESHOLD__SHIFT  0x00000008
#define DIDT_TCP_CTRL0__DIDT_STALL_AUTO_RELEASE_EN__SHIFT 0x00000007
#define DIDT_TCP_CTRL0__DIDT_STALL_CTRL_EN__SHIFT       0x00000005
#define DIDT_TCP_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR__SHIFT 0x0000001a
#define DIDT_TCP_CTRL0__DIDT_STALL_EVENT_EN__SHIFT      0x00000019
#define DIDT_TCP_CTRL0__DIDT_TUNING_CTRL_EN__SHIFT      0x00000006
#define DIDT_TCP_CTRL0__PHASE_OFFSET__SHIFT             0x00000001
#define DIDT_TCP_CTRL0__UNUSED_0__SHIFT__GFX09          0x0000001b
#define DIDT_TCP_CTRL1__MAX_POWER__SHIFT                0x00000010
#define DIDT_TCP_CTRL1__MIN_POWER__SHIFT                0x00000000
#define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT 0x0000001b
#define DIDT_TCP_CTRL2__MAX_POWER_DELTA__SHIFT          0x00000000
#define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT 0x00000010
#define DIDT_TCP_CTRL2__UNUSED_0__SHIFT__GFX09          0x0000000e
#define DIDT_TCP_CTRL2__UNUSED_1__SHIFT__GFX09          0x0000001a
#define DIDT_TCP_CTRL2__UNUSED_2__SHIFT__GFX09          0x0000001f
#define DIDT_TCP_CTRL3__DIDT_FORCE_STALL__SHIFT         0x0000001b
#define DIDT_TCP_CTRL3__DIDT_POWER_LEVEL_LOWBIT__SHIFT  0x00000009
#define DIDT_TCP_CTRL3__DIDT_STALL_DELAY_EN__SHIFT      0x0000001c
#define DIDT_TCP_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS__SHIFT 0x0000000e
#define DIDT_TCP_CTRL3__DIDT_STALL_SEL__SHIFT           0x00000019
#define DIDT_TCP_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_TCP_CTRL3__GC_DIDT_CLK_EN_OVERRIDE__SHIFT  0x00000001
#define DIDT_TCP_CTRL3__GC_DIDT_ENABLE__SHIFT           0x00000000
#define DIDT_TCP_CTRL3__GC_DIDT_LEVEL_COMB_EN__SHIFT    0x00000016
#define DIDT_TCP_CTRL3__QUALIFY_STALL_EN__SHIFT         0x00000018
#define DIDT_TCP_CTRL3__SE_DIDT_LEVEL_COMB_EN__SHIFT    0x00000017
#define DIDT_TCP_CTRL3__THROTTLE_POLICY__SHIFT          0x00000002
#define DIDT_TCP_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA__SHIFT 0x00000011
#define DIDT_TCP_EDC_CTRL__EDC_CLK_EN_OVERRIDE__SHIFT   0x00000002
#define DIDT_TCP_EDC_CTRL__EDC_EN__SHIFT                0x00000000
#define DIDT_TCP_EDC_CTRL__EDC_FORCE_STALL__SHIFT       0x00000003
#define DIDT_TCP_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS__SHIFT 0x00000009
#define DIDT_TCP_EDC_CTRL__EDC_SW_RST__SHIFT            0x00000001
#define DIDT_TCP_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_TCP_EDC_CTRL__GC_EDC_EN__SHIFT             0x00000012
#define DIDT_TCP_EDC_CTRL__GC_EDC_LEVEL_COMB_EN__SHIFT  0x00000015
#define DIDT_TCP_EDC_CTRL__GC_EDC_STALL_POLICY__SHIFT   0x00000013
#define DIDT_TCP_EDC_CTRL__SE_EDC_LEVEL_COMB_EN__SHIFT  0x00000016
#define DIDT_TCP_EDC_CTRL__UNUSED_0__SHIFT__GFX09       0x00000017
#define DIDT_TCP_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW__SHIFT 0x00000000
#define DIDT_TCP_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER__SHIFT 0x00000001
#define DIDT_TCP_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP0__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP4__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP10__SHIFT__GFX09 0x00000010
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP11__SHIFT__GFX09 0x00000018
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP8__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP12__SHIFT__GFX09 0x00000000
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP13__SHIFT__GFX09 0x00000008
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP14__SHIFT__GFX09 0x00000010
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP15__SHIFT__GFX09 0x00000018
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TCP_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_TCP_EDC_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_EDC_STATUS__EDC_FSM_STATE__SHIFT       0x00000000
#define DIDT_TCP_EDC_STATUS__EDC_THROTTLE_LEVEL__SHIFT  0x00000001
#define DIDT_TCP_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT    0x00000000
#define DIDT_TCP_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME__SHIFT 0x00000000
#define DIDT_TCP_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT 0x0000000c
#define DIDT_TCP_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT 0x00000012
#define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT 0x00000000
#define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT 0x00000006
#define DIDT_TCP_STALL_CTRL__UNUSED_0__SHIFT__GFX09     0x00000018
#define DIDT_TCP_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER__SHIFT 0x00000000
#define DIDT_TCP_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_TCP_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_TCP_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TCP_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_TCP_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_TCP_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TCP_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_TCP_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_TCP_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TCP_STALL_PATTERN_7__DIDT_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_TCP_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT 0x00000000
#define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT 0x0000000e
#define DIDT_TCP_WEIGHT0_3__WEIGHT0__SHIFT              0x00000000
#define DIDT_TCP_WEIGHT0_3__WEIGHT1__SHIFT              0x00000008
#define DIDT_TCP_WEIGHT0_3__WEIGHT2__SHIFT              0x00000010
#define DIDT_TCP_WEIGHT0_3__WEIGHT3__SHIFT              0x00000018
#define DIDT_TCP_WEIGHT4_7__WEIGHT4__SHIFT              0x00000000
#define DIDT_TCP_WEIGHT4_7__WEIGHT5__SHIFT              0x00000008
#define DIDT_TCP_WEIGHT4_7__WEIGHT6__SHIFT              0x00000010
#define DIDT_TCP_WEIGHT4_7__WEIGHT7__SHIFT              0x00000018
#define DIDT_TCP_WEIGHT8_11__WEIGHT10__SHIFT            0x00000010
#define DIDT_TCP_WEIGHT8_11__WEIGHT11__SHIFT            0x00000018
#define DIDT_TCP_WEIGHT8_11__WEIGHT8__SHIFT             0x00000000
#define DIDT_TCP_WEIGHT8_11__WEIGHT9__SHIFT             0x00000008
#define DIDT_TD_CTRL0__DIDT_AUTO_MPD_EN__SHIFT          0x00000018
#define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT      0x00000004
#define DIDT_TD_CTRL0__DIDT_CTRL_EN__SHIFT              0x00000000
#define DIDT_TD_CTRL0__DIDT_CTRL_RST__SHIFT             0x00000003
#define DIDT_TD_CTRL0__DIDT_HI_POWER_THRESHOLD__SHIFT   0x00000008
#define DIDT_TD_CTRL0__DIDT_STALL_AUTO_RELEASE_EN__SHIFT 0x00000007
#define DIDT_TD_CTRL0__DIDT_STALL_CTRL_EN__SHIFT        0x00000005
#define DIDT_TD_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR__SHIFT 0x0000001a
#define DIDT_TD_CTRL0__DIDT_STALL_EVENT_EN__SHIFT       0x00000019
#define DIDT_TD_CTRL0__DIDT_TUNING_CTRL_EN__SHIFT       0x00000006
#define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT              0x00000001
#define DIDT_TD_CTRL0__UNUSED_0__SHIFT__GFX09           0x0000001b
#define DIDT_TD_CTRL1__MAX_POWER__SHIFT                 0x00000010
#define DIDT_TD_CTRL1__MIN_POWER__SHIFT                 0x00000000
#define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT  0x0000001b
#define DIDT_TD_CTRL2__MAX_POWER_DELTA__SHIFT           0x00000000
#define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT  0x00000010
#define DIDT_TD_CTRL2__UNUSED_0__SHIFT__GFX09           0x0000000e
#define DIDT_TD_CTRL2__UNUSED_1__SHIFT__GFX09           0x0000001a
#define DIDT_TD_CTRL2__UNUSED_2__SHIFT__GFX09           0x0000001f
#define DIDT_TD_CTRL3__DIDT_FORCE_STALL__SHIFT          0x0000001b
#define DIDT_TD_CTRL3__DIDT_POWER_LEVEL_LOWBIT__SHIFT   0x00000009
#define DIDT_TD_CTRL3__DIDT_STALL_DELAY_EN__SHIFT       0x0000001c
#define DIDT_TD_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS__SHIFT 0x0000000e
#define DIDT_TD_CTRL3__DIDT_STALL_SEL__SHIFT            0x00000019
#define DIDT_TD_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_TD_CTRL3__GC_DIDT_CLK_EN_OVERRIDE__SHIFT   0x00000001
#define DIDT_TD_CTRL3__GC_DIDT_ENABLE__SHIFT            0x00000000
#define DIDT_TD_CTRL3__GC_DIDT_LEVEL_COMB_EN__SHIFT     0x00000016
#define DIDT_TD_CTRL3__QUALIFY_STALL_EN__SHIFT          0x00000018
#define DIDT_TD_CTRL3__SE_DIDT_LEVEL_COMB_EN__SHIFT     0x00000017
#define DIDT_TD_CTRL3__THROTTLE_POLICY__SHIFT           0x00000002
#define DIDT_TD_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA__SHIFT 0x00000011
#define DIDT_TD_EDC_CTRL__EDC_CLK_EN_OVERRIDE__SHIFT    0x00000002
#define DIDT_TD_EDC_CTRL__EDC_EN__SHIFT                 0x00000000
#define DIDT_TD_EDC_CTRL__EDC_FORCE_STALL__SHIFT        0x00000003
#define DIDT_TD_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS__SHIFT 0x00000009
#define DIDT_TD_EDC_CTRL__EDC_SW_RST__SHIFT             0x00000001
#define DIDT_TD_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define DIDT_TD_EDC_CTRL__GC_EDC_EN__SHIFT              0x00000012
#define DIDT_TD_EDC_CTRL__GC_EDC_LEVEL_COMB_EN__SHIFT   0x00000015
#define DIDT_TD_EDC_CTRL__GC_EDC_STALL_POLICY__SHIFT    0x00000013
#define DIDT_TD_EDC_CTRL__SE_EDC_LEVEL_COMB_EN__SHIFT   0x00000016
#define DIDT_TD_EDC_CTRL__UNUSED_0__SHIFT__GFX09        0x00000017
#define DIDT_TD_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW__SHIFT 0x00000000
#define DIDT_TD_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER__SHIFT 0x00000001
#define DIDT_TD_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD0__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD4__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD10__SHIFT__GFX09 0x00000010
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD11__SHIFT__GFX09 0x00000018
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD8__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD12__SHIFT__GFX09 0x00000000
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD13__SHIFT__GFX09 0x00000008
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD14__SHIFT__GFX09 0x00000010
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD15__SHIFT__GFX09 0x00000018
#define DIDT_TD_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_TD_EDC_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_EDC_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TD_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_TD_EDC_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_EDC_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TD_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_TD_EDC_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_EDC_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TD_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_TD_EDC_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_EDC_STATUS__EDC_FSM_STATE__SHIFT        0x00000000
#define DIDT_TD_EDC_STATUS__EDC_THROTTLE_LEVEL__SHIFT   0x00000001
#define DIDT_TD_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT     0x00000000
#define DIDT_TD_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME__SHIFT 0x00000000
#define DIDT_TD_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI__SHIFT 0x0000000c
#define DIDT_TD_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO__SHIFT 0x00000012
#define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_HI__SHIFT  0x00000000
#define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_LO__SHIFT  0x00000006
#define DIDT_TD_STALL_CTRL__UNUSED_0__SHIFT__GFX09      0x00000018
#define DIDT_TD_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER__SHIFT 0x00000000
#define DIDT_TD_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1__SHIFT 0x00000000
#define DIDT_TD_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2__SHIFT 0x00000010
#define DIDT_TD_STALL_PATTERN_1_2__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_STALL_PATTERN_1_2__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TD_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3__SHIFT 0x00000000
#define DIDT_TD_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4__SHIFT 0x00000010
#define DIDT_TD_STALL_PATTERN_3_4__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_STALL_PATTERN_3_4__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TD_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5__SHIFT 0x00000000
#define DIDT_TD_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6__SHIFT 0x00000010
#define DIDT_TD_STALL_PATTERN_5_6__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_STALL_PATTERN_5_6__UNUSED_1__SHIFT__GFX09 0x0000001f
#define DIDT_TD_STALL_PATTERN_7__DIDT_STALL_PATTERN_7__SHIFT 0x00000000
#define DIDT_TD_STALL_PATTERN_7__UNUSED_0__SHIFT__GFX09 0x0000000f
#define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_HI__SHIFT  0x00000000
#define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_LO__SHIFT  0x0000000e
#define DIDT_TD_WEIGHT0_3__WEIGHT0__SHIFT               0x00000000
#define DIDT_TD_WEIGHT0_3__WEIGHT1__SHIFT               0x00000008
#define DIDT_TD_WEIGHT0_3__WEIGHT2__SHIFT               0x00000010
#define DIDT_TD_WEIGHT0_3__WEIGHT3__SHIFT               0x00000018
#define DIDT_TD_WEIGHT4_7__WEIGHT4__SHIFT               0x00000000
#define DIDT_TD_WEIGHT4_7__WEIGHT5__SHIFT               0x00000008
#define DIDT_TD_WEIGHT4_7__WEIGHT6__SHIFT               0x00000010
#define DIDT_TD_WEIGHT4_7__WEIGHT7__SHIFT               0x00000018
#define DIDT_TD_WEIGHT8_11__WEIGHT10__SHIFT             0x00000010
#define DIDT_TD_WEIGHT8_11__WEIGHT11__SHIFT             0x00000018
#define DIDT_TD_WEIGHT8_11__WEIGHT8__SHIFT              0x00000000
#define DIDT_TD_WEIGHT8_11__WEIGHT9__SHIFT              0x00000008
#define GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE__SHIFT__GFX09 0x00000008
#define GB_ADDR_CONFIG_READ__MAX_COMPRESSED_FRAGS__SHIFT 0x00000006
#define GB_ADDR_CONFIG_READ__MULTI_GPU_TILE_SIZE__SHIFT__GFX09 0x00000018
#define GB_ADDR_CONFIG_READ__NUM_BANKS__SHIFT__GFX09    0x0000000c
#define GB_ADDR_CONFIG_READ__NUM_GPUS__SHIFT__GFX09     0x00000015
#define GB_ADDR_CONFIG_READ__NUM_LOWER_PIPES__SHIFT__GFX09 0x0000001e
#define GB_ADDR_CONFIG_READ__NUM_PIPES__SHIFT           0x00000000
#define GB_ADDR_CONFIG_READ__NUM_RB_PER_SE__SHIFT       0x0000001a
#define GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES__SHIFT  0x00000013
#define GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE__SHIFT 0x00000003
#define GB_ADDR_CONFIG_READ__ROW_SIZE__SHIFT__GFX09     0x0000001c
#define GB_ADDR_CONFIG_READ__SE_ENABLE__SHIFT__GFX09    0x0000001f
#define GB_ADDR_CONFIG_READ__SHADER_ENGINE_TILE_SIZE__SHIFT__GFX09 0x00000010
#define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT__GFX09 0x00000008
#define GB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT     0x00000006
#define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT__GFX09 0x00000018
#define GB_ADDR_CONFIG__NUM_BANKS__SHIFT__GFX09         0x0000000c
#define GB_ADDR_CONFIG__NUM_GPUS__SHIFT__GFX09          0x00000015
#define GB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT__GFX09   0x0000001e
#define GB_ADDR_CONFIG__NUM_PIPES__SHIFT                0x00000000
#define GB_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT            0x0000001a
#define GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT       0x00000013
#define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT     0x00000003
#define GB_ADDR_CONFIG__ROW_SIZE__SHIFT__GFX09          0x0000001c
#define GB_ADDR_CONFIG__SE_ENABLE__SHIFT__GFX09         0x0000001f
#define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT__GFX09 0x00000010
#define GB_BACKEND_MAP__BACKEND_MAP__SHIFT              0x00000000
#define GB_EDC_MODE__BYPASS__SHIFT                      0x0000001f
#define GB_EDC_MODE__COUNT_FED_OUT__SHIFT               0x00000010
#define GB_EDC_MODE__DED_MODE__SHIFT                    0x00000014
#define GB_EDC_MODE__FORCE_SEC_ON_DED__SHIFT            0x0000000f
#define GB_EDC_MODE__GATE_FUE__SHIFT                    0x00000011
#define GB_EDC_MODE__PROP_FED__SHIFT                    0x0000001d
#define GB_GPU_ID__GPU_ID__SHIFT                        0x00000000
#define GB_MACROTILE_MODE0__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE0__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE0__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE10__BANK_HEIGHT__SHIFT         0x00000002
#define GB_MACROTILE_MODE10__BANK_WIDTH__SHIFT          0x00000000
#define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT__SHIFT   0x00000004
#define GB_MACROTILE_MODE10__NUM_BANKS__SHIFT           0x00000006
#define GB_MACROTILE_MODE11__BANK_HEIGHT__SHIFT         0x00000002
#define GB_MACROTILE_MODE11__BANK_WIDTH__SHIFT          0x00000000
#define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT__SHIFT   0x00000004
#define GB_MACROTILE_MODE11__NUM_BANKS__SHIFT           0x00000006
#define GB_MACROTILE_MODE12__BANK_HEIGHT__SHIFT         0x00000002
#define GB_MACROTILE_MODE12__BANK_WIDTH__SHIFT          0x00000000
#define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT__SHIFT   0x00000004
#define GB_MACROTILE_MODE12__NUM_BANKS__SHIFT           0x00000006
#define GB_MACROTILE_MODE13__BANK_HEIGHT__SHIFT         0x00000002
#define GB_MACROTILE_MODE13__BANK_WIDTH__SHIFT          0x00000000
#define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT__SHIFT   0x00000004
#define GB_MACROTILE_MODE13__NUM_BANKS__SHIFT           0x00000006
#define GB_MACROTILE_MODE14__BANK_HEIGHT__SHIFT         0x00000002
#define GB_MACROTILE_MODE14__BANK_WIDTH__SHIFT          0x00000000
#define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT__SHIFT   0x00000004
#define GB_MACROTILE_MODE14__NUM_BANKS__SHIFT           0x00000006
#define GB_MACROTILE_MODE15__BANK_HEIGHT__SHIFT         0x00000002
#define GB_MACROTILE_MODE15__BANK_WIDTH__SHIFT          0x00000000
#define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT__SHIFT   0x00000004
#define GB_MACROTILE_MODE15__NUM_BANKS__SHIFT           0x00000006
#define GB_MACROTILE_MODE1__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE1__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE1__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE2__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE2__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE2__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE3__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE3__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE3__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE4__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE4__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE4__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE5__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE5__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE5__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE6__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE6__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE6__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE7__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE7__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE7__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE8__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE8__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE8__NUM_BANKS__SHIFT            0x00000006
#define GB_MACROTILE_MODE9__BANK_HEIGHT__SHIFT          0x00000002
#define GB_MACROTILE_MODE9__BANK_WIDTH__SHIFT           0x00000000
#define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT__SHIFT    0x00000004
#define GB_MACROTILE_MODE9__NUM_BANKS__SHIFT            0x00000006
#define GB_TILE_MODE0__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE0__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE0__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE0__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE0__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE10__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE10__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE10__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE10__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE10__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE11__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE11__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE11__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE11__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE11__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE12__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE12__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE12__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE12__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE12__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE13__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE13__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE13__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE13__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE13__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE14__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE14__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE14__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE14__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE14__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE15__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE15__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE15__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE15__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE15__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE16__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE16__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE16__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE16__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE16__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE17__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE17__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE17__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE17__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE17__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE18__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE18__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE18__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE18__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE18__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE19__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE19__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE19__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE19__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE19__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE1__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE1__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE1__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE1__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE1__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE20__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE20__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE20__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE20__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE20__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE21__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE21__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE21__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE21__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE21__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE22__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE22__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE22__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE22__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE22__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE23__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE23__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE23__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE23__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE23__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE24__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE24__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE24__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE24__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE24__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE25__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE25__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE25__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE25__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE25__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE26__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE26__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE26__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE26__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE26__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE27__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE27__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE27__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE27__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE27__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE28__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE28__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE28__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE28__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE28__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE29__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE29__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE29__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE29__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE29__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE2__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE2__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE2__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE2__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE2__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE30__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE30__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE30__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE30__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE30__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE31__ARRAY_MODE__SHIFT               0x00000002
#define GB_TILE_MODE31__MICRO_TILE_MODE_NEW__SHIFT      0x00000016
#define GB_TILE_MODE31__PIPE_CONFIG__SHIFT              0x00000006
#define GB_TILE_MODE31__SAMPLE_SPLIT__SHIFT             0x00000019
#define GB_TILE_MODE31__TILE_SPLIT__SHIFT               0x0000000b
#define GB_TILE_MODE3__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE3__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE3__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE3__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE3__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE4__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE4__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE4__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE4__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE4__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE5__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE5__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE5__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE5__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE5__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE6__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE6__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE6__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE6__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE6__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE7__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE7__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE7__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE7__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE7__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE8__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE8__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE8__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE8__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE8__TILE_SPLIT__SHIFT                0x0000000b
#define GB_TILE_MODE9__ARRAY_MODE__SHIFT                0x00000002
#define GB_TILE_MODE9__MICRO_TILE_MODE_NEW__SHIFT       0x00000016
#define GB_TILE_MODE9__PIPE_CONFIG__SHIFT               0x00000006
#define GB_TILE_MODE9__SAMPLE_SPLIT__SHIFT              0x00000019
#define GB_TILE_MODE9__TILE_SPLIT__SHIFT                0x0000000b
#define GCEA_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT       0x00000004
#define GCEA_CGTT_CLK_CTRL__ON_DELAY__SHIFT             0x00000000
#define GCEA_CGTT_CLK_CTRL__SOFT_OVERRIDE_REGISTER__SHIFT 0x0000001f
#define GCEA_CGTT_CLK_CTRL__SOFT_OVERRIDE_RETURN__SHIFT 0x0000001e
#define GCEA_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT__GFX09 0x00000016
#define GC_CAC_ACC_BCI0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_BCI1__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_CB0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CB1__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CB2__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CB3__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CBR0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_CBR1__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_CBR2__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_CBR3__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_CP0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CP1__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CP2__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_CU10__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_CU11__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_CU12__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_CU13__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_CU14__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_CU15__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU4__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU5__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU6__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU7__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU8__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_CU9__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_DB0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_DB1__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_DB2__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_DB3__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_DBR0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_DBR1__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_DBR2__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_DBR3__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_EA0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_EA1__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_EA2__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_EA3__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_EA4__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_EA5__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_GDS0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_GDS1__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_GDS2__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_GDS3__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_IA0__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_ACC_LDS0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_LDS1__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_LDS2__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_LDS3__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_PA0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_PA1__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_PC0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_RMI0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_SC0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_SPI0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_SPI1__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_SPI2__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_SPI3__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_SPI4__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_SPI5__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_SQ0_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ0_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ0_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ1_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ1_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ1_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ2_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ2_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ2_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ3_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ3_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ3_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ4_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ4_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ4_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ5_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ5_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ5_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ6_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ6_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ6_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ7_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ7_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ7_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SQ8_LOWER__ACCUMULATOR_31_0__SHIFT   0x00000000
#define GC_CAC_ACC_SQ8_UPPER__ACCUMULATOR_39_32__SHIFT  0x00000000
#define GC_CAC_ACC_SQ8_UPPER__UNUSED_0__SHIFT           0x00000008
#define GC_CAC_ACC_SX0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_SXRB0__ACCUMULATOR_31_0__SHIFT       0x00000000
#define GC_CAC_ACC_SXRB1__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_TA0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_TCC0__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_TCC1__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_TCC2__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_TCC3__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_TCC4__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_TCP0__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_TCP1__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_TCP2__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_TCP3__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_TCP4__ACCUMULATOR_31_0__SHIFT        0x00000000
#define GC_CAC_ACC_TD0__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_TD1__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_TD2__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_TD3__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_TD4__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_TD5__ACCUMULATOR_31_0__SHIFT         0x00000000
#define GC_CAC_ACC_UTCL2_ATCL20__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ATCL21__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ATCL22__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ATCL23__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ATCL24__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER0__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER1__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER2__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER3__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER4__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER5__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER6__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER7__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER8__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_ROUTER9__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_VML20__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_VML21__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_VML22__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_VML23__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_VML24__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_WALKER0__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_WALKER1__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_WALKER2__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_WALKER3__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_UTCL2_WALKER4__ACCUMULATOR_31_0__SHIFT 0x00000000
#define GC_CAC_ACC_VGT0__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_VGT1__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_VGT2__ACCUMULATOR_31_0__SHIFT__GFX09 0x00000000
#define GC_CAC_ACC_WD0__ACCUMULATOR_31_0__SHIFT__GFX09  0x00000000
#define GC_CAC_AGGR_LOWER__AGGR_31_0__SHIFT             0x00000000
#define GC_CAC_AGGR_UPPER__AGGR_63_32__SHIFT            0x00000000
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT     0x00000004
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY__SHIFT           0x00000000
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT  0x0000001e
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT  0x0000001f
#define GC_CAC_CNTL__CAC_BLOCK_ID__SHIFT__GFX09         0x00000011
#define GC_CAC_CNTL__CAC_ENABLE__SHIFT__GFX09           0x00000000
#define GC_CAC_CNTL__CAC_SIGNAL_ID__SHIFT__GFX09        0x00000017
#define GC_CAC_CNTL__CAC_THRESHOLD__SHIFT               0x00000001
#define GC_CAC_CTRL_1__CAC_WINDOW__SHIFT                0x00000000
#define GC_CAC_CTRL_1__TDP_WINDOW__SHIFT                0x00000018
#define GC_CAC_CTRL_2__CAC_ENABLE__SHIFT                0x00000000
#define GC_CAC_CTRL_2__CAC_SOFT_CTRL_ENABLE__SHIFT      0x00000001
#define GC_CAC_CTRL_2__UNUSED_0__SHIFT__GFX09           0x00000002
#define GC_CAC_IND_DATA__GC_CAC_IND_DATA__SHIFT         0x00000000
#define GC_CAC_IND_INDEX__GC_CAC_IND_ADDR__SHIFT        0x00000000
#define GC_CAC_OVRD_BCI__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_BCI__OVRRD_VALUE__SHIFT             0x00000002
#define GC_CAC_OVRD_CBR__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_CBR__OVRRD_VALUE__SHIFT             0x00000004
#define GC_CAC_OVRD_CB__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_CB__OVRRD_VALUE__SHIFT              0x00000004
#define GC_CAC_OVRD_CP__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_CP__OVRRD_VALUE__SHIFT              0x00000003
#define GC_CAC_OVRD_CU__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_CU__OVRRD_VALUE__SHIFT              0x00000001
#define GC_CAC_OVRD_DBR__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_DBR__OVRRD_VALUE__SHIFT             0x00000004
#define GC_CAC_OVRD_DB__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_DB__OVRRD_VALUE__SHIFT              0x00000004
#define GC_CAC_OVRD_EA__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_EA__OVRRD_VALUE__SHIFT              0x00000006
#define GC_CAC_OVRD_GDS__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_GDS__OVRRD_VALUE__SHIFT             0x00000004
#define GC_CAC_OVRD_IA__OVRRD_SELECT__SHIFT__GFX09      0x00000000
#define GC_CAC_OVRD_IA__OVRRD_VALUE__SHIFT__GFX09       0x00000001
#define GC_CAC_OVRD_LDS__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_LDS__OVRRD_VALUE__SHIFT             0x00000004
#define GC_CAC_OVRD_PA__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_PA__OVRRD_VALUE__SHIFT              0x00000002
#define GC_CAC_OVRD_PC__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_PC__OVRRD_VALUE__SHIFT              0x00000001
#define GC_CAC_OVRD_RMI__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_RMI__OVRRD_VALUE__SHIFT             0x00000001
#define GC_CAC_OVRD_SC__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_SC__OVRRD_VALUE__SHIFT              0x00000001
#define GC_CAC_OVRD_SPI__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_SPI__OVRRD_VALUE__SHIFT             0x00000006
#define GC_CAC_OVRD_SQ__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_SXRB__OVRRD_SELECT__SHIFT           0x00000000
#define GC_CAC_OVRD_SXRB__OVRRD_VALUE__SHIFT            0x00000001
#define GC_CAC_OVRD_SX__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_SX__OVRRD_VALUE__SHIFT              0x00000001
#define GC_CAC_OVRD_TA__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_TA__OVRRD_VALUE__SHIFT              0x00000001
#define GC_CAC_OVRD_TCC__OVRRD_SELECT__SHIFT__GFX09     0x00000000
#define GC_CAC_OVRD_TCC__OVRRD_VALUE__SHIFT__GFX09      0x00000005
#define GC_CAC_OVRD_TCP__OVRRD_SELECT__SHIFT            0x00000000
#define GC_CAC_OVRD_TCP__OVRRD_VALUE__SHIFT             0x00000005
#define GC_CAC_OVRD_TD__OVRRD_SELECT__SHIFT             0x00000000
#define GC_CAC_OVRD_UTCL2_ATCL2__OVRRD_SELECT__SHIFT    0x00000000
#define GC_CAC_OVRD_UTCL2_ATCL2__OVRRD_VALUE__SHIFT     0x00000005
#define GC_CAC_OVRD_UTCL2_ROUTER__OVRRD_SELECT__SHIFT   0x00000000
#define GC_CAC_OVRD_UTCL2_ROUTER__OVRRD_VALUE__SHIFT    0x0000000a
#define GC_CAC_OVRD_UTCL2_VML2__OVRRD_SELECT__SHIFT     0x00000000
#define GC_CAC_OVRD_UTCL2_VML2__OVRRD_VALUE__SHIFT      0x00000005
#define GC_CAC_OVRD_UTCL2_WALKER__OVRRD_SELECT__SHIFT   0x00000000
#define GC_CAC_OVRD_UTCL2_WALKER__OVRRD_VALUE__SHIFT    0x00000005
#define GC_CAC_OVRD_VGT__OVRRD_SELECT__SHIFT__GFX09     0x00000000
#define GC_CAC_OVRD_VGT__OVRRD_VALUE__SHIFT__GFX09      0x00000003
#define GC_CAC_OVRD_WD__OVRRD_SELECT__SHIFT__GFX09      0x00000000
#define GC_CAC_OVRD_WD__OVRRD_VALUE__SHIFT__GFX09       0x00000001
#define GC_CAC_OVR_SEL__CAC_OVR_SEL__SHIFT              0x00000000
#define GC_CAC_OVR_VAL__CAC_OVR_VAL__SHIFT              0x00000000
#define GC_CAC_SOFT_CTRL__SOFT_SNAP__SHIFT              0x00000000
#define GC_CAC_SOFT_CTRL__UNUSED__SHIFT                 0x00000001
#define GC_CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG1__SHIFT     0x00000010
#define GC_CAC_WEIGHT_CBR_0__WEIGHT_CBR_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_CBR_0__WEIGHT_CBR_SIG1__SHIFT     0x00000010
#define GC_CAC_WEIGHT_CBR_1__WEIGHT_CBR_SIG2__SHIFT     0x00000000
#define GC_CAC_WEIGHT_CBR_1__WEIGHT_CBR_SIG3__SHIFT     0x00000010
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG1__SHIFT       0x00000010
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG2__SHIFT       0x00000000
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG3__SHIFT       0x00000010
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG1__SHIFT       0x00000010
#define GC_CAC_WEIGHT_CP_1__UNUSED_0__SHIFT             0x00000010
#define GC_CAC_WEIGHT_CP_1__WEIGHT_CP_SIG2__SHIFT       0x00000000
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG4__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG5__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG6__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG7__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG8__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG9__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG10__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG11__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG12__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG13__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG14__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG15__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_DBR_0__WEIGHT_DBR_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_DBR_0__WEIGHT_DBR_SIG1__SHIFT     0x00000010
#define GC_CAC_WEIGHT_DBR_1__WEIGHT_DBR_SIG2__SHIFT     0x00000000
#define GC_CAC_WEIGHT_DBR_1__WEIGHT_DBR_SIG3__SHIFT     0x00000010
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG1__SHIFT       0x00000010
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG2__SHIFT       0x00000000
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG3__SHIFT       0x00000010
#define GC_CAC_WEIGHT_EA_0__WEIGHT_EA_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_EA_0__WEIGHT_EA_SIG1__SHIFT       0x00000010
#define GC_CAC_WEIGHT_EA_1__WEIGHT_EA_SIG2__SHIFT       0x00000000
#define GC_CAC_WEIGHT_EA_1__WEIGHT_EA_SIG3__SHIFT       0x00000010
#define GC_CAC_WEIGHT_EA_2__WEIGHT_EA_SIG4__SHIFT       0x00000000
#define GC_CAC_WEIGHT_EA_2__WEIGHT_EA_SIG5__SHIFT       0x00000010
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG1__SHIFT     0x00000010
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG2__SHIFT     0x00000000
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG3__SHIFT     0x00000010
#define GC_CAC_WEIGHT_IA_0__UNUSED_0__SHIFT__GFX09      0x00000010
#define GC_CAC_WEIGHT_IA_0__WEIGHT_IA_SIG0__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG1__SHIFT     0x00000010
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG2__SHIFT     0x00000000
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG3__SHIFT     0x00000010
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG1__SHIFT       0x00000010
#define GC_CAC_WEIGHT_PC_0__UNUSED_0__SHIFT             0x00000010
#define GC_CAC_WEIGHT_PC_0__WEIGHT_PC_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_RMI_0__UNUSED__SHIFT__GFX09       0x00000010
#define GC_CAC_WEIGHT_RMI_0__WEIGHT_RMI_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_SC_0__UNUSED_0__SHIFT             0x00000010
#define GC_CAC_WEIGHT_SC_0__WEIGHT_SC_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG1__SHIFT     0x00000010
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG2__SHIFT     0x00000000
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG3__SHIFT     0x00000010
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG4__SHIFT     0x00000000
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG5__SHIFT     0x00000010
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG1__SHIFT       0x00000010
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG2__SHIFT       0x00000000
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG3__SHIFT       0x00000010
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG4__SHIFT       0x00000000
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG5__SHIFT       0x00000010
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG6__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG7__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_SQ_4__UNUSED_0__SHIFT__GFX09      0x00000010
#define GC_CAC_WEIGHT_SQ_4__WEIGHT_SQ_SIG8__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG0__SHIFT   0x00000000
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG1__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_SX_0__UNUSED_0__SHIFT             0x00000010
#define GC_CAC_WEIGHT_SX_0__WEIGHT_SX_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_TA_0__UNUSED_0__SHIFT             0x00000010
#define GC_CAC_WEIGHT_TA_0__WEIGHT_TA_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG0__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG1__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG2__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG3__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_TCC_2__UNUSED_0__SHIFT__GFX09     0x00000010
#define GC_CAC_WEIGHT_TCC_2__WEIGHT_TCC_SIG4__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG0__SHIFT     0x00000000
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG1__SHIFT     0x00000010
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG2__SHIFT     0x00000000
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG3__SHIFT     0x00000010
#define GC_CAC_WEIGHT_TCP_2__UNUSED_0__SHIFT            0x00000010
#define GC_CAC_WEIGHT_TCP_2__WEIGHT_TCP_SIG4__SHIFT     0x00000000
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG0__SHIFT       0x00000000
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG1__SHIFT       0x00000010
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG2__SHIFT       0x00000000
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG3__SHIFT       0x00000010
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG4__SHIFT       0x00000000
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG5__SHIFT       0x00000010
#define GC_CAC_WEIGHT_UTCL2_ATCL2_0__WEIGHT_UTCL2_ATCL2_SIG0__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ATCL2_0__WEIGHT_UTCL2_ATCL2_SIG1__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_ATCL2_1__WEIGHT_UTCL2_ATCL2_SIG2__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ATCL2_1__WEIGHT_UTCL2_ATCL2_SIG3__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_ATCL2_2__WEIGHT_UTCL2_ATCL2_SIG4__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ATCL2_2__WEIGHT_UTCL2_ATCL2_SIG5__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_UTCL2_ROUTER_0__WEIGHT_UTCL2_ROUTER_SIG0__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ROUTER_0__WEIGHT_UTCL2_ROUTER_SIG1__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_ROUTER_1__WEIGHT_UTCL2_ROUTER_SIG2__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ROUTER_1__WEIGHT_UTCL2_ROUTER_SIG3__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_ROUTER_2__WEIGHT_UTCL2_ROUTER_SIG4__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ROUTER_2__WEIGHT_UTCL2_ROUTER_SIG5__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_ROUTER_3__WEIGHT_UTCL2_ROUTER_SIG6__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ROUTER_3__WEIGHT_UTCL2_ROUTER_SIG7__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_ROUTER_4__WEIGHT_UTCL2_ROUTER_SIG8__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_ROUTER_4__WEIGHT_UTCL2_ROUTER_SIG9__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_VML2_0__WEIGHT_UTCL2_VML2_SIG0__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_VML2_0__WEIGHT_UTCL2_VML2_SIG1__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_VML2_1__WEIGHT_UTCL2_VML2_SIG2__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_VML2_1__WEIGHT_UTCL2_VML2_SIG3__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_VML2_2__WEIGHT_UTCL2_VML2_SIG4__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_VML2_2__WEIGHT_UTCL2_VML2_SIG5__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_UTCL2_WALKER_0__WEIGHT_UTCL2_WALKER_SIG0__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_WALKER_0__WEIGHT_UTCL2_WALKER_SIG1__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_WALKER_1__WEIGHT_UTCL2_WALKER_SIG2__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_WALKER_1__WEIGHT_UTCL2_WALKER_SIG3__SHIFT 0x00000010
#define GC_CAC_WEIGHT_UTCL2_WALKER_2__WEIGHT_UTCL2_WALKER_SIG4__SHIFT 0x00000000
#define GC_CAC_WEIGHT_UTCL2_WALKER_2__WEIGHT_UTCL2_WALKER_SIG5__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG0__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG1__SHIFT__GFX09 0x00000010
#define GC_CAC_WEIGHT_VGT_1__UNUSED_0__SHIFT__GFX09     0x00000010
#define GC_CAC_WEIGHT_VGT_1__WEIGHT_VGT_SIG2__SHIFT__GFX09 0x00000000
#define GC_CAC_WEIGHT_WD_0__UNUSED_0__SHIFT__GFX09      0x00000010
#define GC_CAC_WEIGHT_WD_0__WEIGHT_WD_SIG0__SHIFT__GFX09 0x00000000
#define GC_DIDT_CTRL0__DIDT_CLK_EN_OVERRIDE__SHIFT      0x00000004
#define GC_DIDT_CTRL0__DIDT_CTRL_EN__SHIFT              0x00000000
#define GC_DIDT_CTRL0__DIDT_SW_RST__SHIFT               0x00000003
#define GC_DIDT_CTRL0__DIDT_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000005
#define GC_DIDT_CTRL0__PHASE_OFFSET__SHIFT              0x00000001
#define GC_DIDT_CTRL1__MAX_POWER__SHIFT                 0x00000010
#define GC_DIDT_CTRL1__MIN_POWER__SHIFT                 0x00000000
#define GC_DIDT_CTRL2__LONG_TERM_INTERVAL_RATIO__SHIFT  0x0000001b
#define GC_DIDT_CTRL2__MAX_POWER_DELTA__SHIFT           0x00000000
#define GC_DIDT_CTRL2__SHORT_TERM_INTERVAL_SIZE__SHIFT  0x00000010
#define GC_DIDT_CTRL2__UNUSED_0__SHIFT                  0x0000000e
#define GC_DIDT_CTRL2__UNUSED_1__SHIFT                  0x0000001a
#define GC_DIDT_CTRL2__UNUSED_2__SHIFT                  0x0000001f
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_EN__SHIFT__GFX09 0x00000000
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_INDEX__SHIFT__GFX09 0x0000000f
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_OVERFLOW__SHIFT__GFX09 0x0000001f
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_THRESHOLD__SHIFT__GFX09 0x00000001
#define GC_DIDT_DROOP_CTRL__DIDT_LEVEL_SEL__SHIFT__GFX09 0x00000013
#define GC_DIDT_WEIGHT_1__DBR_WEIGHT__SHIFT__GFX09      0x00000000
#define GC_DIDT_WEIGHT__DB_WEIGHT__SHIFT                0x00000008
#define GC_DIDT_WEIGHT__SQ_WEIGHT__SHIFT                0x00000000
#define GC_DIDT_WEIGHT__TCP_WEIGHT__SHIFT               0x00000018
#define GC_DIDT_WEIGHT__TD_WEIGHT__SHIFT                0x00000010
#define GC_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA__SHIFT    0x00000009
#define GC_EDC_CTRL__EDC_CLK_EN_OVERRIDE__SHIFT         0x00000002
#define GC_EDC_CTRL__EDC_EN__SHIFT                      0x00000000
#define GC_EDC_CTRL__EDC_FORCE_STALL__SHIFT             0x00000003
#define GC_EDC_CTRL__EDC_SW_RST__SHIFT                  0x00000001
#define GC_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT__SHIFT 0x00000004
#define GC_EDC_CTRL__UNUSED_0__SHIFT__GFX09             0x0000000a
#define GC_EDC_DROOP_CTRL__AVG_PSM_SEL__SHIFT__GFX09    0x00000014
#define GC_EDC_DROOP_CTRL__EDC_DROOP_LEVEL_EN__SHIFT__GFX09 0x00000000
#define GC_EDC_DROOP_CTRL__EDC_DROOP_LEVEL_INDEX__SHIFT__GFX09 0x0000000f
#define GC_EDC_DROOP_CTRL__EDC_DROOP_THRESHOLD__SHIFT__GFX09 0x00000001
#define GC_EDC_DROOP_CTRL__EDC_LEVEL_SEL__SHIFT__GFX09  0x00000015
#define GC_EDC_OVERFLOW__EDC_DROOP_LEVEL_OVERFLOW__SHIFT__GFX09 0x00000011
#define GC_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW__SHIFT 0x00000000
#define GC_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER__SHIFT 0x00000001
#define GC_EDC_OVERFLOW__PSM_COUNTER__SHIFT             0x00000012
#define GC_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA__SHIFT 0x00000000
#define GC_EDC_STATUS__EDC_ROLLING_DROOP_DELTA__SHIFT__GFX09 0x00000003
#define GC_EDC_STATUS__EDC_THROTTLE_LEVEL__SHIFT        0x00000000
#define GC_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT          0x00000000
#define GC_USER_PRIM_CONFIG__INACTIVE_IA__SHIFT         0x00000010
#define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT     0x00000018
#define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT 0x00000010
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT    0x0000000c
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT    0x00000014
#define GC_USER_RB_REDUNDANCY__FAILED_RB0__SHIFT        0x00000008
#define GC_USER_RB_REDUNDANCY__FAILED_RB1__SHIFT        0x00000010
#define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT__GFX09 0x00000010
#define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT    0x00000001
#define GC_USER_SHADER_RATE_CONFIG__HALF_LDS__SHIFT__GFX09 0x00000004
#define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT 0x00000003
#define GDS_ATOM_BASE__BASE__SHIFT                      0x00000000
#define GDS_ATOM_BASE__UNUSED__SHIFT                    0x00000010
#define GDS_ATOM_CNTL__AINC__SHIFT                      0x00000000
#define GDS_ATOM_CNTL__DMODE__SHIFT                     0x00000008
#define GDS_ATOM_CNTL__UNUSED1__SHIFT                   0x00000006
#define GDS_ATOM_CNTL__UNUSED2__SHIFT                   0x0000000a
#define GDS_ATOM_COMPLETE__COMPLETE__SHIFT              0x00000000
#define GDS_ATOM_COMPLETE__UNUSED__SHIFT                0x00000001
#define GDS_ATOM_DST__DST__SHIFT                        0x00000000
#define GDS_ATOM_OFFSET0__OFFSET0__SHIFT                0x00000000
#define GDS_ATOM_OFFSET0__UNUSED__SHIFT                 0x00000008
#define GDS_ATOM_OFFSET1__OFFSET1__SHIFT                0x00000000
#define GDS_ATOM_OFFSET1__UNUSED__SHIFT                 0x00000008
#define GDS_ATOM_OP__OP__SHIFT                          0x00000000
#define GDS_ATOM_OP__UNUSED__SHIFT                      0x00000008
#define GDS_ATOM_READ0_U__DATA__SHIFT                   0x00000000
#define GDS_ATOM_READ0__DATA__SHIFT                     0x00000000
#define GDS_ATOM_READ1_U__DATA__SHIFT                   0x00000000
#define GDS_ATOM_READ1__DATA__SHIFT                     0x00000000
#define GDS_ATOM_SIZE__SIZE__SHIFT                      0x00000000
#define GDS_ATOM_SIZE__UNUSED__SHIFT                    0x00000010
#define GDS_ATOM_SRC0_U__DATA__SHIFT                    0x00000000
#define GDS_ATOM_SRC0__DATA__SHIFT                      0x00000000
#define GDS_ATOM_SRC1_U__DATA__SHIFT                    0x00000000
#define GDS_ATOM_SRC1__DATA__SHIFT                      0x00000000
#define GDS_CNTL_STATUS__CREDIT_BUSY0__SHIFT            0x0000000b
#define GDS_CNTL_STATUS__CREDIT_BUSY1__SHIFT            0x0000000c
#define GDS_CNTL_STATUS__CREDIT_BUSY2__SHIFT            0x0000000d
#define GDS_CNTL_STATUS__CREDIT_BUSY3__SHIFT            0x0000000e
#define GDS_CNTL_STATUS__DS_ADDR_CONFLICT__SHIFT        0x00000004
#define GDS_CNTL_STATUS__DS_BANK_CONFLICT__SHIFT        0x00000003
#define GDS_CNTL_STATUS__DS_BUSY__SHIFT                 0x00000008
#define GDS_CNTL_STATUS__DS_RD_CLAMP__SHIFT             0x00000006
#define GDS_CNTL_STATUS__DS_WR_CLAMP__SHIFT             0x00000005
#define GDS_CNTL_STATUS__GDS_BUSY__SHIFT                0x00000000
#define GDS_CNTL_STATUS__GRBM_RBUF_BUSY__SHIFT          0x00000007
#define GDS_CNTL_STATUS__GRBM_WBUF_BUSY__SHIFT          0x00000001
#define GDS_CNTL_STATUS__GWS_BUSY__SHIFT                0x00000009
#define GDS_CNTL_STATUS__ORD_APP_BUSY__SHIFT            0x00000002
#define GDS_CNTL_STATUS__ORD_FIFO_BUSY__SHIFT           0x0000000a
#define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT     0x00000000
#define GDS_CONFIG__SH0_GPR_PHASE_SEL__SHIFT            0x00000001
#define GDS_CONFIG__SH1_GPR_PHASE_SEL__SHIFT            0x00000003
#define GDS_CONFIG__SH2_GPR_PHASE_SEL__SHIFT            0x00000005
#define GDS_CONFIG__SH3_GPR_PHASE_SEL__SHIFT            0x00000007
#define GDS_CS_CTXSW_CNT0__PTR__SHIFT                   0x00000010
#define GDS_CS_CTXSW_CNT0__UPDN__SHIFT                  0x00000000
#define GDS_CS_CTXSW_CNT1__PTR__SHIFT                   0x00000010
#define GDS_CS_CTXSW_CNT1__UPDN__SHIFT                  0x00000000
#define GDS_CS_CTXSW_CNT2__PTR__SHIFT                   0x00000010
#define GDS_CS_CTXSW_CNT2__UPDN__SHIFT                  0x00000000
#define GDS_CS_CTXSW_CNT3__PTR__SHIFT                   0x00000010
#define GDS_CS_CTXSW_CNT3__UPDN__SHIFT                  0x00000000
#define GDS_CS_CTXSW_STATUS__R__SHIFT                   0x00000000
#define GDS_CS_CTXSW_STATUS__UNUSED__SHIFT              0x00000002
#define GDS_CS_CTXSW_STATUS__W__SHIFT                   0x00000001
#define GDS_DSM_CNTL2__GDS_INJECT_DELAY__SHIFT          0x0000001a
#define GDS_DSM_CNTL2__GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT__SHIFT 0x00000003
#define GDS_DSM_CNTL2__GDS_INPUT_QUEUE_SELECT_INJECT_DELAY__SHIFT 0x00000005
#define GDS_DSM_CNTL2__GDS_MEM_ENABLE_ERROR_INJECT__SHIFT 0x00000000
#define GDS_DSM_CNTL2__GDS_MEM_SELECT_INJECT_DELAY__SHIFT 0x00000002
#define GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT__SHIFT 0x00000006
#define GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY__SHIFT 0x00000008
#define GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT__SHIFT 0x00000009
#define GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY__SHIFT 0x0000000b
#define GDS_DSM_CNTL2__GDS_PIPE_MEM_ENABLE_ERROR_INJECT__SHIFT 0x0000000c
#define GDS_DSM_CNTL2__GDS_PIPE_MEM_SELECT_INJECT_DELAY__SHIFT 0x0000000e
#define GDS_DSM_CNTL2__UNUSED__SHIFT                    0x0000000f
#define GDS_DSM_CNTL__GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE__SHIFT 0x00000005
#define GDS_DSM_CNTL__GDS_MEM_ENABLE_SINGLE_WRITE__SHIFT 0x00000002
#define GDS_DSM_CNTL__GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE__SHIFT 0x00000008
#define GDS_DSM_CNTL__GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE__SHIFT 0x0000000b
#define GDS_DSM_CNTL__GDS_PIPE_MEM_ENABLE_SINGLE_WRITE__SHIFT 0x0000000e
#define GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0__SHIFT 0x00000003
#define GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1__SHIFT 0x00000004
#define GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_0__SHIFT 0x00000000
#define GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_1__SHIFT 0x00000001
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0__SHIFT 0x00000006
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1__SHIFT 0x00000007
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0__SHIFT 0x00000009
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1__SHIFT 0x0000000a
#define GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0__SHIFT 0x0000000c
#define GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1__SHIFT 0x0000000d
#define GDS_DSM_CNTL__UNUSED__SHIFT                     0x0000000f
#define GDS_EDC_CNT__GDS_INPUT_QUEUE_SED__SHIFT         0x00000002
#define GDS_EDC_CNT__GDS_MEM_DED__SHIFT                 0x00000000
#define GDS_EDC_CNT__GDS_MEM_SEC__SHIFT                 0x00000004
#define GDS_EDC_CNT__UNUSED__SHIFT                      0x00000006
#define GDS_EDC_GRBM_CNT__DED__SHIFT                    0x00000000
#define GDS_EDC_GRBM_CNT__SEC__SHIFT                    0x00000002
#define GDS_EDC_GRBM_CNT__UNUSED__SHIFT                 0x00000004
#define GDS_EDC_OA_DED__ME0_CS_DED__SHIFT               0x00000002
#define GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED__SHIFT       0x00000003
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED__SHIFT      0x00000000
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED__SHIFT      0x00000001
#define GDS_EDC_OA_DED__ME1_PIPE0_DED__SHIFT            0x00000004
#define GDS_EDC_OA_DED__ME1_PIPE1_DED__SHIFT            0x00000005
#define GDS_EDC_OA_DED__ME1_PIPE2_DED__SHIFT            0x00000006
#define GDS_EDC_OA_DED__ME1_PIPE3_DED__SHIFT            0x00000007
#define GDS_EDC_OA_DED__ME2_PIPE0_DED__SHIFT            0x00000008
#define GDS_EDC_OA_DED__ME2_PIPE1_DED__SHIFT            0x00000009
#define GDS_EDC_OA_DED__ME2_PIPE2_DED__SHIFT            0x0000000a
#define GDS_EDC_OA_DED__ME2_PIPE3_DED__SHIFT            0x0000000b
#define GDS_EDC_OA_DED__UNUSED1__SHIFT                  0x0000000c
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED__SHIFT  0x00000002
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC__SHIFT  0x00000000
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_DED__SHIFT  0x00000006
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_SEC__SHIFT  0x00000004
#define GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_SED__SHIFT 0x00000008
#define GDS_EDC_OA_PHY_CNT__UNUSED1__SHIFT              0x0000000a
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED__SHIFT 0x00000002
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC__SHIFT 0x00000000
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED__SHIFT 0x00000006
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC__SHIFT 0x00000004
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED__SHIFT 0x0000000a
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC__SHIFT 0x00000008
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED__SHIFT 0x0000000e
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC__SHIFT 0x0000000c
#define GDS_EDC_OA_PIPE_CNT__UNUSED__SHIFT              0x00000010
#define GDS_ENHANCE2__MISC__SHIFT                       0x00000000
#define GDS_ENHANCE__AUTO_INC_INDEX__SHIFT              0x00000010
#define GDS_ENHANCE__CGPG_RESTORE__SHIFT                0x00000011
#define GDS_ENHANCE__GDSA_PC_CGTS_DIS__SHIFT__GFX09     0x00000013
#define GDS_ENHANCE__GDSO_PC_CGTS_DIS__SHIFT__GFX09     0x00000014
#define GDS_ENHANCE__MISC__SHIFT                        0x00000000
#define GDS_ENHANCE__RD_BUF_TAG_MISS__SHIFT__GFX09      0x00000012
#define GDS_ENHANCE__WD_GDS_CSB_OVERRIDE__SHIFT__GFX09  0x00000015
#define GDS_GFX_CTXSW_STATUS__R__SHIFT                  0x00000000
#define GDS_GFX_CTXSW_STATUS__UNUSED__SHIFT             0x00000002
#define GDS_GFX_CTXSW_STATUS__W__SHIFT                  0x00000001
#define GDS_GS_CTXSW_CNT0__PTR__SHIFT                   0x00000010
#define GDS_GS_CTXSW_CNT0__UPDN__SHIFT                  0x00000000
#define GDS_GS_CTXSW_CNT1__PTR__SHIFT                   0x00000010
#define GDS_GS_CTXSW_CNT1__UPDN__SHIFT                  0x00000000
#define GDS_GS_CTXSW_CNT2__PTR__SHIFT                   0x00000010
#define GDS_GS_CTXSW_CNT2__UPDN__SHIFT                  0x00000000
#define GDS_GS_CTXSW_CNT3__PTR__SHIFT                   0x00000010
#define GDS_GS_CTXSW_CNT3__UPDN__SHIFT                  0x00000000
#define GDS_GWS_RESET0__RESOURCE0_RESET__SHIFT          0x00000000
#define GDS_GWS_RESET0__RESOURCE10_RESET__SHIFT         0x0000000a
#define GDS_GWS_RESET0__RESOURCE11_RESET__SHIFT         0x0000000b
#define GDS_GWS_RESET0__RESOURCE12_RESET__SHIFT         0x0000000c
#define GDS_GWS_RESET0__RESOURCE13_RESET__SHIFT         0x0000000d
#define GDS_GWS_RESET0__RESOURCE14_RESET__SHIFT         0x0000000e
#define GDS_GWS_RESET0__RESOURCE15_RESET__SHIFT         0x0000000f
#define GDS_GWS_RESET0__RESOURCE16_RESET__SHIFT         0x00000010
#define GDS_GWS_RESET0__RESOURCE17_RESET__SHIFT         0x00000011
#define GDS_GWS_RESET0__RESOURCE18_RESET__SHIFT         0x00000012
#define GDS_GWS_RESET0__RESOURCE19_RESET__SHIFT         0x00000013
#define GDS_GWS_RESET0__RESOURCE1_RESET__SHIFT          0x00000001
#define GDS_GWS_RESET0__RESOURCE20_RESET__SHIFT         0x00000014
#define GDS_GWS_RESET0__RESOURCE21_RESET__SHIFT         0x00000015
#define GDS_GWS_RESET0__RESOURCE22_RESET__SHIFT         0x00000016
#define GDS_GWS_RESET0__RESOURCE23_RESET__SHIFT         0x00000017
#define GDS_GWS_RESET0__RESOURCE24_RESET__SHIFT         0x00000018
#define GDS_GWS_RESET0__RESOURCE25_RESET__SHIFT         0x00000019
#define GDS_GWS_RESET0__RESOURCE26_RESET__SHIFT         0x0000001a
#define GDS_GWS_RESET0__RESOURCE27_RESET__SHIFT         0x0000001b
#define GDS_GWS_RESET0__RESOURCE28_RESET__SHIFT         0x0000001c
#define GDS_GWS_RESET0__RESOURCE29_RESET__SHIFT         0x0000001d
#define GDS_GWS_RESET0__RESOURCE2_RESET__SHIFT          0x00000002
#define GDS_GWS_RESET0__RESOURCE30_RESET__SHIFT         0x0000001e
#define GDS_GWS_RESET0__RESOURCE31_RESET__SHIFT         0x0000001f
#define GDS_GWS_RESET0__RESOURCE3_RESET__SHIFT          0x00000003
#define GDS_GWS_RESET0__RESOURCE4_RESET__SHIFT          0x00000004
#define GDS_GWS_RESET0__RESOURCE5_RESET__SHIFT          0x00000005
#define GDS_GWS_RESET0__RESOURCE6_RESET__SHIFT          0x00000006
#define GDS_GWS_RESET0__RESOURCE7_RESET__SHIFT          0x00000007
#define GDS_GWS_RESET0__RESOURCE8_RESET__SHIFT          0x00000008
#define GDS_GWS_RESET0__RESOURCE9_RESET__SHIFT          0x00000009
#define GDS_GWS_RESET1__RESOURCE32_RESET__SHIFT         0x00000000
#define GDS_GWS_RESET1__RESOURCE33_RESET__SHIFT         0x00000001
#define GDS_GWS_RESET1__RESOURCE34_RESET__SHIFT         0x00000002
#define GDS_GWS_RESET1__RESOURCE35_RESET__SHIFT         0x00000003
#define GDS_GWS_RESET1__RESOURCE36_RESET__SHIFT         0x00000004
#define GDS_GWS_RESET1__RESOURCE37_RESET__SHIFT         0x00000005
#define GDS_GWS_RESET1__RESOURCE38_RESET__SHIFT         0x00000006
#define GDS_GWS_RESET1__RESOURCE39_RESET__SHIFT         0x00000007
#define GDS_GWS_RESET1__RESOURCE40_RESET__SHIFT         0x00000008
#define GDS_GWS_RESET1__RESOURCE41_RESET__SHIFT         0x00000009
#define GDS_GWS_RESET1__RESOURCE42_RESET__SHIFT         0x0000000a
#define GDS_GWS_RESET1__RESOURCE43_RESET__SHIFT         0x0000000b
#define GDS_GWS_RESET1__RESOURCE44_RESET__SHIFT         0x0000000c
#define GDS_GWS_RESET1__RESOURCE45_RESET__SHIFT         0x0000000d
#define GDS_GWS_RESET1__RESOURCE46_RESET__SHIFT         0x0000000e
#define GDS_GWS_RESET1__RESOURCE47_RESET__SHIFT         0x0000000f
#define GDS_GWS_RESET1__RESOURCE48_RESET__SHIFT         0x00000010
#define GDS_GWS_RESET1__RESOURCE49_RESET__SHIFT         0x00000011
#define GDS_GWS_RESET1__RESOURCE50_RESET__SHIFT         0x00000012
#define GDS_GWS_RESET1__RESOURCE51_RESET__SHIFT         0x00000013
#define GDS_GWS_RESET1__RESOURCE52_RESET__SHIFT         0x00000014
#define GDS_GWS_RESET1__RESOURCE53_RESET__SHIFT         0x00000015
#define GDS_GWS_RESET1__RESOURCE54_RESET__SHIFT         0x00000016
#define GDS_GWS_RESET1__RESOURCE55_RESET__SHIFT         0x00000017
#define GDS_GWS_RESET1__RESOURCE56_RESET__SHIFT         0x00000018
#define GDS_GWS_RESET1__RESOURCE57_RESET__SHIFT         0x00000019
#define GDS_GWS_RESET1__RESOURCE58_RESET__SHIFT         0x0000001a
#define GDS_GWS_RESET1__RESOURCE59_RESET__SHIFT         0x0000001b
#define GDS_GWS_RESET1__RESOURCE60_RESET__SHIFT         0x0000001c
#define GDS_GWS_RESET1__RESOURCE61_RESET__SHIFT         0x0000001d
#define GDS_GWS_RESET1__RESOURCE62_RESET__SHIFT         0x0000001e
#define GDS_GWS_RESET1__RESOURCE63_RESET__SHIFT         0x0000001f
#define GDS_GWS_RESOURCE_CNTL__INDEX__SHIFT             0x00000000
#define GDS_GWS_RESOURCE_CNTL__UNUSED__SHIFT            0x00000006
#define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT__SHIFT       0x00000000
#define GDS_GWS_RESOURCE_CNT__UNUSED__SHIFT             0x00000010
#define GDS_GWS_RESOURCE_RESET__RESET__SHIFT            0x00000000
#define GDS_GWS_RESOURCE_RESET__RESOURCE_ID__SHIFT      0x00000008
#define GDS_GWS_RESOURCE__COUNTER__SHIFT                0x00000001
#define GDS_GWS_RESOURCE__DED__SHIFT                    0x0000000e
#define GDS_GWS_RESOURCE__FLAG__SHIFT                   0x00000000
#define GDS_GWS_RESOURCE__HEAD_QUEUE__SHIFT             0x00000010
#define GDS_GWS_RESOURCE__RELEASE_ALL__SHIFT            0x0000000f
#define GDS_GWS_RESOURCE__TYPE__SHIFT                   0x0000000d
#define GDS_GWS_VMID0__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID0__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID10__BASE__SHIFT                     0x00000000
#define GDS_GWS_VMID10__SIZE__SHIFT                     0x00000010
#define GDS_GWS_VMID11__BASE__SHIFT                     0x00000000
#define GDS_GWS_VMID11__SIZE__SHIFT                     0x00000010
#define GDS_GWS_VMID12__BASE__SHIFT                     0x00000000
#define GDS_GWS_VMID12__SIZE__SHIFT                     0x00000010
#define GDS_GWS_VMID13__BASE__SHIFT                     0x00000000
#define GDS_GWS_VMID13__SIZE__SHIFT                     0x00000010
#define GDS_GWS_VMID14__BASE__SHIFT                     0x00000000
#define GDS_GWS_VMID14__SIZE__SHIFT                     0x00000010
#define GDS_GWS_VMID15__BASE__SHIFT                     0x00000000
#define GDS_GWS_VMID15__SIZE__SHIFT                     0x00000010
#define GDS_GWS_VMID1__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID1__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID2__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID2__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID3__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID3__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID4__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID4__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID5__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID5__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID6__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID6__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID7__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID7__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID8__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID8__SIZE__SHIFT                      0x00000010
#define GDS_GWS_VMID9__BASE__SHIFT                      0x00000000
#define GDS_GWS_VMID9__SIZE__SHIFT                      0x00000010
#define GDS_OA_ADDRESS__DS_ADDRESS__SHIFT               0x00000000
#define GDS_OA_ADDRESS__ENABLE__SHIFT                   0x0000001f
#define GDS_OA_ADDRESS__NO_ALLOC__SHIFT                 0x0000001e
#define GDS_OA_CGPG_RESTORE__MEID__SHIFT                0x00000008
#define GDS_OA_CGPG_RESTORE__PIPEID__SHIFT              0x0000000c
#define GDS_OA_CGPG_RESTORE__QUEUEID__SHIFT             0x00000010
#define GDS_OA_CGPG_RESTORE__UNUSED__SHIFT              0x00000014
#define GDS_OA_CGPG_RESTORE__VMID__SHIFT                0x00000000
#define GDS_OA_CNTL__INDEX__SHIFT                       0x00000000
#define GDS_OA_CNTL__UNUSED__SHIFT                      0x00000004
#define GDS_OA_COUNTER__SPACE_AVAILABLE__SHIFT          0x00000000
#define GDS_OA_INCDEC__INCDEC__SHIFT                    0x0000001f
#define GDS_OA_INCDEC__VALUE__SHIFT                     0x00000000
#define GDS_OA_RESET_MASK__ME0_CS_RESET__SHIFT          0x00000002
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_GS_RESET__SHIFT  0x00000003
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET__SHIFT 0x00000000
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET__SHIFT 0x00000001
#define GDS_OA_RESET_MASK__ME1_PIPE0_RESET__SHIFT       0x00000004
#define GDS_OA_RESET_MASK__ME1_PIPE1_RESET__SHIFT       0x00000005
#define GDS_OA_RESET_MASK__ME1_PIPE2_RESET__SHIFT       0x00000006
#define GDS_OA_RESET_MASK__ME1_PIPE3_RESET__SHIFT       0x00000007
#define GDS_OA_RESET_MASK__ME2_PIPE0_RESET__SHIFT       0x00000008
#define GDS_OA_RESET_MASK__ME2_PIPE1_RESET__SHIFT       0x00000009
#define GDS_OA_RESET_MASK__ME2_PIPE2_RESET__SHIFT       0x0000000a
#define GDS_OA_RESET_MASK__ME2_PIPE3_RESET__SHIFT       0x0000000b
#define GDS_OA_RESET_MASK__UNUSED1__SHIFT               0x0000000c
#define GDS_OA_RESET__PIPE_ID__SHIFT                    0x00000008
#define GDS_OA_RESET__RESET__SHIFT                      0x00000000
#define GDS_OA_RING_SIZE__RING_SIZE__SHIFT              0x00000000
#define GDS_OA_VMID0__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID0__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID10__MASK__SHIFT                      0x00000000
#define GDS_OA_VMID10__UNUSED__SHIFT                    0x00000010
#define GDS_OA_VMID11__MASK__SHIFT                      0x00000000
#define GDS_OA_VMID11__UNUSED__SHIFT                    0x00000010
#define GDS_OA_VMID12__MASK__SHIFT                      0x00000000
#define GDS_OA_VMID12__UNUSED__SHIFT                    0x00000010
#define GDS_OA_VMID13__MASK__SHIFT                      0x00000000
#define GDS_OA_VMID13__UNUSED__SHIFT                    0x00000010
#define GDS_OA_VMID14__MASK__SHIFT                      0x00000000
#define GDS_OA_VMID14__UNUSED__SHIFT                    0x00000010
#define GDS_OA_VMID15__MASK__SHIFT                      0x00000000
#define GDS_OA_VMID15__UNUSED__SHIFT                    0x00000010
#define GDS_OA_VMID1__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID1__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID2__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID2__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID3__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID3__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID4__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID4__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID5__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID5__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID6__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID6__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID7__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID7__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID8__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID8__UNUSED__SHIFT                     0x00000010
#define GDS_OA_VMID9__MASK__SHIFT                       0x00000000
#define GDS_OA_VMID9__UNUSED__SHIFT                     0x00000010
#define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2__SHIFT__GFX09 0x00000000
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3__SHIFT__GFX09 0x0000000a
#define GDS_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT       0x00000014
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1__SHIFT__GFX09 0x0000000a
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT__GFX09 0x00000000
#define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT       0x00000014
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1__SHIFT__GFX09 0x0000000a
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT__GFX09 0x00000000
#define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT       0x00000014
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1__SHIFT__GFX09 0x0000000a
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT__SHIFT__GFX09 0x00000000
#define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define GDS_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT       0x00000014
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1__SHIFT__GFX09 0x0000000a
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT__SHIFT__GFX09 0x00000000
#define GDS_PROTECTION_FAULT__ADDRESS__SHIFT            0x00000010
#define GDS_PROTECTION_FAULT__CU_ID__SHIFT              0x00000006
#define GDS_PROTECTION_FAULT__FAULT_DETECTED__SHIFT     0x00000001
#define GDS_PROTECTION_FAULT__GRBM__SHIFT               0x00000002
#define GDS_PROTECTION_FAULT__SH_ID__SHIFT              0x00000003
#define GDS_PROTECTION_FAULT__SIMD_ID__SHIFT            0x0000000a
#define GDS_PROTECTION_FAULT__WAVE_ID__SHIFT            0x0000000c
#define GDS_PROTECTION_FAULT__WRITE_DIS__SHIFT          0x00000000
#define GDS_PS0_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS0_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS0_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS0_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS0_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS0_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS0_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS0_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS1_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS1_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS1_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS1_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS1_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS1_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS1_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS1_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS2_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS2_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS2_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS2_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS2_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS2_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS2_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS2_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS3_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS3_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS3_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS3_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS3_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS3_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS3_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS3_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS4_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS4_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS4_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS4_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS4_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS4_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS4_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS4_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS5_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS5_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS5_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS5_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS5_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS5_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS5_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS5_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS6_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS6_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS6_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS6_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS6_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS6_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS6_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS6_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS7_CTXSW_CNT0__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS7_CTXSW_CNT0__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS7_CTXSW_CNT1__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS7_CTXSW_CNT1__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS7_CTXSW_CNT2__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS7_CTXSW_CNT2__UPDN__SHIFT__GFX09          0x00000000
#define GDS_PS7_CTXSW_CNT3__PTR__SHIFT__GFX09           0x00000010
#define GDS_PS7_CTXSW_CNT3__UPDN__SHIFT__GFX09          0x00000000
#define GDS_RD_ADDR__READ_ADDR__SHIFT                   0x00000000
#define GDS_RD_BURST_ADDR__BURST_ADDR__SHIFT            0x00000000
#define GDS_RD_BURST_COUNT__BURST_COUNT__SHIFT          0x00000000
#define GDS_RD_BURST_DATA__BURST_DATA__SHIFT            0x00000000
#define GDS_RD_DATA__READ_DATA__SHIFT                   0x00000000
#define GDS_VMID0_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID0_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID10_BASE__BASE__SHIFT                    0x00000000
#define GDS_VMID10_SIZE__SIZE__SHIFT                    0x00000000
#define GDS_VMID11_BASE__BASE__SHIFT                    0x00000000
#define GDS_VMID11_SIZE__SIZE__SHIFT                    0x00000000
#define GDS_VMID12_BASE__BASE__SHIFT                    0x00000000
#define GDS_VMID12_SIZE__SIZE__SHIFT                    0x00000000
#define GDS_VMID13_BASE__BASE__SHIFT                    0x00000000
#define GDS_VMID13_SIZE__SIZE__SHIFT                    0x00000000
#define GDS_VMID14_BASE__BASE__SHIFT                    0x00000000
#define GDS_VMID14_SIZE__SIZE__SHIFT                    0x00000000
#define GDS_VMID15_BASE__BASE__SHIFT                    0x00000000
#define GDS_VMID15_SIZE__SIZE__SHIFT                    0x00000000
#define GDS_VMID1_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID1_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID2_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID2_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID3_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID3_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID4_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID4_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID5_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID5_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID6_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID6_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID7_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID7_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID8_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID8_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VMID9_BASE__BASE__SHIFT                     0x00000000
#define GDS_VMID9_SIZE__SIZE__SHIFT                     0x00000000
#define GDS_VM_PROTECTION_FAULT__ADDRESS__SHIFT         0x00000010
#define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED__SHIFT  0x00000001
#define GDS_VM_PROTECTION_FAULT__GRBM__SHIFT            0x00000004
#define GDS_VM_PROTECTION_FAULT__GWS__SHIFT             0x00000002
#define GDS_VM_PROTECTION_FAULT__OA__SHIFT              0x00000003
#define GDS_VM_PROTECTION_FAULT__TMZ__SHIFT             0x00000005
#define GDS_VM_PROTECTION_FAULT__VMID__SHIFT            0x00000008
#define GDS_VM_PROTECTION_FAULT__WRITE_DIS__SHIFT       0x00000000
#define GDS_VS_CTXSW_CNT0__PTR__SHIFT                   0x00000010
#define GDS_VS_CTXSW_CNT0__UPDN__SHIFT                  0x00000000
#define GDS_VS_CTXSW_CNT1__PTR__SHIFT                   0x00000010
#define GDS_VS_CTXSW_CNT1__UPDN__SHIFT                  0x00000000
#define GDS_VS_CTXSW_CNT2__PTR__SHIFT                   0x00000010
#define GDS_VS_CTXSW_CNT2__UPDN__SHIFT                  0x00000000
#define GDS_VS_CTXSW_CNT3__PTR__SHIFT                   0x00000010
#define GDS_VS_CTXSW_CNT3__UPDN__SHIFT                  0x00000000
#define GDS_WD_GDS_CSB__COUNTER__SHIFT                  0x00000000
#define GDS_WD_GDS_CSB__UNUSED__SHIFT                   0x0000000d
#define GDS_WRITE_COMPLETE__WRITE_COMPLETE__SHIFT       0x00000000
#define GDS_WR_ADDR__WRITE_ADDR__SHIFT                  0x00000000
#define GDS_WR_BURST_ADDR__WRITE_ADDR__SHIFT            0x00000000
#define GDS_WR_BURST_DATA__WRITE_DATA__SHIFT            0x00000000
#define GDS_WR_DATA__WRITE_DATA__SHIFT                  0x00000000
#define GFX_COPY_STATE__SRC_STATE_ID__SHIFT             0x00000000
#define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN__SHIFT     0x00000010
#define GFX_PIPE_CONTROL__HYSTERESIS_CNT__SHIFT         0x00000000
#define GFX_PIPE_CONTROL__RESERVED__SHIFT               0x0000000d
#define GRBM_CAM_DATA__CAM_ADDR__SHIFT                  0x00000000
#define GRBM_CAM_DATA__CAM_REMAPADDR__SHIFT             0x00000010
#define GRBM_CAM_INDEX__CAM_INDEX__SHIFT                0x00000000
#define GRBM_CGTT_CLK_CNTL__OFF_HYSTERESIS__SHIFT       0x00000004
#define GRBM_CGTT_CLK_CNTL__ON_DELAY__SHIFT             0x00000000
#define GRBM_CGTT_CLK_CNTL__SOFT_OVERRIDE_DYN__SHIFT    0x0000001e
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE0__SHIFT 0x00000017
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE1__SHIFT 0x00000016
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE2__SHIFT 0x00000015
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE3__SHIFT 0x00000014
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE4__SHIFT 0x00000013
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE5__SHIFT 0x00000012
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE6__SHIFT 0x00000011
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE7__SHIFT 0x00000010
#define GRBM_CHICKEN_BITS__DISABLE_CP_VMID_RESET_REQ__SHIFT 0x00000000
#define GRBM_CHIP_REVISION__CHIP_REVISION__SHIFT        0x00000000
#define GRBM_CNTL__READ_TIMEOUT__SHIFT                  0x00000000
#define GRBM_CNTL__REPORT_LAST_RDERR__SHIFT             0x0000001f
#define GRBM_DSM_BYPASS__BYPASS_BITS__SHIFT             0x00000000
#define GRBM_DSM_BYPASS__BYPASS_EN__SHIFT               0x00000002
#define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT__SHIFT      0x00000008
#define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT    0x00000000
#define GRBM_GFX_CNTL_SR_DATA__MEID__SHIFT              0x00000002
#define GRBM_GFX_CNTL_SR_DATA__PIPEID__SHIFT            0x00000000
#define GRBM_GFX_CNTL_SR_DATA__QUEUEID__SHIFT           0x00000008
#define GRBM_GFX_CNTL_SR_DATA__VMID__SHIFT              0x00000004
#define GRBM_GFX_CNTL_SR_SELECT__INDEX__SHIFT           0x00000000
#define GRBM_GFX_CNTL__MEID__SHIFT                      0x00000002
#define GRBM_GFX_CNTL__PIPEID__SHIFT                    0x00000000
#define GRBM_GFX_CNTL__QUEUEID__SHIFT                   0x00000008
#define GRBM_GFX_CNTL__VMID__SHIFT                      0x00000004
#define GRBM_GFX_INDEX_SR_DATA__INSTANCE_BROADCAST_WRITES__SHIFT 0x0000001e
#define GRBM_GFX_INDEX_SR_DATA__INSTANCE_INDEX__SHIFT   0x00000000
#define GRBM_GFX_INDEX_SR_DATA__SE_BROADCAST_WRITES__SHIFT 0x0000001f
#define GRBM_GFX_INDEX_SR_DATA__SE_INDEX__SHIFT         0x00000010
#define GRBM_GFX_INDEX_SR_DATA__SH_BROADCAST_WRITES__SHIFT__GFX09 0x0000001d
#define GRBM_GFX_INDEX_SR_DATA__SH_INDEX__SHIFT__GFX09  0x00000008
#define GRBM_GFX_INDEX_SR_SELECT__INDEX__SHIFT          0x00000000
#define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES__SHIFT 0x0000001e
#define GRBM_GFX_INDEX__INSTANCE_INDEX__SHIFT           0x00000000
#define GRBM_GFX_INDEX__SE_BROADCAST_WRITES__SHIFT      0x0000001f
#define GRBM_GFX_INDEX__SE_INDEX__SHIFT                 0x00000010
#define GRBM_GFX_INDEX__SH_BROADCAST_WRITES__SHIFT__GFX09 0x0000001d
#define GRBM_GFX_INDEX__SH_INDEX__SHIFT__GFX09          0x00000008
#define GRBM_HYP_CAM_DATA__CAM_ADDR__SHIFT              0x00000000
#define GRBM_HYP_CAM_DATA__CAM_REMAPADDR__SHIFT         0x00000010
#define GRBM_HYP_CAM_INDEX__CAM_INDEX__SHIFT            0x00000000
#define GRBM_IH_CREDIT__CREDIT_VALUE__SHIFT             0x00000000
#define GRBM_IH_CREDIT__IH_CLIENT_ID__SHIFT             0x00000010
#define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE__SHIFT       0x00000013
#define GRBM_INT_CNTL__RDERR_INT_ENABLE__SHIFT          0x00000000
#define GRBM_IOV_ERROR__IOV_ADDR__SHIFT                 0x00000002
#define GRBM_IOV_ERROR__IOV_ERROR__SHIFT                0x0000001f
#define GRBM_IOV_ERROR__IOV_OP__SHIFT                   0x0000001b
#define GRBM_IOV_ERROR__IOV_VFID__SHIFT                 0x00000014
#define GRBM_IOV_ERROR__IOV_VF__SHIFT                   0x0000001a
#define GRBM_NOWHERE__DATA__SHIFT                       0x00000000
#define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT     0x00000000
#define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT     0x00000000
#define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000019
#define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_PERFCOUNTER0_SELECT__EA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001e
#define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT 0x00000018
#define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT 0x00000013
#define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x00000017
#define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT       0x00000000
#define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001a
#define GRBM_PERFCOUNTER0_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001f
#define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000e
#define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x0000001b
#define GRBM_PERFCOUNTER0_SELECT__UTCL2_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001d
#define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x0000000c
#define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x0000001c
#define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT     0x00000000
#define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT     0x00000000
#define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000019
#define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_PERFCOUNTER1_SELECT__EA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001e
#define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT 0x00000018
#define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT 0x00000013
#define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x00000017
#define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT       0x00000000
#define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001a
#define GRBM_PERFCOUNTER1_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001f
#define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000e
#define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x0000001b
#define GRBM_PERFCOUNTER1_SELECT__UTCL2_BUSY_USER_DEFINED_MASK__SHIFT 0x0000001d
#define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x0000000c
#define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x0000001c
#define GRBM_PWR_CNTL2__PWR_GFX3D_REQUEST_HALT__SHIFT   0x00000014
#define GRBM_PWR_CNTL2__PWR_REQUEST_HALT__SHIFT         0x00000010
#define GRBM_PWR_CNTL__ALL_REQ_EN__SHIFT                0x0000000f
#define GRBM_PWR_CNTL__ALL_REQ_TYPE__SHIFT              0x00000000
#define GRBM_PWR_CNTL__ALL_RSP_TYPE__SHIFT              0x00000004
#define GRBM_PWR_CNTL__GFX_REQ_EN__SHIFT                0x0000000e
#define GRBM_PWR_CNTL__GFX_REQ_TYPE__SHIFT              0x00000002
#define GRBM_PWR_CNTL__GFX_RSP_TYPE__SHIFT              0x00000006
#define GRBM_READ_ERROR2__READ_REQUESTER_CPF__SHIFT     0x00000010
#define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA__SHIFT 0x00000013
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF__SHIFT 0x00000014
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF__SHIFT 0x00000015
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF__SHIFT 0x00000016
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF__SHIFT 0x00000017
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0__SHIFT 0x00000018
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1__SHIFT 0x00000019
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2__SHIFT 0x0000001a
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3__SHIFT 0x0000001b
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0__SHIFT 0x0000001c
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1__SHIFT 0x0000001d
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2__SHIFT 0x0000001e
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3__SHIFT 0x0000001f
#define GRBM_READ_ERROR2__READ_REQUESTER_RLC__SHIFT     0x00000012
#define GRBM_READ_ERROR2__READ_REQUESTER_RSMU__SHIFT    0x00000011
#define GRBM_READ_ERROR__READ_ADDRESS__SHIFT            0x00000002
#define GRBM_READ_ERROR__READ_ERROR__SHIFT              0x0000001f
#define GRBM_READ_ERROR__READ_MEID__SHIFT               0x00000016
#define GRBM_READ_ERROR__READ_PIPEID__SHIFT             0x00000014
#define GRBM_RSMU_CFG__APERTURE_ID__SHIFT               0x00000000
#define GRBM_RSMU_CFG__DEBUG_MASK__SHIFT                0x00000011
#define GRBM_RSMU_CFG__POSTED_WR__SHIFT                 0x00000010
#define GRBM_RSMU_CFG__QOS__SHIFT                       0x0000000c
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ADDRESS__SHIFT  0x00000002
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_TYPE__SHIFT 0x0000001b
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR__SHIFT    0x0000001f
#define GRBM_RSMU_READ_ERROR__RSMU_READ_VFID__SHIFT     0x00000015
#define GRBM_RSMU_READ_ERROR__RSMU_READ_VF__SHIFT       0x00000014
#define GRBM_SCRATCH_REG0__SCRATCH_REG0__SHIFT          0x00000000
#define GRBM_SCRATCH_REG1__SCRATCH_REG1__SHIFT          0x00000000
#define GRBM_SCRATCH_REG2__SCRATCH_REG2__SHIFT          0x00000000
#define GRBM_SCRATCH_REG3__SCRATCH_REG3__SHIFT          0x00000000
#define GRBM_SCRATCH_REG4__SCRATCH_REG4__SHIFT          0x00000000
#define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT          0x00000000
#define GRBM_SCRATCH_REG6__SCRATCH_REG6__SHIFT          0x00000000
#define GRBM_SCRATCH_REG7__SCRATCH_REG7__SHIFT          0x00000000
#define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT  0x00000000
#define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT  0x00000000
#define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL__SHIFT    0x00000000
#define GRBM_SE0_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000f
#define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x00000013
#define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT  0x00000000
#define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT  0x00000000
#define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL__SHIFT    0x00000000
#define GRBM_SE1_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000f
#define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x00000013
#define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT  0x00000000
#define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT  0x00000000
#define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL__SHIFT    0x00000000
#define GRBM_SE2_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000f
#define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x00000013
#define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT  0x00000000
#define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT  0x00000000
#define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000015
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000012
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000b
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT 0x00000011
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT 0x0000000a
#define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT 0x00000014
#define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL__SHIFT    0x00000000
#define GRBM_SE3_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT 0x00000016
#define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT 0x00000010
#define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000f
#define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000d
#define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT 0x0000000c
#define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT__GFX09 0x00000013
#define GRBM_SKEW_CNTL__SKEW_COUNT__SHIFT               0x00000006
#define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD__SHIFT       0x00000000
#define GRBM_SOFT_RESET__SOFT_RESET_CAC__SHIFT          0x00000014
#define GRBM_SOFT_RESET__SOFT_RESET_CPAXI__SHIFT        0x00000015
#define GRBM_SOFT_RESET__SOFT_RESET_CPC__SHIFT          0x00000012
#define GRBM_SOFT_RESET__SOFT_RESET_CPF__SHIFT          0x00000011
#define GRBM_SOFT_RESET__SOFT_RESET_CPG__SHIFT          0x00000013
#define GRBM_SOFT_RESET__SOFT_RESET_CP__SHIFT           0x00000000
#define GRBM_SOFT_RESET__SOFT_RESET_EA__SHIFT           0x00000016
#define GRBM_SOFT_RESET__SOFT_RESET_GFX__SHIFT          0x00000010
#define GRBM_SOFT_RESET__SOFT_RESET_RLC__SHIFT          0x00000002
#define GRBM_STATUS2__CPAXI_BUSY__SHIFT                 0x0000001f
#define GRBM_STATUS2__CPC_BUSY__SHIFT                   0x0000001d
#define GRBM_STATUS2__CPF_BUSY__SHIFT                   0x0000001c
#define GRBM_STATUS2__CPF_RQ_PENDING__SHIFT             0x00000013
#define GRBM_STATUS2__CPG_BUSY__SHIFT                   0x0000001e
#define GRBM_STATUS2__EA_BUSY__SHIFT                    0x00000010
#define GRBM_STATUS2__EA_LINK_BUSY__SHIFT               0x00000014
#define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING__SHIFT     0x00000004
#define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL__SHIFT     0x00000000
#define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING__SHIFT     0x00000005
#define GRBM_STATUS2__ME1PIPE0_RQ_PENDING__SHIFT        0x00000006
#define GRBM_STATUS2__ME1PIPE1_RQ_PENDING__SHIFT        0x00000007
#define GRBM_STATUS2__ME1PIPE2_RQ_PENDING__SHIFT        0x00000008
#define GRBM_STATUS2__ME1PIPE3_RQ_PENDING__SHIFT        0x00000009
#define GRBM_STATUS2__ME2PIPE0_RQ_PENDING__SHIFT        0x0000000a
#define GRBM_STATUS2__ME2PIPE1_RQ_PENDING__SHIFT        0x0000000b
#define GRBM_STATUS2__ME2PIPE2_RQ_PENDING__SHIFT        0x0000000c
#define GRBM_STATUS2__ME2PIPE3_RQ_PENDING__SHIFT        0x0000000d
#define GRBM_STATUS2__RLC_BUSY__SHIFT                   0x00000018
#define GRBM_STATUS2__RLC_RQ_PENDING__SHIFT             0x0000000e
#define GRBM_STATUS2__RMI_BUSY__SHIFT                   0x00000011
#define GRBM_STATUS2__TCC_CC_RESIDENT__SHIFT__GFX09     0x0000001a
#define GRBM_STATUS2__TC_BUSY__SHIFT__GFX09             0x00000019
#define GRBM_STATUS2__UTCL2_BUSY__SHIFT                 0x0000000f
#define GRBM_STATUS2__UTCL2_RQ_PENDING__SHIFT           0x00000012
#define GRBM_STATUS_SE0__BCI_BUSY__SHIFT                0x00000016
#define GRBM_STATUS_SE0__CB_BUSY__SHIFT                 0x0000001f
#define GRBM_STATUS_SE0__CB_CLEAN__SHIFT                0x00000002
#define GRBM_STATUS_SE0__DB_BUSY__SHIFT                 0x0000001e
#define GRBM_STATUS_SE0__DB_CLEAN__SHIFT                0x00000001
#define GRBM_STATUS_SE0__PA_BUSY__SHIFT                 0x00000018
#define GRBM_STATUS_SE0__RMI_BUSY__SHIFT                0x00000015
#define GRBM_STATUS_SE0__SC_BUSY__SHIFT                 0x0000001d
#define GRBM_STATUS_SE0__SPI_BUSY__SHIFT                0x0000001b
#define GRBM_STATUS_SE0__SX_BUSY__SHIFT                 0x0000001a
#define GRBM_STATUS_SE0__TA_BUSY__SHIFT                 0x00000019
#define GRBM_STATUS_SE0__VGT_BUSY__SHIFT__GFX09         0x00000017
#define GRBM_STATUS_SE1__BCI_BUSY__SHIFT                0x00000016
#define GRBM_STATUS_SE1__CB_BUSY__SHIFT                 0x0000001f
#define GRBM_STATUS_SE1__CB_CLEAN__SHIFT                0x00000002
#define GRBM_STATUS_SE1__DB_BUSY__SHIFT                 0x0000001e
#define GRBM_STATUS_SE1__DB_CLEAN__SHIFT                0x00000001
#define GRBM_STATUS_SE1__PA_BUSY__SHIFT                 0x00000018
#define GRBM_STATUS_SE1__RMI_BUSY__SHIFT                0x00000015
#define GRBM_STATUS_SE1__SC_BUSY__SHIFT                 0x0000001d
#define GRBM_STATUS_SE1__SPI_BUSY__SHIFT                0x0000001b
#define GRBM_STATUS_SE1__SX_BUSY__SHIFT                 0x0000001a
#define GRBM_STATUS_SE1__TA_BUSY__SHIFT                 0x00000019
#define GRBM_STATUS_SE1__VGT_BUSY__SHIFT__GFX09         0x00000017
#define GRBM_STATUS_SE2__BCI_BUSY__SHIFT                0x00000016
#define GRBM_STATUS_SE2__CB_BUSY__SHIFT                 0x0000001f
#define GRBM_STATUS_SE2__CB_CLEAN__SHIFT                0x00000002
#define GRBM_STATUS_SE2__DB_BUSY__SHIFT                 0x0000001e
#define GRBM_STATUS_SE2__DB_CLEAN__SHIFT                0x00000001
#define GRBM_STATUS_SE2__PA_BUSY__SHIFT                 0x00000018
#define GRBM_STATUS_SE2__RMI_BUSY__SHIFT                0x00000015
#define GRBM_STATUS_SE2__SC_BUSY__SHIFT                 0x0000001d
#define GRBM_STATUS_SE2__SPI_BUSY__SHIFT                0x0000001b
#define GRBM_STATUS_SE2__SX_BUSY__SHIFT                 0x0000001a
#define GRBM_STATUS_SE2__TA_BUSY__SHIFT                 0x00000019
#define GRBM_STATUS_SE2__VGT_BUSY__SHIFT__GFX09         0x00000017
#define GRBM_STATUS_SE3__BCI_BUSY__SHIFT                0x00000016
#define GRBM_STATUS_SE3__CB_BUSY__SHIFT                 0x0000001f
#define GRBM_STATUS_SE3__CB_CLEAN__SHIFT                0x00000002
#define GRBM_STATUS_SE3__DB_BUSY__SHIFT                 0x0000001e
#define GRBM_STATUS_SE3__DB_CLEAN__SHIFT                0x00000001
#define GRBM_STATUS_SE3__PA_BUSY__SHIFT                 0x00000018
#define GRBM_STATUS_SE3__RMI_BUSY__SHIFT                0x00000015
#define GRBM_STATUS_SE3__SC_BUSY__SHIFT                 0x0000001d
#define GRBM_STATUS_SE3__SPI_BUSY__SHIFT                0x0000001b
#define GRBM_STATUS_SE3__SX_BUSY__SHIFT                 0x0000001a
#define GRBM_STATUS_SE3__TA_BUSY__SHIFT                 0x00000019
#define GRBM_STATUS_SE3__VGT_BUSY__SHIFT__GFX09         0x00000017
#define GRBM_STATUS__BCI_BUSY__SHIFT                    0x00000017
#define GRBM_STATUS__CB_BUSY__SHIFT                     0x0000001e
#define GRBM_STATUS__CB_CLEAN__SHIFT                    0x0000000d
#define GRBM_STATUS__CP_BUSY__SHIFT                     0x0000001d
#define GRBM_STATUS__CP_COHERENCY_BUSY__SHIFT           0x0000001c
#define GRBM_STATUS__DB_BUSY__SHIFT                     0x0000001a
#define GRBM_STATUS__DB_CLEAN__SHIFT                    0x0000000c
#define GRBM_STATUS__GDS_BUSY__SHIFT                    0x0000000f
#define GRBM_STATUS__GDS_DMA_RQ_PENDING__SHIFT          0x00000009
#define GRBM_STATUS__GUI_ACTIVE__SHIFT                  0x0000001f
#define GRBM_STATUS__IA_BUSY_NO_DMA__SHIFT__GFX09       0x00000012
#define GRBM_STATUS__IA_BUSY__SHIFT__GFX09              0x00000013
#define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING__SHIFT      0x00000007
#define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL__SHIFT      0x00000000
#define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING__SHIFT      0x00000008
#define GRBM_STATUS__PA_BUSY__SHIFT                     0x00000019
#define GRBM_STATUS__RSMU_RQ_PENDING__SHIFT             0x00000005
#define GRBM_STATUS__SC_BUSY__SHIFT                     0x00000018
#define GRBM_STATUS__SPI_BUSY__SHIFT                    0x00000016
#define GRBM_STATUS__SX_BUSY__SHIFT                     0x00000014
#define GRBM_STATUS__TA_BUSY__SHIFT                     0x0000000e
#define GRBM_STATUS__VGT_BUSY__SHIFT__GFX09             0x00000011
#define GRBM_STATUS__WD_BUSY_NO_DMA__SHIFT__GFX09       0x00000010
#define GRBM_STATUS__WD_BUSY__SHIFT__GFX09              0x00000015
#define GRBM_TRAP_ADDR_MSK__DATA__SHIFT                 0x00000000
#define GRBM_TRAP_ADDR__DATA__SHIFT                     0x00000000
#define GRBM_TRAP_OP__RW__SHIFT                         0x00000000
#define GRBM_TRAP_WD_MSK__DATA__SHIFT                   0x00000000
#define GRBM_TRAP_WD__DATA__SHIFT                       0x00000000
#define GRBM_UTCL2_INVAL_RANGE_END__DATA__SHIFT         0x00000000
#define GRBM_UTCL2_INVAL_RANGE_START__DATA__SHIFT       0x00000000
#define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS__SHIFT  0x00000000
#define GRBM_WRITE_ERROR__WRITE_ERROR__SHIFT            0x0000001f
#define GRBM_WRITE_ERROR__WRITE_MEID__SHIFT             0x00000016
#define GRBM_WRITE_ERROR__WRITE_PIPEID__SHIFT           0x00000014
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC__SHIFT    0x00000000
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RSMU__SHIFT   0x00000001
#define GRBM_WRITE_ERROR__WRITE_SSRCID__SHIFT           0x00000002
#define GRBM_WRITE_ERROR__WRITE_VFID__SHIFT             0x00000005
#define GRBM_WRITE_ERROR__WRITE_VF__SHIFT               0x0000000c
#define GRBM_WRITE_ERROR__WRITE_VMID__SHIFT             0x0000000d
#define IA_CNTL_STATUS__IA_ADC_BUSY__SHIFT__GFX09       0x00000004
#define IA_CNTL_STATUS__IA_BUSY__SHIFT__GFX09           0x00000000
#define IA_CNTL_STATUS__IA_DMA_BUSY__SHIFT__GFX09       0x00000001
#define IA_CNTL_STATUS__IA_DMA_REQ_BUSY__SHIFT__GFX09   0x00000002
#define IA_CNTL_STATUS__IA_GRP_BUSY__SHIFT__GFX09       0x00000003
#define IA_ENHANCE__MISC__SHIFT                         0x00000000
#define IA_MULTI_VGT_PARAM__EN_INST_OPT_ADV__SHIFT__GFX09 0x00000016
#define IA_MULTI_VGT_PARAM__EN_INST_OPT_BASIC__SHIFT__GFX09 0x00000015
#define IA_MULTI_VGT_PARAM__HW_USE_ONLY__SHIFT__GFX09   0x00000017
#define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON__SHIFT   0x00000012
#define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON__SHIFT   0x00000010
#define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE__SHIFT       0x00000000
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI__SHIFT        0x00000013
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP__SHIFT        0x00000011
#define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP__SHIFT     0x00000014
#define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__GFX09 0x0000001c
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__GFX09 0x00000018
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__GFX09 0x0000000a
#define IA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define IA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define IA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define IA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define IA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define IA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define IA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define IA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define IA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define IA_UTCL1_CNTL__BYPASS__SHIFT                    0x00000019
#define IA_UTCL1_CNTL__DROP_MODE__SHIFT                 0x00000018
#define IA_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define IA_UTCL1_CNTL__FORCE_SNOOP__SHIFT               0x0000001c
#define IA_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT           0x0000001b
#define IA_UTCL1_CNTL__INVALIDATE__SHIFT                0x0000001a
#define IA_UTCL1_CNTL__VMID_RESET_MODE__SHIFT           0x00000017
#define IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT      0x00000000
#define IA_UTCL1_STATUS__FAULT_DETECTED__SHIFT          0x00000000
#define IA_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT           0x00000008
#define IA_UTCL1_STATUS__PRT_DETECTED__SHIFT            0x00000002
#define IA_UTCL1_STATUS__PRT_UTCL1ID__SHIFT             0x00000018
#define IA_UTCL1_STATUS__RETRY_DETECTED__SHIFT          0x00000001
#define IA_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT           0x00000010
#define IH_ACTIVE_FCN_ID__PF_VF__SHIFT                  0x0000001f
#define IH_ACTIVE_FCN_ID__VF_ID__SHIFT                  0x00000000
#define IH_CHICKEN__ACTIVE_FCN_ID_PROT_ENABLE__SHIFT    0x00000000
#define IH_CID_REMAP_DATA__CLIENT_ID__SHIFT             0x00000000
#define IH_CID_REMAP_DATA__INITIATOR_ID__SHIFT          0x00000008
#define IH_CID_REMAP_INDEX__INDEX__SHIFT                0x00000000
#define IH_CLIENT_CFG_DATA__CLIENT_TYPE__SHIFT          0x00000012
#define IH_CLIENT_CFG_DATA__CREDIT_RETURN_ADDR__SHIFT   0x00000000
#define IH_CLIENT_CFG_DATA__OVERWRITE_RING_ID_WITH_ACTIVE_FCN_ID__SHIFT 0x00000018
#define IH_CLIENT_CFG_DATA__RING_ID__SHIFT              0x00000014
#define IH_CLIENT_CFG_DATA__VF_RB_SELECT__SHIFT         0x00000016
#define IH_CLIENT_CFG_INDEX__INDEX__SHIFT               0x00000000
#define IH_CLIENT_CFG__TOTAL_CLIENT_NUM__SHIFT          0x00000000
#define IH_CLIENT_CREDIT_ERROR__CLEAR__SHIFT            0x00000000
#define IH_CLIENT_CREDIT_ERROR__CLIENT_10_ERROR__SHIFT  0x0000000a
#define IH_CLIENT_CREDIT_ERROR__CLIENT_11_ERROR__SHIFT  0x0000000b
#define IH_CLIENT_CREDIT_ERROR__CLIENT_12_ERROR__SHIFT  0x0000000c
#define IH_CLIENT_CREDIT_ERROR__CLIENT_13_ERROR__SHIFT  0x0000000d
#define IH_CLIENT_CREDIT_ERROR__CLIENT_14_ERROR__SHIFT  0x0000000e
#define IH_CLIENT_CREDIT_ERROR__CLIENT_15_ERROR__SHIFT  0x0000000f
#define IH_CLIENT_CREDIT_ERROR__CLIENT_16_ERROR__SHIFT  0x00000010
#define IH_CLIENT_CREDIT_ERROR__CLIENT_17_ERROR__SHIFT  0x00000011
#define IH_CLIENT_CREDIT_ERROR__CLIENT_18_ERROR__SHIFT  0x00000012
#define IH_CLIENT_CREDIT_ERROR__CLIENT_19_ERROR__SHIFT  0x00000013
#define IH_CLIENT_CREDIT_ERROR__CLIENT_1_ERROR__SHIFT   0x00000001
#define IH_CLIENT_CREDIT_ERROR__CLIENT_20_ERROR__SHIFT  0x00000014
#define IH_CLIENT_CREDIT_ERROR__CLIENT_21_ERROR__SHIFT  0x00000015
#define IH_CLIENT_CREDIT_ERROR__CLIENT_22_ERROR__SHIFT  0x00000016
#define IH_CLIENT_CREDIT_ERROR__CLIENT_23_ERROR__SHIFT  0x00000017
#define IH_CLIENT_CREDIT_ERROR__CLIENT_24_ERROR__SHIFT  0x00000018
#define IH_CLIENT_CREDIT_ERROR__CLIENT_25_ERROR__SHIFT  0x00000019
#define IH_CLIENT_CREDIT_ERROR__CLIENT_26_ERROR__SHIFT  0x0000001a
#define IH_CLIENT_CREDIT_ERROR__CLIENT_27_ERROR__SHIFT  0x0000001b
#define IH_CLIENT_CREDIT_ERROR__CLIENT_28_ERROR__SHIFT  0x0000001c
#define IH_CLIENT_CREDIT_ERROR__CLIENT_29_ERROR__SHIFT  0x0000001d
#define IH_CLIENT_CREDIT_ERROR__CLIENT_2_ERROR__SHIFT   0x00000002
#define IH_CLIENT_CREDIT_ERROR__CLIENT_30_ERROR__SHIFT  0x0000001e
#define IH_CLIENT_CREDIT_ERROR__CLIENT_31_ERROR__SHIFT  0x0000001f
#define IH_CLIENT_CREDIT_ERROR__CLIENT_3_ERROR__SHIFT   0x00000003
#define IH_CLIENT_CREDIT_ERROR__CLIENT_4_ERROR__SHIFT   0x00000004
#define IH_CLIENT_CREDIT_ERROR__CLIENT_5_ERROR__SHIFT   0x00000005
#define IH_CLIENT_CREDIT_ERROR__CLIENT_6_ERROR__SHIFT   0x00000006
#define IH_CLIENT_CREDIT_ERROR__CLIENT_7_ERROR__SHIFT   0x00000007
#define IH_CLIENT_CREDIT_ERROR__CLIENT_8_ERROR__SHIFT   0x00000008
#define IH_CLIENT_CREDIT_ERROR__CLIENT_9_ERROR__SHIFT   0x00000009
#define IH_CLK_CTRL__DBUS_MUX_CLK_SOFT_OVERRIDE__SHIFT  0x0000001b
#define IH_CLK_CTRL__DYN_CLK_SOFT_OVERRIDE__SHIFT       0x0000001e
#define IH_CLK_CTRL__LIMIT_SMN_CLK_SOFT_OVERRIDE__SHIFT 0x0000001d
#define IH_CLK_CTRL__OSSSYS_SHARE_CLK_SOFT_OVERRIDE__SHIFT 0x0000001c
#define IH_CLK_CTRL__REG_CLK_SOFT_OVERRIDE__SHIFT       0x0000001f
#define IH_CNTL2__SELF_IV_FORCE_WPTR_UPDATE_ENABLE__SHIFT 0x00000008
#define IH_CNTL2__SELF_IV_FORCE_WPTR_UPDATE_TIMEOUT__SHIFT 0x00000000
#define IH_CNTL__IH_FIFO_HIGHWATER__SHIFT               0x00000008
#define IH_CNTL__IH_IDLE_HYSTERESIS_CNTL__SHIFT         0x00000006
#define IH_CNTL__MC_WR_CLEAN_CNT__SHIFT                 0x00000014
#define IH_CNTL__WPTR_WRITEBACK_TIMER__SHIFT            0x00000000
#define IH_COOKIE_0__CLIENT_ID__SHIFT                   0x00000000
#define IH_COOKIE_0__RESERVED__SHIFT                    0x0000001c
#define IH_COOKIE_0__RING_ID__SHIFT                     0x00000010
#define IH_COOKIE_0__SOURCE_ID__SHIFT                   0x00000008
#define IH_COOKIE_0__VMID_TYPE__SHIFT                   0x0000001f
#define IH_COOKIE_0__VM_ID__SHIFT                       0x00000018
#define IH_COOKIE_1__TIMESTAMP_31_0__SHIFT              0x00000000
#define IH_COOKIE_2__RESERVED__SHIFT                    0x00000010
#define IH_COOKIE_2__TIMESTAMP_47_32__SHIFT             0x00000000
#define IH_COOKIE_2__TIMESTAMP_SRC__SHIFT               0x0000001f
#define IH_COOKIE_3__PASID_SRC__SHIFT                   0x0000001f
#define IH_COOKIE_3__PAS_ID__SHIFT                      0x00000000
#define IH_COOKIE_3__RESERVED__SHIFT                    0x00000010
#define IH_COOKIE_4__CONTEXT_ID_31_0__SHIFT             0x00000000
#define IH_COOKIE_5__CONTEXT_ID_63_32__SHIFT            0x00000000
#define IH_COOKIE_6__CONTEXT_ID_95_64__SHIFT            0x00000000
#define IH_COOKIE_7__CONTEXT_ID_128_96__SHIFT           0x00000000
#define IH_COOKIE_REC_VIOLATION_LOG__VIOLATION_STATUS__SHIFT 0x00000000
#define IH_CREDIT_STATUS__CLIENT_10_CREDIT_RETURNED__SHIFT 0x0000000a
#define IH_CREDIT_STATUS__CLIENT_11_CREDIT_RETURNED__SHIFT 0x0000000b
#define IH_CREDIT_STATUS__CLIENT_12_CREDIT_RETURNED__SHIFT 0x0000000c
#define IH_CREDIT_STATUS__CLIENT_13_CREDIT_RETURNED__SHIFT 0x0000000d
#define IH_CREDIT_STATUS__CLIENT_14_CREDIT_RETURNED__SHIFT 0x0000000e
#define IH_CREDIT_STATUS__CLIENT_15_CREDIT_RETURNED__SHIFT 0x0000000f
#define IH_CREDIT_STATUS__CLIENT_16_CREDIT_RETURNED__SHIFT 0x00000010
#define IH_CREDIT_STATUS__CLIENT_17_CREDIT_RETURNED__SHIFT 0x00000011
#define IH_CREDIT_STATUS__CLIENT_18_CREDIT_RETURNED__SHIFT 0x00000012
#define IH_CREDIT_STATUS__CLIENT_19_CREDIT_RETURNED__SHIFT 0x00000013
#define IH_CREDIT_STATUS__CLIENT_1_CREDIT_RETURNED__SHIFT 0x00000001
#define IH_CREDIT_STATUS__CLIENT_20_CREDIT_RETURNED__SHIFT 0x00000014
#define IH_CREDIT_STATUS__CLIENT_21_CREDIT_RETURNED__SHIFT 0x00000015
#define IH_CREDIT_STATUS__CLIENT_22_CREDIT_RETURNED__SHIFT 0x00000016
#define IH_CREDIT_STATUS__CLIENT_23_CREDIT_RETURNED__SHIFT 0x00000017
#define IH_CREDIT_STATUS__CLIENT_24_CREDIT_RETURNED__SHIFT 0x00000018
#define IH_CREDIT_STATUS__CLIENT_25_CREDIT_RETURNED__SHIFT 0x00000019
#define IH_CREDIT_STATUS__CLIENT_26_CREDIT_RETURNED__SHIFT 0x0000001a
#define IH_CREDIT_STATUS__CLIENT_27_CREDIT_RETURNED__SHIFT 0x0000001b
#define IH_CREDIT_STATUS__CLIENT_28_CREDIT_RETURNED__SHIFT 0x0000001c
#define IH_CREDIT_STATUS__CLIENT_29_CREDIT_RETURNED__SHIFT 0x0000001d
#define IH_CREDIT_STATUS__CLIENT_2_CREDIT_RETURNED__SHIFT 0x00000002
#define IH_CREDIT_STATUS__CLIENT_30_CREDIT_RETURNED__SHIFT 0x0000001e
#define IH_CREDIT_STATUS__CLIENT_31_CREDIT_RETURNED__SHIFT 0x0000001f
#define IH_CREDIT_STATUS__CLIENT_3_CREDIT_RETURNED__SHIFT 0x00000003
#define IH_CREDIT_STATUS__CLIENT_4_CREDIT_RETURNED__SHIFT 0x00000004
#define IH_CREDIT_STATUS__CLIENT_5_CREDIT_RETURNED__SHIFT 0x00000005
#define IH_CREDIT_STATUS__CLIENT_6_CREDIT_RETURNED__SHIFT 0x00000006
#define IH_CREDIT_STATUS__CLIENT_7_CREDIT_RETURNED__SHIFT 0x00000007
#define IH_CREDIT_STATUS__CLIENT_8_CREDIT_RETURNED__SHIFT 0x00000008
#define IH_CREDIT_STATUS__CLIENT_9_CREDIT_RETURNED__SHIFT 0x00000009
#define IH_DOORBELL_RPTR_RING1__ENABLE__SHIFT           0x0000001c
#define IH_DOORBELL_RPTR_RING1__OFFSET__SHIFT           0x00000000
#define IH_DOORBELL_RPTR_RING2__ENABLE__SHIFT           0x0000001c
#define IH_DOORBELL_RPTR_RING2__OFFSET__SHIFT           0x00000000
#define IH_DOORBELL_RPTR__ENABLE__SHIFT                 0x0000001c
#define IH_DOORBELL_RPTR__OFFSET__SHIFT                 0x00000000
#define IH_DSM_MATCH_DATA_CONTROL__VALUE__SHIFT         0x00000000
#define IH_DSM_MATCH_FIELD_CONTROL__CLIENT_ID_EN__SHIFT 0x00000006
#define IH_DSM_MATCH_FIELD_CONTROL__FCNID_EN__SHIFT     0x00000001
#define IH_DSM_MATCH_FIELD_CONTROL__PASID_EN__SHIFT     0x00000005
#define IH_DSM_MATCH_FIELD_CONTROL__RINGID_EN__SHIFT    0x00000003
#define IH_DSM_MATCH_FIELD_CONTROL__SRC_EN__SHIFT       0x00000000
#define IH_DSM_MATCH_FIELD_CONTROL__TIMESTAMP_EN__SHIFT 0x00000002
#define IH_DSM_MATCH_FIELD_CONTROL__VMID_EN__SHIFT      0x00000004
#define IH_DSM_MATCH_VALUE_BIT_31_0__VALUE__SHIFT       0x00000000
#define IH_DSM_MATCH_VALUE_BIT_63_32__VALUE__SHIFT      0x00000000
#define IH_DSM_MATCH_VALUE_BIT_95_64__VALUE__SHIFT      0x00000000
#define IH_GPU_IOV_VIOLATION_LOG__ADDRESS__SHIFT        0x00000002
#define IH_GPU_IOV_VIOLATION_LOG__INITIATOR_ID__SHIFT__GFX09 0x00000018
#define IH_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS__SHIFT 0x00000001
#define IH_GPU_IOV_VIOLATION_LOG__OPCODE__SHIFT         0x00000012
#define IH_GPU_IOV_VIOLATION_LOG__VF_ID__SHIFT          0x00000014
#define IH_GPU_IOV_VIOLATION_LOG__VF__SHIFT             0x00000013
#define IH_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS__SHIFT 0x00000000
#define IH_INT_FLAGS__CLIENT_0_FLAG__SHIFT              0x00000000
#define IH_INT_FLAGS__CLIENT_10_FLAG__SHIFT             0x0000000a
#define IH_INT_FLAGS__CLIENT_11_FLAG__SHIFT             0x0000000b
#define IH_INT_FLAGS__CLIENT_12_FLAG__SHIFT             0x0000000c
#define IH_INT_FLAGS__CLIENT_13_FLAG__SHIFT             0x0000000d
#define IH_INT_FLAGS__CLIENT_14_FLAG__SHIFT             0x0000000e
#define IH_INT_FLAGS__CLIENT_15_FLAG__SHIFT             0x0000000f
#define IH_INT_FLAGS__CLIENT_16_FLAG__SHIFT             0x00000010
#define IH_INT_FLAGS__CLIENT_17_FLAG__SHIFT             0x00000011
#define IH_INT_FLAGS__CLIENT_18_FLAG__SHIFT             0x00000012
#define IH_INT_FLAGS__CLIENT_19_FLAG__SHIFT             0x00000013
#define IH_INT_FLAGS__CLIENT_1_FLAG__SHIFT              0x00000001
#define IH_INT_FLAGS__CLIENT_20_FLAG__SHIFT             0x00000014
#define IH_INT_FLAGS__CLIENT_21_FLAG__SHIFT             0x00000015
#define IH_INT_FLAGS__CLIENT_22_FLAG__SHIFT             0x00000016
#define IH_INT_FLAGS__CLIENT_23_FLAG__SHIFT             0x00000017
#define IH_INT_FLAGS__CLIENT_24_FLAG__SHIFT             0x00000018
#define IH_INT_FLAGS__CLIENT_25_FLAG__SHIFT             0x00000019
#define IH_INT_FLAGS__CLIENT_26_FLAG__SHIFT             0x0000001a
#define IH_INT_FLAGS__CLIENT_27_FLAG__SHIFT             0x0000001b
#define IH_INT_FLAGS__CLIENT_28_FLAG__SHIFT             0x0000001c
#define IH_INT_FLAGS__CLIENT_29_FLAG__SHIFT             0x0000001d
#define IH_INT_FLAGS__CLIENT_2_FLAG__SHIFT              0x00000002
#define IH_INT_FLAGS__CLIENT_30_FLAG__SHIFT             0x0000001e
#define IH_INT_FLAGS__CLIENT_31_FLAG__SHIFT             0x0000001f
#define IH_INT_FLAGS__CLIENT_3_FLAG__SHIFT              0x00000003
#define IH_INT_FLAGS__CLIENT_4_FLAG__SHIFT              0x00000004
#define IH_INT_FLAGS__CLIENT_5_FLAG__SHIFT              0x00000005
#define IH_INT_FLAGS__CLIENT_6_FLAG__SHIFT              0x00000006
#define IH_INT_FLAGS__CLIENT_7_FLAG__SHIFT              0x00000007
#define IH_INT_FLAGS__CLIENT_8_FLAG__SHIFT              0x00000008
#define IH_INT_FLAGS__CLIENT_9_FLAG__SHIFT              0x00000009
#define IH_INT_FLOOD_CNTL__CLEAR_INT_FLOOD_STATUS__SHIFT 0x00000004
#define IH_INT_FLOOD_CNTL__FLOOD_CNTL_ENABLE__SHIFT     0x00000003
#define IH_INT_FLOOD_CNTL__HIGHWATER__SHIFT             0x00000000
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_CLIENT_ID__SHIFT 0x00000008
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_SOURCE_ID__SHIFT 0x00000010
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_VF_ID__SHIFT 0x00000018
#define IH_INT_FLOOD_STATUS__INT_DROPPED__SHIFT         0x0000001e
#define IH_INT_FLOOD_STATUS__INT_DROP_CNT__SHIFT        0x00000000
#define IH_LAST_INT_INFO0__CLIENT_ID__SHIFT             0x00000000
#define IH_LAST_INT_INFO0__RING_ID__SHIFT               0x00000010
#define IH_LAST_INT_INFO0__SOURCE_ID__SHIFT             0x00000008
#define IH_LAST_INT_INFO0__VMID_TYPE__SHIFT             0x0000001f
#define IH_LAST_INT_INFO0__VM_ID__SHIFT                 0x00000018
#define IH_LAST_INT_INFO1__CONTEXT_ID__SHIFT            0x00000000
#define IH_LAST_INT_INFO2__PAS_ID__SHIFT                0x00000000
#define IH_LAST_INT_INFO2__VF_ID__SHIFT                 0x00000010
#define IH_LIMIT_INT_RATE_CNTL__LIMIT_ENABLE__SHIFT     0x00000000
#define IH_LIMIT_INT_RATE_CNTL__PERF_INTERVAL__SHIFT    0x00000001
#define IH_LIMIT_INT_RATE_CNTL__PERF_RESULT__SHIFT      0x00000015
#define IH_LIMIT_INT_RATE_CNTL__PERF_THRESHOLD__SHIFT   0x00000005
#define IH_LIMIT_INT_RATE_CNTL__RETURN_DELAY__SHIFT     0x00000011
#define IH_MMHUB_CNTL__IV_TLVL__SHIFT                   0x00000008
#define IH_MMHUB_CNTL__UNITID__SHIFT                    0x00000000
#define IH_MMHUB_CNTL__WPTR_WB_TLVL__SHIFT              0x0000000c
#define IH_MMHUB_ERROR__IH_BRESP_01__SHIFT              0x00000001
#define IH_MMHUB_ERROR__IH_BRESP_10__SHIFT              0x00000002
#define IH_MMHUB_ERROR__IH_BRESP_11__SHIFT              0x00000003
#define IH_MMHUB_ERROR__IH_BUSER_NACK_01__SHIFT         0x00000005
#define IH_MMHUB_ERROR__IH_BUSER_NACK_10__SHIFT         0x00000006
#define IH_MMHUB_ERROR__IH_BUSER_NACK_11__SHIFT         0x00000007
#define IH_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT       0x00000000
#define IH_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT       0x00000000
#define IH_PERFMON_CNTL__CLEAR0__SHIFT                  0x00000001
#define IH_PERFMON_CNTL__CLEAR1__SHIFT                  0x00000011
#define IH_PERFMON_CNTL__ENABLE0__SHIFT                 0x00000000
#define IH_PERFMON_CNTL__ENABLE1__SHIFT                 0x00000010
#define IH_PERFMON_CNTL__PERF_SEL0__SHIFT               0x00000002
#define IH_PERFMON_CNTL__PERF_SEL1__SHIFT               0x00000012
#define IH_RB0_INT_FLOOD_STATUS__RB_INT_DROPPED_VF__SHIFT 0x00000000
#define IH_RB0_INT_FLOOD_STATUS__RB_INT_DROPPED__SHIFT  0x0000001f
#define IH_RB1_INT_FLOOD_STATUS__RB_INT_DROPPED_VF__SHIFT 0x00000000
#define IH_RB1_INT_FLOOD_STATUS__RB_INT_DROPPED__SHIFT  0x0000001f
#define IH_RB2_INT_FLOOD_STATUS__RB_INT_DROPPED_VF__SHIFT 0x00000000
#define IH_RB2_INT_FLOOD_STATUS__RB_INT_DROPPED__SHIFT  0x0000001f
#define IH_RB_BASE_HI_RING1__ADDR__SHIFT                0x00000000
#define IH_RB_BASE_HI_RING2__ADDR__SHIFT                0x00000000
#define IH_RB_BASE_HI__ADDR__SHIFT                      0x00000000
#define IH_RB_BASE_RING1__ADDR__SHIFT                   0x00000000
#define IH_RB_BASE_RING2__ADDR__SHIFT                   0x00000000
#define IH_RB_BASE__ADDR__SHIFT                         0x00000000
#define IH_RB_CNTL_RING1__FULL_DRAIN_CLEAR__SHIFT       0x0000000a
#define IH_RB_CNTL_RING1__MC_RO__SHIFT                  0x00000016
#define IH_RB_CNTL_RING1__MC_SNOOP__SHIFT               0x00000014
#define IH_RB_CNTL_RING1__MC_SPACE__SHIFT               0x0000001c
#define IH_RB_CNTL_RING1__MC_SWAP__SHIFT                0x00000012
#define IH_RB_CNTL_RING1__MC_VMID__SHIFT                0x00000018
#define IH_RB_CNTL_RING1__RB_ENABLE__SHIFT              0x00000000
#define IH_RB_CNTL_RING1__RB_FULL_DRAIN_ENABLE__SHIFT   0x00000009
#define IH_RB_CNTL_RING1__RB_GPU_TS_ENABLE__SHIFT       0x00000007
#define IH_RB_CNTL_RING1__RB_SIZE__SHIFT                0x00000001
#define IH_RB_CNTL_RING1__RB_USED_INT_THRESHOLD__SHIFT  0x0000000c
#define IH_RB_CNTL_RING1__WPTR_OVERFLOW_CLEAR__SHIFT    0x0000001f
#define IH_RB_CNTL_RING1__WPTR_OVERFLOW_ENABLE__SHIFT   0x00000010
#define IH_RB_CNTL_RING2__FULL_DRAIN_CLEAR__SHIFT       0x0000000a
#define IH_RB_CNTL_RING2__MC_RO__SHIFT                  0x00000016
#define IH_RB_CNTL_RING2__MC_SNOOP__SHIFT               0x00000014
#define IH_RB_CNTL_RING2__MC_SPACE__SHIFT               0x0000001c
#define IH_RB_CNTL_RING2__MC_SWAP__SHIFT                0x00000012
#define IH_RB_CNTL_RING2__MC_VMID__SHIFT                0x00000018
#define IH_RB_CNTL_RING2__RB_ENABLE__SHIFT              0x00000000
#define IH_RB_CNTL_RING2__RB_FULL_DRAIN_ENABLE__SHIFT   0x00000009
#define IH_RB_CNTL_RING2__RB_GPU_TS_ENABLE__SHIFT       0x00000007
#define IH_RB_CNTL_RING2__RB_SIZE__SHIFT                0x00000001
#define IH_RB_CNTL_RING2__RB_USED_INT_THRESHOLD__SHIFT  0x0000000c
#define IH_RB_CNTL_RING2__WPTR_OVERFLOW_CLEAR__SHIFT    0x0000001f
#define IH_RB_CNTL_RING2__WPTR_OVERFLOW_ENABLE__SHIFT   0x00000010
#define IH_RB_CNTL__ENABLE_INTR__SHIFT                  0x00000011
#define IH_RB_CNTL__FULL_DRAIN_CLEAR__SHIFT             0x0000000a
#define IH_RB_CNTL__MC_RO__SHIFT                        0x00000016
#define IH_RB_CNTL__MC_SNOOP__SHIFT                     0x00000014
#define IH_RB_CNTL__MC_SPACE__SHIFT                     0x0000001c
#define IH_RB_CNTL__MC_SWAP__SHIFT                      0x00000012
#define IH_RB_CNTL__MC_VMID__SHIFT                      0x00000018
#define IH_RB_CNTL__RB_ENABLE__SHIFT                    0x00000000
#define IH_RB_CNTL__RB_FULL_DRAIN_ENABLE__SHIFT         0x00000009
#define IH_RB_CNTL__RB_GPU_TS_ENABLE__SHIFT             0x00000007
#define IH_RB_CNTL__RB_SIZE__SHIFT                      0x00000001
#define IH_RB_CNTL__RB_USED_INT_THRESHOLD__SHIFT        0x0000000c
#define IH_RB_CNTL__RPTR_REARM__SHIFT                   0x00000015
#define IH_RB_CNTL__WPTR_OVERFLOW_CLEAR__SHIFT          0x0000001f
#define IH_RB_CNTL__WPTR_OVERFLOW_ENABLE__SHIFT         0x00000010
#define IH_RB_CNTL__WPTR_WRITEBACK_ENABLE__SHIFT        0x00000008
#define IH_RB_RPTR_RING1__OFFSET__SHIFT                 0x00000002
#define IH_RB_RPTR_RING2__OFFSET__SHIFT                 0x00000002
#define IH_RB_RPTR__OFFSET__SHIFT                       0x00000002
#define IH_RB_WPTR_ADDR_HI__ADDR__SHIFT                 0x00000000
#define IH_RB_WPTR_ADDR_LO__ADDR__SHIFT                 0x00000002
#define IH_RB_WPTR_RING1__OFFSET__SHIFT                 0x00000002
#define IH_RB_WPTR_RING1__RB_LEFT_NONE__SHIFT           0x00000012
#define IH_RB_WPTR_RING1__RB_MAY_OVERFLOW__SHIFT        0x00000013
#define IH_RB_WPTR_RING1__RB_OVERFLOW__SHIFT            0x00000000
#define IH_RB_WPTR_RING2__OFFSET__SHIFT                 0x00000002
#define IH_RB_WPTR_RING2__RB_LEFT_NONE__SHIFT           0x00000012
#define IH_RB_WPTR_RING2__RB_MAY_OVERFLOW__SHIFT        0x00000013
#define IH_RB_WPTR_RING2__RB_OVERFLOW__SHIFT            0x00000000
#define IH_RB_WPTR__OFFSET__SHIFT                       0x00000002
#define IH_RB_WPTR__RB_LEFT_NONE__SHIFT                 0x00000012
#define IH_RB_WPTR__RB_MAY_OVERFLOW__SHIFT              0x00000013
#define IH_RB_WPTR__RB_OVERFLOW__SHIFT                  0x00000000
#define IH_REGISTER_LAST_PART0__RESERVED__SHIFT         0x00000000
#define IH_REGISTER_LAST_PART1__RESERVED__SHIFT         0x00000000
#define IH_REGISTER_LAST_PART2__RESERVED__SHIFT         0x00000000
#define IH_SCRATCH__DATA__SHIFT                         0x00000000
#define IH_STATUS__BIF_INTERRUPT_LINE__SHIFT            0x0000000a
#define IH_STATUS__BUFFER_IDLE__SHIFT                   0x00000002
#define IH_STATUS__IDLE__SHIFT                          0x00000000
#define IH_STATUS__INPUT_IDLE__SHIFT                    0x00000001
#define IH_STATUS__MC_WR_CLEAN_PENDING__SHIFT           0x00000008
#define IH_STATUS__MC_WR_CLEAN_STALL__SHIFT             0x00000009
#define IH_STATUS__MC_WR_IDLE__SHIFT                    0x00000006
#define IH_STATUS__MC_WR_STALL__SHIFT                   0x00000007
#define IH_STATUS__RB1_FULL_DRAIN__SHIFT                0x0000000d
#define IH_STATUS__RB1_FULL__SHIFT                      0x0000000c
#define IH_STATUS__RB1_OVERFLOW__SHIFT                  0x0000000e
#define IH_STATUS__RB2_FULL_DRAIN__SHIFT                0x00000010
#define IH_STATUS__RB2_FULL__SHIFT                      0x0000000f
#define IH_STATUS__RB2_OVERFLOW__SHIFT                  0x00000011
#define IH_STATUS__RB_FULL_DRAIN__SHIFT                 0x00000004
#define IH_STATUS__RB_FULL__SHIFT                       0x00000003
#define IH_STATUS__RB_OVERFLOW__SHIFT                   0x00000005
#define IH_STATUS__SELF_INT_GEN_IDLE__SHIFT             0x00000012
#define IH_STATUS__SWITCH_READY__SHIFT                  0x0000000b
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT10_IS_STORM_CLIENT__SHIFT 0x0000000a
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT11_IS_STORM_CLIENT__SHIFT 0x0000000b
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT12_IS_STORM_CLIENT__SHIFT 0x0000000c
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT13_IS_STORM_CLIENT__SHIFT 0x0000000d
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT14_IS_STORM_CLIENT__SHIFT 0x0000000e
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT15_IS_STORM_CLIENT__SHIFT 0x0000000f
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT16_IS_STORM_CLIENT__SHIFT 0x00000010
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT17_IS_STORM_CLIENT__SHIFT 0x00000011
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT18_IS_STORM_CLIENT__SHIFT 0x00000012
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT19_IS_STORM_CLIENT__SHIFT 0x00000013
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT1_IS_STORM_CLIENT__SHIFT 0x00000001
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT20_IS_STORM_CLIENT__SHIFT 0x00000014
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT21_IS_STORM_CLIENT__SHIFT 0x00000015
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT22_IS_STORM_CLIENT__SHIFT 0x00000016
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT23_IS_STORM_CLIENT__SHIFT 0x00000017
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT24_IS_STORM_CLIENT__SHIFT 0x00000018
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT25_IS_STORM_CLIENT__SHIFT 0x00000019
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT26_IS_STORM_CLIENT__SHIFT 0x0000001a
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT27_IS_STORM_CLIENT__SHIFT 0x0000001b
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT28_IS_STORM_CLIENT__SHIFT 0x0000001c
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT29_IS_STORM_CLIENT__SHIFT 0x0000001d
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT2_IS_STORM_CLIENT__SHIFT 0x00000002
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT30_IS_STORM_CLIENT__SHIFT 0x0000001e
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT31_IS_STORM_CLIENT__SHIFT 0x0000001f
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT3_IS_STORM_CLIENT__SHIFT 0x00000003
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT4_IS_STORM_CLIENT__SHIFT 0x00000004
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT5_IS_STORM_CLIENT__SHIFT 0x00000005
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT6_IS_STORM_CLIENT__SHIFT 0x00000006
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT7_IS_STORM_CLIENT__SHIFT 0x00000007
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT8_IS_STORM_CLIENT__SHIFT 0x00000008
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT9_IS_STORM_CLIENT__SHIFT 0x00000009
#define IH_VERSION__MAJVER__SHIFT                       0x00000008
#define IH_VERSION__MINVER__SHIFT                       0x00000000
#define IH_VERSION__REV__SHIFT                          0x00000010
#define IH_VF_RB1_STATUS2__RB_FULL_VF__SHIFT            0x00000000
#define IH_VF_RB1_STATUS__RB_FULL_DRAIN_VF__SHIFT       0x00000000
#define IH_VF_RB1_STATUS__RB_OVERFLOW_VF__SHIFT__GFX09  0x00000010
#define IH_VF_RB2_STATUS2__RB_FULL_VF__SHIFT            0x00000000
#define IH_VF_RB2_STATUS__RB_FULL_DRAIN_VF__SHIFT       0x00000000
#define IH_VF_RB2_STATUS__RB_OVERFLOW_VF__SHIFT__GFX09  0x00000010
#define IH_VF_RB_STATUS2__BIF_INTERRUPT_LINE_VF__SHIFT__GFX09 0x00000010
#define IH_VF_RB_STATUS2__RB_FULL_VF__SHIFT             0x00000000
#define IH_VF_RB_STATUS__RB_FULL_DRAIN_VF__SHIFT        0x00000000
#define IH_VF_RB_STATUS__RB_OVERFLOW_VF__SHIFT__GFX09   0x00000010
#define IH_VIRT_RESET_REQ__PF__SHIFT                    0x0000001f
#define IH_VIRT_RESET_REQ__VF__SHIFT                    0x00000000
#define IH_VMID_0_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_0_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_10_LUT_MM__PASID__SHIFT                 0x00000000
#define IH_VMID_10_LUT__PASID__SHIFT                    0x00000000
#define IH_VMID_11_LUT_MM__PASID__SHIFT                 0x00000000
#define IH_VMID_11_LUT__PASID__SHIFT                    0x00000000
#define IH_VMID_12_LUT_MM__PASID__SHIFT                 0x00000000
#define IH_VMID_12_LUT__PASID__SHIFT                    0x00000000
#define IH_VMID_13_LUT_MM__PASID__SHIFT                 0x00000000
#define IH_VMID_13_LUT__PASID__SHIFT                    0x00000000
#define IH_VMID_14_LUT_MM__PASID__SHIFT                 0x00000000
#define IH_VMID_14_LUT__PASID__SHIFT                    0x00000000
#define IH_VMID_15_LUT_MM__PASID__SHIFT                 0x00000000
#define IH_VMID_15_LUT__PASID__SHIFT                    0x00000000
#define IH_VMID_1_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_1_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_2_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_2_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_3_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_3_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_4_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_4_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_5_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_5_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_6_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_6_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_7_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_7_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_8_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_8_LUT__PASID__SHIFT                     0x00000000
#define IH_VMID_9_LUT_MM__PASID__SHIFT                  0x00000000
#define IH_VMID_9_LUT__PASID__SHIFT                     0x00000000
#define LDS_CONFIG__ADDR_OUT_OF_RANGE_REPORTING__SHIFT  0x00000000
#define MC_MEM_POWER_LS__LS_HOLD__SHIFT__GFX09          0x00000006
#define MC_MEM_POWER_LS__LS_SETUP__SHIFT__GFX09         0x00000000
#define MC_SHARED_VIRT_RESET_REQ__PF__SHIFT__GFX09      0x0000001f
#define MC_SHARED_VIRT_RESET_REQ__VF__SHIFT__GFX09      0x00000000
#define MC_VM_AGP_BASE__AGP_BASE__SHIFT__GFX09          0x00000000
#define MC_VM_AGP_BOT__AGP_BOT__SHIFT__GFX09            0x00000000
#define MC_VM_AGP_TOP__AGP_TOP__SHIFT__GFX09            0x00000000
#define MC_VM_APT_CNTL__DIRECT_SYSTEM_EN__SHIFT__GFX09  0x00000001
#define MC_VM_APT_CNTL__FORCE_MTYPE_UC__SHIFT__GFX09    0x00000000
#define MC_VM_CACHEABLE_DRAM_ADDRESS_END__ADDRESS__SHIFT__GFX09 0x00000000
#define MC_VM_CACHEABLE_DRAM_ADDRESS_START__ADDRESS__SHIFT__GFX09 0x00000000
#define MC_VM_FB_LOCATION_BASE__FB_BASE__SHIFT__GFX09   0x00000000
#define MC_VM_FB_LOCATION_TOP__FB_TOP__SHIFT__GFX09     0x00000000
#define MC_VM_FB_OFFSET__FB_OFFSET__SHIFT__GFX09        0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET__SHIFT__GFX09 0x00000010
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER0_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER0_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER1_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER1_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER2_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER2_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER3_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER3_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER4_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER4_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER5_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER5_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER6_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER6_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER7_CFG__CLEAR__SHIFT__GFX09  0x0000001d
#define MC_VM_L2_PERFCOUNTER7_CFG__ENABLE__SHIFT__GFX09 0x0000001c
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_MODE__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_END__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT__GFX09 0x00000010
#define MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT__GFX09 0x00000019
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT__GFX09 0x00000018
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT__GFX09 0x00000000
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT__GFX09 0x00000008
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT__GFX09 0x0000001a
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT__GFX09 0x00000010
#define MC_VM_LOCAL_HBM_ADDRESS_END__ADDRESS__SHIFT__GFX09 0x00000000
#define MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__LOCK__SHIFT__GFX09 0x00000000
#define MC_VM_LOCAL_HBM_ADDRESS_START__ADDRESS__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0__SHIFT__GFX09 0x00000001
#define MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1__SHIFT__GFX09 0x00000001
#define MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2__SHIFT__GFX09 0x00000001
#define MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2__SHIFT__GFX09 0x0000000c
#define MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3__SHIFT__GFX09 0x00000000
#define MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3__SHIFT__GFX09 0x00000001
#define MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3__SHIFT__GFX09 0x0000000c
#define MC_VM_MX_L1_TLB_CNTL__ATC_EN__SHIFT__GFX09      0x0000000d
#define MC_VM_MX_L1_TLB_CNTL__ECO_BITS__SHIFT__GFX09    0x00000007
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL__SHIFT__GFX09 0x00000006
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB__SHIFT__GFX09 0x00000000
#define MC_VM_MX_L1_TLB_CNTL__MTYPE__SHIFT__GFX09       0x0000000b
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE__SHIFT__GFX09 0x00000003
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT__GFX09 0x00000005
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE__SHIFT__GFX09 0x00000000
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2__SHIFT__GFX09 0x00000017
#define MC_VM_NB_MMIOBASE__MMIOBASE__SHIFT__GFX09       0x00000000
#define MC_VM_NB_MMIOLIMIT__MMIOLIMIT__SHIFT__GFX09     0x00000000
#define MC_VM_NB_PCI_ARB__VGA_HOLE__SHIFT__GFX09        0x00000003
#define MC_VM_NB_PCI_CTRL__MMIOENABLE__SHIFT__GFX09     0x00000017
#define MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM__SHIFT__GFX09 0x00000017
#define MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2__SHIFT__GFX09 0x00000000
#define MC_VM_STEERING__DEFAULT_STEERING__SHIFT__GFX09  0x00000000
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__PHYSICAL_PAGE_NUMBER_LSB__SHIFT__GFX09 0x00000000
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__PHYSICAL_PAGE_NUMBER_MSB__SHIFT__GFX09 0x00000000
#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_ADDR__SHIFT__GFX09 0x00000000
#define MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_ADDR__SHIFT__GFX09 0x00000000
#define MP0_ACTIVE_FCN_ID__VFID__SHIFT__GFX09           0x00000000
#define MP0_ACTIVE_FCN_ID__VF__SHIFT__GFX09             0x0000001f
#define MP0_C2PMSG_0__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_100__CONTENT__SHIFT__GFX09           0x00000000
#define MP0_C2PMSG_101__CONTENT__SHIFT__GFX09           0x00000000
#define MP0_C2PMSG_102__CONTENT__SHIFT__GFX09           0x00000000
#define MP0_C2PMSG_103__CONTENT__SHIFT__GFX09           0x00000000
#define MP0_C2PMSG_10__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_11__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_12__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_13__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_14__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_15__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_16__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_17__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_18__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_19__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_1__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_20__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_21__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_22__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_23__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_24__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_25__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_26__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_27__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_28__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_29__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_2__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_30__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_31__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_32__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_33__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_34__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_35__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_36__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_37__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_38__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_39__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_3__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_40__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_41__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_42__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_43__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_44__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_45__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_46__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_47__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_48__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_49__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_4__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_50__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_51__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_52__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_53__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_54__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_55__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_56__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_57__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_58__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_59__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_5__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_60__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_61__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_62__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_63__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_64__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_65__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_66__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_67__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_68__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_69__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_6__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_70__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_71__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_72__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_73__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_74__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_75__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_76__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_77__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_78__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_79__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_7__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_80__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_81__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_82__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_83__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_84__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_85__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_86__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_87__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_88__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_89__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_8__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_90__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_91__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_92__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_93__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_94__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_95__CONTENT__SHIFT                   0x00000000
#define MP0_C2PMSG_96__CONTENT__SHIFT__GFX09            0x00000000
#define MP0_C2PMSG_97__CONTENT__SHIFT__GFX09            0x00000000
#define MP0_C2PMSG_98__CONTENT__SHIFT__GFX09            0x00000000
#define MP0_C2PMSG_99__CONTENT__SHIFT__GFX09            0x00000000
#define MP0_C2PMSG_9__CONTENT__SHIFT                    0x00000000
#define MP0_C2PMSG_ATTR_0__MSG_ATTR__SHIFT              0x00000000
#define MP0_C2PMSG_ATTR_1__MSG_ATTR__SHIFT              0x00000000
#define MP0_C2PMSG_ATTR_2__MSG_ATTR__SHIFT              0x00000000
#define MP0_C2PMSG_ATTR_3__MSG_ATTR__SHIFT              0x00000000
#define MP0_C2PMSG_ATTR_4__MSG_ATTR__SHIFT              0x00000000
#define MP0_C2PMSG_ATTR_5__MSG_ATTR__SHIFT              0x00000000
#define MP0_C2PMSG_ATTR_6__MSG_ATTR__SHIFT__GFX09       0x00000000
#define MP0_FW_INTF__SS_SECURE__SHIFT                   0x00000013
#define MP0_IH_CREDIT__CLIENT_ID__SHIFT__GFX09          0x00000010
#define MP0_IH_CREDIT__CREDIT_VALUE__SHIFT__GFX09       0x00000000
#define MP0_IH_SW_INT_CTRL__INT_ACK__SHIFT__GFX09       0x00000008
#define MP0_IH_SW_INT_CTRL__INT_MASK__SHIFT__GFX09      0x00000000
#define MP0_IH_SW_INT__ID__SHIFT__GFX09                 0x00000000
#define MP0_IH_SW_INT__VALID__SHIFT__GFX09              0x00000008
#define MP0_P2CMSG_0__CONTENT__SHIFT                    0x00000000
#define MP0_P2CMSG_1__CONTENT__SHIFT                    0x00000000
#define MP0_P2CMSG_2__CONTENT__SHIFT                    0x00000000
#define MP0_P2CMSG_3__CONTENT__SHIFT                    0x00000000
#define MP0_P2CMSG_ATTR__MSG_ATTR__SHIFT                0x00000000
#define MP0_P2CMSG_INTEN__INTEN__SHIFT                  0x00000000
#define MP0_P2CMSG_INTSTS__INTSTS0__SHIFT               0x00000000
#define MP0_P2CMSG_INTSTS__INTSTS1__SHIFT               0x00000001
#define MP0_P2CMSG_INTSTS__INTSTS2__SHIFT               0x00000002
#define MP0_P2CMSG_INTSTS__INTSTS3__SHIFT               0x00000003
#define MP0_P2SMSG_0__CONTENT__SHIFT                    0x00000000
#define MP0_P2SMSG_1__CONTENT__SHIFT                    0x00000000
#define MP0_P2SMSG_2__CONTENT__SHIFT                    0x00000000
#define MP0_P2SMSG_3__CONTENT__SHIFT                    0x00000000
#define MP0_P2SMSG_ATTR__MSG_ATTR__SHIFT                0x00000000
#define MP0_P2SMSG_INTSTS__INTSTS0__SHIFT               0x00000000
#define MP0_P2SMSG_INTSTS__INTSTS1__SHIFT               0x00000001
#define MP0_P2SMSG_INTSTS__INTSTS2__SHIFT               0x00000002
#define MP0_P2SMSG_INTSTS__INTSTS3__SHIFT               0x00000003
#define MP0_PUB_SCRATCH0__DATA__SHIFT                   0x00000000
#define MP0_PUB_SCRATCH1__DATA__SHIFT                   0x00000000
#define MP0_PUB_SCRATCH2__DATA__SHIFT                   0x00000000
#define MP0_PUB_SCRATCH3__DATA__SHIFT                   0x00000000
#define MP0_S2PMSG_0__CONTENT__SHIFT                    0x00000000
#define MP0_S2PMSG_ATTR__MSG_ATTR__SHIFT                0x00000000
#define MP0_SMN_ACTIVE_FCN_ID__VFID__SHIFT__GFX09       0x00000000
#define MP0_SMN_ACTIVE_FCN_ID__VF__SHIFT__GFX09         0x0000001f
#define MP0_SMN_C2PMSG_100__CONTENT__SHIFT__GFX09       0x00000000
#define MP0_SMN_C2PMSG_101__CONTENT__SHIFT__GFX09       0x00000000
#define MP0_SMN_C2PMSG_102__CONTENT__SHIFT__GFX09       0x00000000
#define MP0_SMN_C2PMSG_103__CONTENT__SHIFT__GFX09       0x00000000
#define MP0_SMN_C2PMSG_32__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_33__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_34__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_35__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_36__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_37__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_38__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_39__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_40__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_41__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_42__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_43__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_44__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_45__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_46__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_47__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_48__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_49__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_50__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_51__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_52__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_53__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_54__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_55__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_56__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_57__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_58__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_59__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_60__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_61__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_62__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_63__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_64__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_65__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_66__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_67__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_68__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_69__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_70__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_71__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_72__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_73__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_74__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_75__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_76__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_77__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_78__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_79__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_80__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_81__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_82__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_83__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_84__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_85__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_86__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_87__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_88__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_89__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_90__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_91__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_92__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_93__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_94__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_95__CONTENT__SHIFT               0x00000000
#define MP0_SMN_C2PMSG_96__CONTENT__SHIFT__GFX09        0x00000000
#define MP0_SMN_C2PMSG_97__CONTENT__SHIFT__GFX09        0x00000000
#define MP0_SMN_C2PMSG_98__CONTENT__SHIFT__GFX09        0x00000000
#define MP0_SMN_C2PMSG_99__CONTENT__SHIFT__GFX09        0x00000000
#define MP0_SMN_IH_CREDIT__CLIENT_ID__SHIFT__GFX09      0x00000010
#define MP0_SMN_IH_CREDIT__CREDIT_VALUE__SHIFT__GFX09   0x00000000
#define MP0_SMN_IH_SW_INT_CTRL__SW_INT_ACK__SHIFT__GFX09 0x00000008
#define MP0_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK__SHIFT__GFX09 0x00000000
#define MP0_SMN_IH_SW_INT__ID__SHIFT__GFX09             0x00000001
#define MP0_SMN_IH_SW_INT__VALID__SHIFT__GFX09          0x00000000
#define MP0_SOC_INFO__SOC_DIE_ID__SHIFT                 0x00000000
#define MP0_SOC_INFO__SOC_PKG_TYPE__SHIFT               0x00000002
#define MP1_ACP2MP_RESP__CONTENT__SHIFT                 0x00000000
#define MP1_ACTIVE_FCN_ID__VFID__SHIFT__GFX09           0x00000000
#define MP1_ACTIVE_FCN_ID__VF__SHIFT__GFX09             0x0000001f
#define MP1_C2PMSG_0__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_100__CONTENT__SHIFT__GFX09           0x00000000
#define MP1_C2PMSG_101__CONTENT__SHIFT__GFX09           0x00000000
#define MP1_C2PMSG_102__CONTENT__SHIFT__GFX09           0x00000000
#define MP1_C2PMSG_103__CONTENT__SHIFT__GFX09           0x00000000
#define MP1_C2PMSG_10__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_11__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_12__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_13__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_14__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_15__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_16__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_17__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_18__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_19__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_1__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_20__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_21__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_22__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_23__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_24__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_25__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_26__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_27__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_28__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_29__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_2__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_30__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_31__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_32__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_33__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_34__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_35__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_36__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_37__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_38__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_39__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_3__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_40__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_41__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_42__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_43__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_44__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_45__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_46__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_47__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_48__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_49__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_4__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_50__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_51__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_52__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_53__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_54__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_55__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_56__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_57__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_58__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_59__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_5__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_60__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_61__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_62__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_63__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_64__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_65__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_66__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_67__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_68__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_69__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_6__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_70__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_71__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_72__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_73__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_74__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_75__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_76__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_77__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_78__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_79__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_7__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_80__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_81__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_82__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_83__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_84__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_85__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_86__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_87__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_88__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_89__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_8__CONTENT__SHIFT                    0x00000000
#define MP1_C2PMSG_90__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_91__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_92__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_93__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_94__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_95__CONTENT__SHIFT                   0x00000000
#define MP1_C2PMSG_96__CONTENT__SHIFT__GFX09            0x00000000
#define MP1_C2PMSG_97__CONTENT__SHIFT__GFX09            0x00000000
#define MP1_C2PMSG_98__CONTENT__SHIFT__GFX09            0x00000000
#define MP1_C2PMSG_99__CONTENT__SHIFT__GFX09            0x00000000
#define MP1_C2PMSG_9__CONTENT__SHIFT                    0x00000000
#define MP1_DC2MP_RESP__CONTENT__SHIFT                  0x00000000
#define MP1_EXT_SCRATCH0__DATA__SHIFT__GFX09            0x00000000
#define MP1_EXT_SCRATCH1__DATA__SHIFT__GFX09            0x00000000
#define MP1_EXT_SCRATCH2__DATA__SHIFT__GFX09            0x00000000
#define MP1_EXT_SCRATCH3__DATA__SHIFT__GFX09            0x00000000
#define MP1_EXT_SCRATCH4__DATA__SHIFT__GFX09            0x00000000
#define MP1_EXT_SCRATCH5__DATA__SHIFT__GFX09            0x00000000
#define MP1_EXT_SCRATCH6__DATA__SHIFT__GFX09            0x00000000
#define MP1_EXT_SCRATCH7__DATA__SHIFT__GFX09            0x00000000
#define MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED__SHIFT   0x00000000
#define MP1_FIRMWARE_FLAGS__RESERVED__SHIFT             0x00000001
#define MP1_FPS_CNT__COUNT__SHIFT                       0x00000000
#define MP1_IH_CREDIT__CLIENT_ID__SHIFT__GFX09          0x00000010
#define MP1_IH_CREDIT__CREDIT_VALUE__SHIFT__GFX09       0x00000000
#define MP1_IH_SW_INT_CTRL__INT_ACK__SHIFT__GFX09       0x00000008
#define MP1_IH_SW_INT_CTRL__INT_MASK__SHIFT__GFX09      0x00000000
#define MP1_IH_SW_INT__ID__SHIFT__GFX09                 0x00000000
#define MP1_IH_SW_INT__VALID__SHIFT__GFX09              0x00000008
#define MP1_P2CMSG_0__CONTENT__SHIFT                    0x00000000
#define MP1_P2CMSG_1__CONTENT__SHIFT                    0x00000000
#define MP1_P2CMSG_2__CONTENT__SHIFT                    0x00000000
#define MP1_P2CMSG_3__CONTENT__SHIFT                    0x00000000
#define MP1_P2CMSG_INTEN__INTEN__SHIFT                  0x00000000
#define MP1_P2CMSG_INTSTS__INTSTS0__SHIFT               0x00000000
#define MP1_P2CMSG_INTSTS__INTSTS1__SHIFT               0x00000001
#define MP1_P2CMSG_INTSTS__INTSTS2__SHIFT               0x00000002
#define MP1_P2CMSG_INTSTS__INTSTS3__SHIFT               0x00000003
#define MP1_P2SMSG_0__CONTENT__SHIFT                    0x00000000
#define MP1_P2SMSG_1__CONTENT__SHIFT                    0x00000000
#define MP1_P2SMSG_2__CONTENT__SHIFT                    0x00000000
#define MP1_P2SMSG_3__CONTENT__SHIFT                    0x00000000
#define MP1_P2SMSG_INTSTS__INTSTS0__SHIFT               0x00000000
#define MP1_P2SMSG_INTSTS__INTSTS1__SHIFT               0x00000001
#define MP1_P2SMSG_INTSTS__INTSTS2__SHIFT               0x00000002
#define MP1_P2SMSG_INTSTS__INTSTS3__SHIFT               0x00000003
#define MP1_PUB_SCRATCH0__DATA__SHIFT                   0x00000000
#define MP1_PUB_SCRATCH1__DATA__SHIFT                   0x00000000
#define MP1_PUB_SCRATCH2__DATA__SHIFT                   0x00000000
#define MP1_PUB_SCRATCH3__DATA__SHIFT                   0x00000000
#define MP1_RLC2MP_RESP__CONTENT__SHIFT                 0x00000000
#define MP1_S2PMSG_0__CONTENT__SHIFT                    0x00000000
#define MP1_SMN_ACP2MP_RESP__CONTENT__SHIFT             0x00000000
#define MP1_SMN_ACTIVE_FCN_ID__VFID__SHIFT__GFX09       0x00000000
#define MP1_SMN_ACTIVE_FCN_ID__VF__SHIFT__GFX09         0x0000001f
#define MP1_SMN_C2PMSG_100__CONTENT__SHIFT__GFX09       0x00000000
#define MP1_SMN_C2PMSG_101__CONTENT__SHIFT__GFX09       0x00000000
#define MP1_SMN_C2PMSG_102__CONTENT__SHIFT__GFX09       0x00000000
#define MP1_SMN_C2PMSG_103__CONTENT__SHIFT__GFX09       0x00000000
#define MP1_SMN_C2PMSG_32__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_33__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_34__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_35__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_36__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_37__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_38__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_39__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_40__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_41__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_42__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_43__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_44__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_45__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_46__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_47__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_48__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_49__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_50__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_51__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_52__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_53__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_54__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_55__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_56__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_57__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_58__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_59__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_60__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_61__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_62__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_63__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_64__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_65__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_66__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_67__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_68__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_69__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_70__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_71__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_72__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_73__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_74__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_75__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_76__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_77__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_78__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_79__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_80__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_81__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_82__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_83__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_84__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_85__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_86__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_87__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_88__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_89__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_90__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_91__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_92__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_93__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_94__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_95__CONTENT__SHIFT               0x00000000
#define MP1_SMN_C2PMSG_96__CONTENT__SHIFT__GFX09        0x00000000
#define MP1_SMN_C2PMSG_97__CONTENT__SHIFT__GFX09        0x00000000
#define MP1_SMN_C2PMSG_98__CONTENT__SHIFT__GFX09        0x00000000
#define MP1_SMN_C2PMSG_99__CONTENT__SHIFT__GFX09        0x00000000
#define MP1_SMN_DC2MP_RESP__CONTENT__SHIFT              0x00000000
#define MP1_SMN_EXT_SCRATCH0__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH1__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH2__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH3__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH4__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH5__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH6__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH7__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_EXT_SCRATCH8__DATA__SHIFT__GFX09        0x00000000
#define MP1_SMN_FPS_CNT__COUNT__SHIFT                   0x00000000
#define MP1_SMN_IH_CREDIT__CLIENT_ID__SHIFT__GFX09      0x00000010
#define MP1_SMN_IH_CREDIT__CREDIT_VALUE__SHIFT__GFX09   0x00000000
#define MP1_SMN_IH_SW_INT_CTRL__SW_INT_ACK__SHIFT__GFX09 0x00000008
#define MP1_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK__SHIFT__GFX09 0x00000000
#define MP1_SMN_IH_SW_INT__ID__SHIFT__GFX09             0x00000001
#define MP1_SMN_IH_SW_INT__VALID__SHIFT__GFX09          0x00000000
#define MP1_SMN_RLC2MP_RESP__CONTENT__SHIFT             0x00000000
#define MP1_SMN_UVD2MP_RESP__CONTENT__SHIFT             0x00000000
#define MP1_SMN_VCE2MP_RESP__CONTENT__SHIFT             0x00000000
#define MP1_UVD2MP_RESP__CONTENT__SHIFT                 0x00000000
#define MP1_VCE2MP_RESP__CONTENT__SHIFT                 0x00000000
#define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA__SHIFT  0x00000012
#define PA_CL_CLIP_CNTL__CLIP_DISABLE__SHIFT            0x00000010
#define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT__SHIFT     0x00000014
#define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF__SHIFT       0x00000013
#define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA__SHIFT 0x00000018
#define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL__SHIFT   0x00000016
#define PA_CL_CLIP_CNTL__PS_UCP_MODE__SHIFT             0x0000000e
#define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG__SHIFT      0x0000000d
#define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA__SHIFT       0x00000011
#define PA_CL_CLIP_CNTL__UCP_ENA_0__SHIFT               0x00000000
#define PA_CL_CLIP_CNTL__UCP_ENA_1__SHIFT               0x00000001
#define PA_CL_CLIP_CNTL__UCP_ENA_2__SHIFT               0x00000002
#define PA_CL_CLIP_CNTL__UCP_ENA_3__SHIFT               0x00000003
#define PA_CL_CLIP_CNTL__UCP_ENA_4__SHIFT               0x00000004
#define PA_CL_CLIP_CNTL__UCP_ENA_5__SHIFT               0x00000005
#define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE__SHIFT 0x00000019
#define PA_CL_CLIP_CNTL__VTX_KILL_OR__SHIFT             0x00000015
#define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE__SHIFT       0x0000001b
#define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE__SHIFT      0x0000001a
#define PA_CL_CNTL_STATUS__UTC_FAULT_DETECTED__SHIFT    0x00000000
#define PA_CL_CNTL_STATUS__UTC_PRT_DETECTED__SHIFT      0x00000002
#define PA_CL_CNTL_STATUS__UTC_RETRY_DETECTED__SHIFT    0x00000001
#define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL__SHIFT    0x00000003
#define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA__SHIFT      0x00000000
#define PA_CL_ENHANCE__ECO_SPARE0__SHIFT                0x0000001f
#define PA_CL_ENHANCE__ECO_SPARE1__SHIFT                0x0000001e
#define PA_CL_ENHANCE__ECO_SPARE2__SHIFT__GFX09         0x0000001d
#define PA_CL_ENHANCE__ECO_SPARE3__SHIFT__GFX09         0x0000001c
#define PA_CL_ENHANCE__IGNORE_PIPELINE_RESET__SHIFT     0x00000006
#define PA_CL_ENHANCE__KILL_INNER_EDGE_FLAGS__SHIFT     0x00000007
#define PA_CL_ENHANCE__NGG_BYPASS_PRIM_FILTER__SHIFT    0x0000000b
#define PA_CL_ENHANCE__NGG_PA_TO_ALL_SC__SHIFT          0x00000008
#define PA_CL_ENHANCE__NGG_PRIM_INDICES_FIFO_DEPTH__SHIFT 0x0000000e
#define PA_CL_ENHANCE__NGG_SIDEBAND_MEMORY_DEPTH__SHIFT 0x0000000c
#define PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT              0x00000001
#define PA_CL_ENHANCE__TC_LATENCY_TIME_STAMP_RESOLUTION__SHIFT 0x00000009
#define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE__SHIFT       0x00000004
#define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT        0x00000005
#define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER__SHIFT    0x00000000
#define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD__SHIFT 0x0000000e
#define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN__SHIFT       0x0000000d
#define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF__SHIFT       0x0000000c
#define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN__SHIFT      0x00000009
#define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF__SHIFT      0x00000008
#define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN__SHIFT       0x0000000b
#define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF__SHIFT       0x0000000a
#define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0__SHIFT     0x00000003
#define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0__SHIFT   0x00000014
#define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD__SHIFT     0x00000002
#define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN__SHIFT      0x00000006
#define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0__SHIFT  0x00000007
#define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD__SHIFT    0x00000000
#define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN__SHIFT     0x00000004
#define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD__SHIFT     0x00000001
#define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN__SHIFT      0x00000005
#define PA_CL_NGG_CNTL__INDEX_BUF_EDGE_FLAG_ENA__SHIFT  0x00000001
#define PA_CL_NGG_CNTL__VERTEX_REUSE_OFF__SHIFT         0x00000000
#define PA_CL_POINT_CULL_RAD__DATA_REGISTER__SHIFT      0x00000000
#define PA_CL_POINT_SIZE__DATA_REGISTER__SHIFT          0x00000000
#define PA_CL_POINT_X_RAD__DATA_REGISTER__SHIFT         0x00000000
#define PA_CL_POINT_Y_RAD__DATA_REGISTER__SHIFT         0x00000000
#define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE__SHIFT  0x00000000
#define PA_CL_UCP_0_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_0_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_0_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_1_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_2_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_3_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_4_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_W__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_X__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_Y__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_UCP_5_Z__DATA_REGISTER__SHIFT             0x00000000
#define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_XSCALE__VPORT_XSCALE__SHIFT         0x00000000
#define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_YSCALE__VPORT_YSCALE__SHIFT         0x00000000
#define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET__SHIFT    0x00000000
#define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET__SHIFT     0x00000000
#define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE__SHIFT      0x00000000
#define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE__SHIFT       0x00000000
#define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE__SHIFT         0x00000000
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0__SHIFT       0x00000000
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1__SHIFT       0x00000001
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2__SHIFT       0x00000002
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3__SHIFT       0x00000003
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4__SHIFT       0x00000004
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5__SHIFT       0x00000005
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6__SHIFT       0x00000006
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7__SHIFT       0x00000007
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0__SHIFT       0x00000008
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1__SHIFT       0x00000009
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2__SHIFT       0x0000000a
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3__SHIFT       0x0000000b
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4__SHIFT       0x0000000c
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5__SHIFT       0x0000000d
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6__SHIFT       0x0000000e
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7__SHIFT       0x0000000f
#define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG__SHIFT     0x00000011
#define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG__SHIFT   0x00000019
#define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG__SHIFT     0x00000014
#define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE__SHIFT    0x00000010
#define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX__SHIFT 0x00000012
#define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX__SHIFT 0x00000013
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA__SHIFT 0x00000016
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA__SHIFT 0x00000017
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA__SHIFT 0x00000018
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA__SHIFT   0x00000015
#define PA_CL_VTE_CNTL__PERFCOUNTER_REF__SHIFT          0x0000000b
#define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA__SHIFT       0x00000001
#define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA__SHIFT        0x00000000
#define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA__SHIFT       0x00000003
#define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA__SHIFT        0x00000002
#define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA__SHIFT       0x00000005
#define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA__SHIFT        0x00000004
#define PA_CL_VTE_CNTL__VTX_W0_FMT__SHIFT               0x0000000a
#define PA_CL_VTE_CNTL__VTX_XY_FMT__SHIFT               0x00000008
#define PA_CL_VTE_CNTL__VTX_Z_FMT__SHIFT                0x00000009
#define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN__SHIFT   0x00000004
#define PA_SC_AA_CONFIG__COVERAGE_TO_SHADER_SELECT__SHIFT 0x0000001a
#define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE__SHIFT  0x00000018
#define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST__SHIFT         0x0000000d
#define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES__SHIFT    0x00000014
#define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES__SHIFT        0x00000000
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0__SHIFT    0x00000000
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0__SHIFT    0x00000010
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1__SHIFT    0x00000000
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1__SHIFT    0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X__SHIFT  0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y__SHIFT  0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X__SHIFT  0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y__SHIFT  0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y__SHIFT 0x0000001c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X__SHIFT  0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y__SHIFT  0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X__SHIFT  0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y__SHIFT  0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X__SHIFT 0x00000000
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y__SHIFT 0x00000004
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X__SHIFT 0x00000008
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y__SHIFT 0x0000000c
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X__SHIFT 0x00000010
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y__SHIFT 0x00000014
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X__SHIFT 0x00000018
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y__SHIFT 0x0000001c
#define PA_SC_BINNER_CNTL_0__BINNING_MODE__SHIFT        0x00000000
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_X_EXTEND__SHIFT   0x00000004
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_X__SHIFT          0x00000002
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_EXTEND__SHIFT   0x00000007
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_Y__SHIFT          0x00000003
#define PA_SC_BINNER_CNTL_0__CONTEXT_STATES_PER_BIN__SHIFT 0x0000000a
#define PA_SC_BINNER_CNTL_0__DISABLE_START_OF_PRIM__SHIFT 0x00000012
#define PA_SC_BINNER_CNTL_0__FPOVS_PER_BATCH__SHIFT     0x00000013
#define PA_SC_BINNER_CNTL_0__OPTIMAL_BIN_SELECTION__SHIFT 0x0000001b
#define PA_SC_BINNER_CNTL_0__PERSISTENT_STATES_PER_BIN__SHIFT 0x0000000d
#define PA_SC_BINNER_CNTL_1__MAX_ALLOC_COUNT__SHIFT     0x00000000
#define PA_SC_BINNER_CNTL_1__MAX_PRIM_PER_BATCH__SHIFT  0x00000010
#define PA_SC_BINNER_EVENT_CNTL_0__BREAK_BATCH__SHIFT   0x0000001c
#define PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_TS__SHIFT 0x00000008
#define PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH__SHIFT   0x0000000c
#define PA_SC_BINNER_EVENT_CNTL_0__CONTEXT_DONE__SHIFT  0x0000000a
#define PA_SC_BINNER_EVENT_CNTL_0__CS_PARTIAL_FLUSH__SHIFT 0x0000000e
#define PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_IB_END__SHIFT 0x00000018
#define PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_INCR_DE__SHIFT 0x00000016
#define PA_SC_BINNER_EVENT_CNTL_0__RESERVED_0__SHIFT    0x00000000
#define PA_SC_BINNER_EVENT_CNTL_0__RESERVED_9__SHIFT    0x00000012
#define PA_SC_BINNER_EVENT_CNTL_0__RST_PIX_CNT__SHIFT   0x0000001a
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS1__SHIFT 0x00000002
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS2__SHIFT 0x00000004
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS3__SHIFT 0x00000006
#define PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_RESET__SHIFT 0x00000014
#define PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_SYNC__SHIFT 0x00000010
#define PA_SC_BINNER_EVENT_CNTL_0__VS_PARTIAL_FLUSH__SHIFT 0x0000001e
#define PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_EVENT__SHIFT 0x0000000c
#define PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_TS_EVENT__SHIFT 0x00000008
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_DFSM__SHIFT    0x00000004
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_ES_OUTPUT__SHIFT 0x00000018
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_GS_OUTPUT__SHIFT__GFX09 0x0000001a
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_HS_OUTPUT__SHIFT 0x00000002
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_SAMPLE__SHIFT 0x00000016
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_START__SHIFT 0x0000000e
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_STOP__SHIFT 0x00000010
#define PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_START__SHIFT 0x00000012
#define PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_STOP__SHIFT 0x00000014
#define PA_SC_BINNER_EVENT_CNTL_1__PS_PARTIAL_FLUSH__SHIFT 0x00000000
#define PA_SC_BINNER_EVENT_CNTL_1__RESET_TO_LOWEST_VGT__SHIFT 0x00000006
#define PA_SC_BINNER_EVENT_CNTL_1__SAMPLE_PIPELINESTAT__SHIFT 0x0000001c
#define PA_SC_BINNER_EVENT_CNTL_1__SO_VGTSTREAMOUT_FLUSH__SHIFT 0x0000001e
#define PA_SC_BINNER_EVENT_CNTL_1__ZPASS_DONE__SHIFT    0x0000000a
#define PA_SC_BINNER_EVENT_CNTL_2__BLOCK_CONTEXT_DONE__SHIFT 0x00000004
#define PA_SC_BINNER_EVENT_CNTL_2__BOTTOM_OF_PIPE_TS__SHIFT 0x00000010
#define PA_SC_BINNER_EVENT_CNTL_2__CS_CONTEXT_DONE__SHIFT__GFX09 0x00000006
#define PA_SC_BINNER_EVENT_CNTL_2__CS_DONE__SHIFT       0x0000001e
#define PA_SC_BINNER_EVENT_CNTL_2__DB_CACHE_FLUSH_AND_INV__SHIFT 0x00000014
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_DATA_TS__SHIFT 0x0000001a
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_META__SHIFT 0x0000001c
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_DATA_TS__SHIFT 0x00000016
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_META__SHIFT 0x00000018
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_SX_TS__SHIFT__GFX09 0x00000012
#define PA_SC_BINNER_EVENT_CNTL_2__RESET_VTX_CNT__SHIFT 0x00000002
#define PA_SC_BINNER_EVENT_CNTL_2__SAMPLE_STREAMOUTSTATS__SHIFT 0x00000000
#define PA_SC_BINNER_EVENT_CNTL_2__SC_SEND_DB_VPZ__SHIFT 0x0000000e
#define PA_SC_BINNER_EVENT_CNTL_2__SQ_NON_EVENT__SHIFT  0x0000000c
#define PA_SC_BINNER_EVENT_CNTL_2__TGID_ROLLOVER__SHIFT 0x0000000a
#define PA_SC_BINNER_EVENT_CNTL_2__VGT_FLUSH__SHIFT     0x00000008
#define PA_SC_BINNER_EVENT_CNTL_3__CONTEXT_SUSPEND__SHIFT 0x00000016
#define PA_SC_BINNER_EVENT_CNTL_3__ENABLE_LEGACY_PIPELINE__SHIFT 0x0000001c
#define PA_SC_BINNER_EVENT_CNTL_3__ENABLE_NGG_PIPELINE__SHIFT 0x0000001a
#define PA_SC_BINNER_EVENT_CNTL_3__FLUSH_AND_INV_CB_PIXEL_DATA__SHIFT 0x00000002
#define PA_SC_BINNER_EVENT_CNTL_3__OFFCHIP_HS_DEALLOC__SHIFT 0x00000018
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_CONTROL__SHIFT 0x00000010
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_DUMP__SHIFT 0x00000012
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_RESET__SHIFT 0x00000014
#define PA_SC_BINNER_EVENT_CNTL_3__PS_DONE__SHIFT       0x00000000
#define PA_SC_BINNER_EVENT_CNTL_3__RESERVED_63__SHIFT__GFX09 0x0000001e
#define PA_SC_BINNER_EVENT_CNTL_3__SX_CB_RAT_ACK_REQUEST__SHIFT__GFX09 0x00000004
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FINISH__SHIFT 0x0000000e
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FLUSH__SHIFT__GFX09 0x0000000c
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_MARKER__SHIFT 0x0000000a
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_START__SHIFT 0x00000006
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_STOP__SHIFT 0x00000008
#define PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_CONTEXT_THRESHOLD__SHIFT 0x00000017
#define PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_PRIMS_THRESHOLD__SHIFT 0x0000000a
#define PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_CONTEXT_THRESHOLD__SHIFT 0x00000014
#define PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_PRIMS_THRESHOLD__SHIFT 0x00000000
#define PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD__SHIFT 0x00000005
#define PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD__SHIFT 0x0000000a
#define PA_SC_BINNER_PERF_CNTL_1__BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD__SHIFT 0x00000000
#define PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD__SHIFT 0x0000000b
#define PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD__SHIFT 0x00000000
#define PA_SC_BINNER_PERF_CNTL_3__BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD__SHIFT 0x00000000
#define PA_SC_BINNER_TIMEOUT_COUNTER__THRESHOLD__SHIFT  0x00000000
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0__SHIFT    0x00000000
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1__SHIFT    0x00000004
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2__SHIFT    0x00000008
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3__SHIFT    0x0000000c
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4__SHIFT    0x00000010
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5__SHIFT    0x00000014
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6__SHIFT    0x00000018
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7__SHIFT    0x0000001c
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10__SHIFT   0x00000008
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11__SHIFT   0x0000000c
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12__SHIFT   0x00000010
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13__SHIFT   0x00000014
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14__SHIFT   0x00000018
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15__SHIFT   0x0000001c
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8__SHIFT    0x00000000
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9__SHIFT    0x00000004
#define PA_SC_CLIPRECT_0_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_0_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_0_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_0_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_1_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_1_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_1_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_1_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_2_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_2_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_2_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_2_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_3_BR__BR_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_3_BR__BR_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_3_TL__TL_X__SHIFT                0x00000000
#define PA_SC_CLIPRECT_3_TL__TL_Y__SHIFT                0x00000010
#define PA_SC_CLIPRECT_RULE__CLIP_RULE__SHIFT           0x00000000
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__CENTROID_SAMPLE_OVERRIDE__SHIFT 0x00000018
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__COVERAGE_AA_MASK_ENABLE__SHIFT 0x00000015
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE__SHIFT 0x0000000f
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__INNER_UNCERTAINTY_EDGERULE_OVERRIDE__SHIFT 0x00000013
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__NULL_SQUAD_AA_MASK_ENABLE__SHIFT 0x00000014
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OUTER_UNCERTAINTY_EDGERULE_OVERRIDE__SHIFT 0x00000012
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_OVER_RAST_INNER_TO_NORMAL__SHIFT 0x0000000d
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_UNDER_RAST_INNER_TO_NORMAL__SHIFT 0x0000000e
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_ENABLE__SHIFT 0x00000000
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_SAMPLE_SELECT__SHIFT 0x00000001
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PBB_UNCERTAINTY_REGION_ENABLE__SHIFT 0x0000000a
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__POSTZ_AA_MASK_ENABLE__SHIFT 0x00000017
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PREZ_AA_MASK_ENABLE__SHIFT 0x00000016
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNCERTAINTY_REGION_MODE__SHIFT 0x00000010
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_ENABLE__SHIFT 0x00000005
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_SAMPLE_SELECT__SHIFT 0x00000006
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_EXTENT__SHIFT 0x0000000b
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_OFFSET__SHIFT 0x0000000c
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0__SHIFT          0x00000000
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_1__SHIFT          0x00000001
#define PA_SC_EDGERULE__ER_LINE_BT__SHIFT               0x0000001c
#define PA_SC_EDGERULE__ER_LINE_LR__SHIFT               0x0000000c
#define PA_SC_EDGERULE__ER_LINE_RL__SHIFT               0x00000012
#define PA_SC_EDGERULE__ER_LINE_TB__SHIFT               0x00000018
#define PA_SC_EDGERULE__ER_POINT__SHIFT                 0x00000004
#define PA_SC_EDGERULE__ER_RECT__SHIFT                  0x00000008
#define PA_SC_EDGERULE__ER_TRI__SHIFT                   0x00000000
#define PA_SC_ENHANCE_1__ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING__SHIFT 0x00000011
#define PA_SC_ENHANCE_1__BYPASS_PBB__SHIFT              0x00000004
#define PA_SC_ENHANCE_1__DEBUG_PIXEL_PICKER_XY_UNPACK__SHIFT 0x0000000c
#define PA_SC_ENHANCE_1__DISABLE_FORCE_SOP_ALL_EVENTS__SHIFT 0x00000013
#define PA_SC_ENHANCE_1__DISABLE_PACKER_GRAD_FDCE_ENHANCE__SHIFT__GFX09 0x0000000d
#define PA_SC_ENHANCE_1__DISABLE_PACKER_ODC_ENHANCE__SHIFT 0x00000010
#define PA_SC_ENHANCE_1__DISABLE_PBB_BINNING_CLK_OPTIMIZATION__SHIFT 0x00000016
#define PA_SC_ENHANCE_1__DISABLE_PBB_CLK_OPTIMIZATION__SHIFT 0x00000014
#define PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION__SHIFT 0x00000015
#define PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_OPT__SHIFT 0x0000000a
#define PA_SC_ENHANCE_1__DISABLE_SC_BINNING__SHIFT      0x00000003
#define PA_SC_ENHANCE_1__DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE__SHIFT 0x0000000e
#define PA_SC_ENHANCE_1__DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION__SHIFT 0x0000000f
#define PA_SC_ENHANCE_1__DISABLE_SC_PROCESS_RESET_PBB__SHIFT 0x00000009
#define PA_SC_ENHANCE_1__ECO_SPARE0__SHIFT              0x00000005
#define PA_SC_ENHANCE_1__ECO_SPARE1__SHIFT              0x00000006
#define PA_SC_ENHANCE_1__ECO_SPARE2__SHIFT              0x00000007
#define PA_SC_ENHANCE_1__ECO_SPARE3__SHIFT              0x00000008
#define PA_SC_ENHANCE_1__ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM__SHIFT 0x0000000b
#define PA_SC_ENHANCE_1__OPTIMAL_BIN_SELECTION__SHIFT   0x00000012
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE__SHIFT 0x00000000
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE__SHIFT 0x00000001
#define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX__SHIFT  0x00000002
#define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION__SHIFT 0x00000007
#define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET__SHIFT 0x0000001a
#define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS__SHIFT 0x0000000c
#define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO__SHIFT 0x00000017
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING__SHIFT 0x00000013
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS__SHIFT 0x00000015
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST__SHIFT 0x00000010
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE__SHIFT 0x0000000e
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING__SHIFT 0x00000014
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING__SHIFT 0x00000011
#define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE__SHIFT    0x0000000b
#define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX__SHIFT       0x00000005
#define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX__SHIFT    0x00000001
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM__SHIFT 0x00000008
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE__SHIFT 0x00000009
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE__SHIFT 0x0000000a
#define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET__SHIFT 0x0000001b
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS__SHIFT 0x00000003
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID__SHIFT 0x00000004
#define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE__SHIFT 0x0000000d
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID__SHIFT 0x00000016
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE__SHIFT 0x0000000f
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY__SHIFT 0x00000012
#define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER__SHIFT 0x00000000
#define PA_SC_ENHANCE__IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE__SHIFT 0x0000001c
#define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING__SHIFT 0x00000019
#define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT__SHIFT 0x00000018
#define PA_SC_ENHANCE__OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING__SHIFT 0x0000001d
#define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER__SHIFT 0x00000006
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH__SHIFT             0x00000000
#define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT 0x00000006
#define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT 0x00000015
#define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT 0x00000000
#define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT   0x0000000f
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT 0x00000000
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT 0x00000010
#define PA_SC_GENERIC_SCISSOR_BR__BR_X__SHIFT           0x00000000
#define PA_SC_GENERIC_SCISSOR_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_GENERIC_SCISSOR_TL__TL_X__SHIFT           0x00000000
#define PA_SC_GENERIC_SCISSOR_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_HORIZ_GRID__BOT_HALF__SHIFT               0x00000010
#define PA_SC_HORIZ_GRID__BOT_QTR__SHIFT                0x00000018
#define PA_SC_HORIZ_GRID__TOP_HALF__SHIFT               0x00000008
#define PA_SC_HORIZ_GRID__TOP_QTR__SHIFT                0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT__SHIFT      0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT 0x00000001
#define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD__SHIFT        0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT 0x00000000
#define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD__SHIFT        0x00000000
#define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE__SHIFT  0x00000012
#define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE__SHIFT 0x00000006
#define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE__SHIFT 0x00000000
#define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE__SHIFT  0x0000000c
#define PA_SC_LEFT_VERT_GRID__LEFT_HALF__SHIFT          0x00000008
#define PA_SC_LEFT_VERT_GRID__LEFT_QTR__SHIFT           0x00000000
#define PA_SC_LEFT_VERT_GRID__RIGHT_HALF__SHIFT         0x00000010
#define PA_SC_LEFT_VERT_GRID__RIGHT_QTR__SHIFT          0x00000018
#define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA__SHIFT   0x0000000c
#define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH__SHIFT       0x00000009
#define PA_SC_LINE_CNTL__LAST_PIXEL__SHIFT              0x0000000a
#define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA__SHIFT 0x0000000b
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT__SHIFT  0x00000008
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR__SHIFT    0x00000000
#define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL__SHIFT      0x0000001d
#define PA_SC_LINE_STIPPLE__LINE_PATTERN__SHIFT         0x00000000
#define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER__SHIFT    0x0000001c
#define PA_SC_LINE_STIPPLE__REPEAT_COUNT__SHIFT         0x00000010
#define PA_SC_MODE_CNTL_0__ALTERNATE_RBS_PER_TILE__SHIFT 0x00000005
#define PA_SC_MODE_CNTL_0__COARSE_TILE_STARTS_ON_EVEN_RB__SHIFT 0x00000006
#define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE__SHIFT   0x00000002
#define PA_SC_MODE_CNTL_0__MSAA_ENABLE__SHIFT           0x00000000
#define PA_SC_MODE_CNTL_0__SCALE_LINE_WIDTH_PAD__SHIFT  0x00000004
#define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR__SHIFT 0x00000003
#define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE__SHIFT  0x00000001
#define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE__SHIFT 0x00000019
#define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE__SHIFT  0x0000001a
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE__SHIFT 0x00000013
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE__SHIFT       0x00000014
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK__SHIFT 0x0000000f
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z__SHIFT    0x0000000e
#define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE__SHIFT 0x00000018
#define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE__SHIFT 0x00000012
#define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE__SHIFT 0x00000011
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE__SHIFT 0x0000001b
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK__SHIFT 0x0000001c
#define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE__SHIFT        0x00000010
#define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE__SHIFT 0x00000007
#define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE__SHIFT    0x00000009
#define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR__SHIFT 0x0000000a
#define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE__SHIFT 0x00000008
#define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST__SHIFT 0x00000002
#define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT__SHIFT        0x00000001
#define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE__SHIFT     0x00000003
#define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE__SHIFT       0x00000004
#define PA_SC_MODE_CNTL_1__WALK_SIZE__SHIFT             0x00000000
#define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT__SHIFT       0x0000000b
#define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET__SHIFT       0x0000000c
#define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT__SHIFT       0x0000000d
#define PA_SC_NGG_MODE_CNTL__MAX_DEALLOCS_IN_WAVE__SHIFT 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT__SHIFT       0x00000000
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT 0x00000001
#define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT 0x00000000
#define PA_SC_P3D_TRAP_SCREEN_H__X_COORD__SHIFT         0x00000000
#define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT  0x00000000
#define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD__SHIFT         0x00000000
#define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT    0x0000000a
#define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT     0x00000014
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT     0x0000000a
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SC_PKR_WAVE_TABLE_CNTL__SIZE__SHIFT          0x00000000
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP__SHIFT       0x00000000
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL__SHIFT      0x00000002
#define PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT             0x00000008
#define PA_SC_RASTER_CONFIG__PKR_XSEL2__SHIFT           0x0000000e
#define PA_SC_RASTER_CONFIG__PKR_XSEL__SHIFT            0x0000000a
#define PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT            0x0000000c
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT         0x00000000
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT         0x00000002
#define PA_SC_RASTER_CONFIG__RB_XSEL2__SHIFT            0x00000004
#define PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT             0x00000006
#define PA_SC_RASTER_CONFIG__RB_YSEL__SHIFT             0x00000007
#define PA_SC_RASTER_CONFIG__SC_MAP__SHIFT              0x00000010
#define PA_SC_RASTER_CONFIG__SC_XSEL__SHIFT             0x00000012
#define PA_SC_RASTER_CONFIG__SC_YSEL__SHIFT             0x00000014
#define PA_SC_RASTER_CONFIG__SE_MAP__SHIFT              0x00000018
#define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT             0x0000001a
#define PA_SC_RIGHT_VERT_GRID__LEFT_HALF__SHIFT         0x00000008
#define PA_SC_RIGHT_VERT_GRID__LEFT_QTR__SHIFT          0x00000000
#define PA_SC_RIGHT_VERT_GRID__RIGHT_HALF__SHIFT        0x00000010
#define PA_SC_RIGHT_VERT_GRID__RIGHT_QTR__SHIFT         0x00000018
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE__SHIFT 0x00000000
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE__SHIFT 0x00000002
#define PA_SC_SCREEN_EXTENT_MAX_0__X__SHIFT             0x00000000
#define PA_SC_SCREEN_EXTENT_MAX_0__Y__SHIFT             0x00000010
#define PA_SC_SCREEN_EXTENT_MAX_1__X__SHIFT             0x00000000
#define PA_SC_SCREEN_EXTENT_MAX_1__Y__SHIFT             0x00000010
#define PA_SC_SCREEN_EXTENT_MIN_0__X__SHIFT             0x00000000
#define PA_SC_SCREEN_EXTENT_MIN_0__Y__SHIFT             0x00000010
#define PA_SC_SCREEN_EXTENT_MIN_1__X__SHIFT             0x00000000
#define PA_SC_SCREEN_EXTENT_MIN_1__Y__SHIFT             0x00000010
#define PA_SC_SCREEN_SCISSOR_BR__BR_X__SHIFT            0x00000000
#define PA_SC_SCREEN_SCISSOR_BR__BR_Y__SHIFT            0x00000010
#define PA_SC_SCREEN_SCISSOR_TL__TL_X__SHIFT            0x00000000
#define PA_SC_SCREEN_SCISSOR_TL__TL_Y__SHIFT            0x00000010
#define PA_SC_SHADER_CONTROL__LOAD_COLLISION_WAVEID__SHIFT 0x00000002
#define PA_SC_SHADER_CONTROL__LOAD_INTRAWAVE_COLLISION__SHIFT 0x00000003
#define PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES__SHIFT 0x00000000
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__ONE_RB_MODE_ENABLE__SHIFT 0x00000000
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__RB_SELECT__SHIFT 0x00000005
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__SE_SELECT__SHIFT 0x00000001
#define PA_SC_TILE_STEERING_OVERRIDE__ENABLE__SHIFT     0x00000000
#define PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SE__SHIFT 0x00000005
#define PA_SC_TILE_STEERING_OVERRIDE__NUM_SE__SHIFT     0x00000001
#define PA_SC_TRAP_SCREEN_COUNT__COUNT__SHIFT           0x00000000
#define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT 0x00000000
#define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT 0x00000001
#define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT 0x00000000
#define PA_SC_TRAP_SCREEN_H__X_COORD__SHIFT             0x00000000
#define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT      0x00000000
#define PA_SC_TRAP_SCREEN_V__Y_COORD__SHIFT             0x00000000
#define PA_SC_VPORT_SCISSOR_0_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_0_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_0_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_0_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_10_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_10_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_10_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_10_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_11_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_11_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_11_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_11_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_12_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_12_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_12_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_12_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_13_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_13_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_13_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_13_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_14_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_14_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_14_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_14_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_15_BR__BR_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_15_BR__BR_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_15_TL__TL_X__SHIFT          0x00000000
#define PA_SC_VPORT_SCISSOR_15_TL__TL_Y__SHIFT          0x00000010
#define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_1_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_1_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_1_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_1_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_2_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_2_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_2_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_2_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_3_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_3_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_3_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_3_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_4_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_4_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_4_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_4_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_5_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_5_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_5_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_5_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_6_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_6_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_6_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_6_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_7_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_7_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_7_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_7_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_8_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_8_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_8_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_8_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_SCISSOR_9_BR__BR_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_9_BR__BR_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_9_TL__TL_X__SHIFT           0x00000000
#define PA_SC_VPORT_SCISSOR_9_TL__TL_Y__SHIFT           0x00000010
#define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX__SHIFT          0x00000000
#define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN__SHIFT          0x00000000
#define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN__SHIFT           0x00000000
#define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET__SHIFT     0x00000000
#define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET__SHIFT     0x00000010
#define PA_SC_WINDOW_SCISSOR_BR__BR_X__SHIFT            0x00000000
#define PA_SC_WINDOW_SCISSOR_BR__BR_Y__SHIFT            0x00000010
#define PA_SC_WINDOW_SCISSOR_TL__TL_X__SHIFT            0x00000000
#define PA_SC_WINDOW_SCISSOR_TL__TL_Y__SHIFT            0x00000010
#define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT 0x0000001f
#define PA_SIDEBAND_REQUEST_DELAYS__INITIAL_DELAY__SHIFT 0x00000010
#define PA_SIDEBAND_REQUEST_DELAYS__RETRY_DELAY__SHIFT  0x00000000
#define PA_SU_CNTL_STATUS__SU_BUSY__SHIFT               0x0000001f
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X__SHIFT 0x00000000
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y__SHIFT 0x00000010
#define PA_SU_LINE_CNTL__WIDTH__SHIFT                   0x00000000
#define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST__SHIFT  0x00000004
#define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH__SHIFT 0x00000002
#define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM__SHIFT 0x00000003
#define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET__SHIFT 0x00000000
#define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE__SHIFT 0x00000000
#define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE__SHIFT 0x00000000
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_LINES__SHIFT 0x00000001
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_POINTS__SHIFT 0x00000002
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_RECTANGLES__SHIFT 0x00000003
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_TRIANGLES__SHIFT 0x00000000
#define PA_SU_OVER_RASTERIZATION_CNTL__USE_PROVOKING_ZW__SHIFT 0x00000004
#define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT    0x0000000a
#define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT     0x00000014
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT     0x0000000a
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT    0x0000000a
#define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT     0x00000014
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT     0x0000000a
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT     0x00000014
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT    0x00000000
#define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT     0x00000014
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT      0x00000000
#define PA_SU_POINT_MINMAX__MAX_SIZE__SHIFT             0x00000010
#define PA_SU_POINT_MINMAX__MIN_SIZE__SHIFT             0x00000000
#define PA_SU_POINT_SIZE__HEIGHT__SHIFT                 0x00000000
#define PA_SU_POINT_SIZE__WIDTH__SHIFT                  0x00000010
#define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET__SHIFT    0x00000000
#define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE__SHIFT      0x00000000
#define PA_SU_POLY_OFFSET_CLAMP__CLAMP__SHIFT           0x00000000
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT__SHIFT 0x00000008
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS__SHIFT 0x00000000
#define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET__SHIFT   0x00000000
#define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE__SHIFT     0x00000000
#define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA__SHIFT  0x00000005
#define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT 0x00000001
#define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA__SHIFT 0x00000006
#define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT 0x00000002
#define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT__SHIFT 0x00000008
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA__SHIFT 0x00000007
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT 0x00000003
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA__SHIFT 0x00000004
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT 0x00000000
#define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION__SHIFT 0x0000001e
#define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION__SHIFT 0x0000001f
#define PA_SU_SC_MODE_CNTL__CULL_BACK__SHIFT            0x00000001
#define PA_SU_SC_MODE_CNTL__CULL_FRONT__SHIFT           0x00000000
#define PA_SU_SC_MODE_CNTL__FACE__SHIFT                 0x00000002
#define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA__SHIFT    0x00000015
#define PA_SU_SC_MODE_CNTL__NEW_QUAD_DECOMPOSITION__SHIFT 0x00000017
#define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS__SHIFT       0x00000014
#define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE__SHIFT  0x00000008
#define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE__SHIFT 0x00000005
#define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT            0x00000003
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE__SHIFT 0x0000000c
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE__SHIFT 0x0000000b
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE__SHIFT 0x0000000d
#define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST__SHIFT   0x00000013
#define PA_SU_SC_MODE_CNTL__RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF__SHIFT 0x00000016
#define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE__SHIFT 0x00000010
#define PA_SU_SMALL_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT 0x00000002
#define PA_SU_SMALL_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT 0x00000003
#define PA_SU_SMALL_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT 0x00000004
#define PA_SU_SMALL_PRIM_FILTER_CNTL__SMALL_PRIM_FILTER_ENABLE__SHIFT 0x00000000
#define PA_SU_SMALL_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT 0x00000001
#define PA_SU_VTX_CNTL__PIX_CENTER__SHIFT               0x00000000
#define PA_SU_VTX_CNTL__QUANT_MODE__SHIFT               0x00000003
#define PA_SU_VTX_CNTL__ROUND_MODE__SHIFT               0x00000001
#define PA_UTCL1_CNTL1__CLIENTID__SHIFT__GFX09          0x00000007
#define PA_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT__GFX09 0x00000012
#define PA_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT__GFX09 0x00000011
#define PA_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT__GFX09  0x00000000
#define PA_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT__GFX09    0x0000001b
#define PA_UTCL1_CNTL1__FORCE_MISS__SHIFT__GFX09        0x0000001a
#define PA_UTCL1_CNTL1__GPUVM_64K_DEFAULT__SHIFT__GFX09 0x00000001
#define PA_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT__GFX09   0x00000002
#define PA_UTCL1_CNTL1__INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000019
#define PA_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT__GFX09 0x0000001e
#define PA_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT__GFX09 0x0000001c
#define PA_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT__GFX09  0x00000017
#define PA_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT__GFX09    0x00000018
#define PA_UTCL1_CNTL1__REG_INV_VMID__SHIFT__GFX09      0x00000013
#define PA_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT__GFX09   0x00000005
#define PA_UTCL1_CNTL1__RESP_MODE__SHIFT__GFX09         0x00000003
#define PA_UTCL1_CNTL1__SPARE__SHIFT__GFX09             0x00000010
#define PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT__GFX09 0x00000012
#define PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT__GFX09 0x00000014
#define PA_UTCL1_CNTL2__ENABLE_SHOOTDOWN_OPT__SHIFT__GFX09 0x0000000d
#define PA_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT__GFX09 0x0000001a
#define PA_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT__GFX09 0x0000000f
#define PA_UTCL1_CNTL2__FORCE_SNOOP__SHIFT__GFX09       0x0000000e
#define PA_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT__GFX09    0x0000000c
#define PA_UTCL1_CNTL2__LINE_VALID__SHIFT__GFX09        0x0000000a
#define PA_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT__GFX09    0x00000009
#define PA_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT__GFX09  0x00000013
#define PA_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT__GFX09   0x00000015
#define PA_UTCL1_CNTL2__RESERVED__SHIFT__GFX09          0x0000001b
#define PA_UTCL1_CNTL2__SPARE1__SHIFT__GFX09            0x00000000
#define PA_UTCL1_CNTL2__SPARE2__SHIFT__GFX09            0x00000008
#define PA_UTCL1_CNTL2__SPARE3__SHIFT__GFX09            0x0000000b
#define PA_UTCL1_CNTL2__SPARE4__SHIFT__GFX09            0x00000010
#define PA_UTCL1_CNTL2__SPARE5__SHIFT__GFX09            0x00000019
#define RAS_BCI_SIGNATURE0__SIGNATURE__SHIFT            0x00000000
#define RAS_BCI_SIGNATURE1__SIGNATURE__SHIFT            0x00000000
#define RAS_CB_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_DB_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_IA_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_IA_SIGNATURE1__SIGNATURE__SHIFT             0x00000000
#define RAS_PA_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE1__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE2__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE3__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE4__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE5__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE6__SIGNATURE__SHIFT             0x00000000
#define RAS_SC_SIGNATURE7__SIGNATURE__SHIFT             0x00000000
#define RAS_SIGNATURE_CONTROL__ENABLE__SHIFT            0x00000000
#define RAS_SIGNATURE_MASK__INPUT_BUS_MASK__SHIFT       0x00000000
#define RAS_SPI_SIGNATURE0__SIGNATURE__SHIFT            0x00000000
#define RAS_SPI_SIGNATURE1__SIGNATURE__SHIFT            0x00000000
#define RAS_SQ_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE1__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE2__SIGNATURE__SHIFT             0x00000000
#define RAS_SX_SIGNATURE3__SIGNATURE__SHIFT             0x00000000
#define RAS_TA_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_TA_SIGNATURE1__SIGNATURE__SHIFT             0x00000000
#define RAS_TD_SIGNATURE0__SIGNATURE__SHIFT             0x00000000
#define RAS_VGT_SIGNATURE0__SIGNATURE__SHIFT            0x00000000
#define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN__SHIFT 0x00000001
#define RLC_AUTO_PG_CTRL__AUTO_PG_EN__SHIFT             0x00000000
#define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN__SHIFT        0x00000002
#define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT 0x00000003
#define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD__SHIFT 0x00000013
#define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE__SHIFT     0x00000000
#define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED__SHIFT    0x00000001
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_CONTROLLER__SHIFT   0x0000001b
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_EN__SHIFT           0x00000000
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD__SHIFT 0x00000008
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_REG_CTRL__SHIFT     0x0000001c
#define RLC_CGCG_CGLS_CTRL_3D__CGLS_EN__SHIFT           0x00000001
#define RLC_CGCG_CGLS_CTRL_3D__CGLS_REP_COMPANSAT_DELAY__SHIFT 0x00000002
#define RLC_CGCG_CGLS_CTRL_3D__SIM_SILICON_EN__SHIFT    0x0000001f
#define RLC_CGCG_CGLS_CTRL_3D__SLEEP_MODE__SHIFT        0x0000001d
#define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER__SHIFT      0x0000001b
#define RLC_CGCG_CGLS_CTRL__CGCG_EN__SHIFT              0x00000000
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT 0x00000008
#define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL__SHIFT        0x0000001c
#define RLC_CGCG_CGLS_CTRL__CGLS_EN__SHIFT              0x00000001
#define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT 0x00000002
#define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN__SHIFT       0x0000001f
#define RLC_CGCG_CGLS_CTRL__SLEEP_MODE__SHIFT           0x0000001d
#define RLC_CGCG_RAMP_CTRL_3D__DOWN_DIV_START_UNIT__SHIFT 0x00000000
#define RLC_CGCG_RAMP_CTRL_3D__DOWN_DIV_STEP_UNIT__SHIFT 0x00000004
#define RLC_CGCG_RAMP_CTRL_3D__STEP_DELAY_CNT__SHIFT    0x00000010
#define RLC_CGCG_RAMP_CTRL_3D__STEP_DELAY_UNIT__SHIFT   0x0000001c
#define RLC_CGCG_RAMP_CTRL_3D__UP_DIV_START_UNIT__SHIFT 0x00000008
#define RLC_CGCG_RAMP_CTRL_3D__UP_DIV_STEP_UNIT__SHIFT  0x0000000c
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT__SHIFT  0x00000000
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT__SHIFT   0x00000004
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT__SHIFT       0x00000010
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT__SHIFT      0x0000001c
#define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT__SHIFT    0x00000008
#define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT__SHIFT     0x0000000c
#define RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE__SHIFT__GFX09 0x00000000
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE__SHIFT 0x00000003
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE__SHIFT 0x00000004
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE__SHIFT 0x00000007
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE__SHIFT 0x00000002
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE__SHIFT 0x00000006
#define RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE__SHIFT 0x00000005
#define RLC_CGTT_MGCG_OVERRIDE__RESERVED__SHIFT__GFX09  0x00000008
#define RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE__SHIFT 0x00000001
#define RLC_CLK_CNTL__RLC_SRM_CLK_CNTL__SHIFT           0x00000000
#define RLC_CNTL__FORCE_RETRY__SHIFT                    0x00000001
#define RLC_CNTL__READ_CACHE_DISABLE__SHIFT             0x00000002
#define RLC_CNTL__RESERVED__SHIFT                       0x00000004
#define RLC_CNTL__RLC_ENABLE_F32__SHIFT                 0x00000000
#define RLC_CNTL__RLC_STEP_F32__SHIFT                   0x00000003
#define RLC_CP_EOF_INT_CNT__CNT__SHIFT                  0x00000000
#define RLC_CP_EOF_INT__INTERRUPT__SHIFT                0x00000000
#define RLC_CP_EOF_INT__RESERVED__SHIFT                 0x00000001
#define RLC_CP_SCHEDULERS__scheduler0__SHIFT            0x00000000
#define RLC_CP_SCHEDULERS__scheduler1__SHIFT            0x00000008
#define RLC_CP_SCHEDULERS__scheduler2__SHIFT            0x00000010
#define RLC_CP_SCHEDULERS__scheduler3__SHIFT            0x00000018
#define RLC_CSIB_ADDR_HI__ADDRESS__SHIFT                0x00000000
#define RLC_CSIB_ADDR_LO__ADDRESS__SHIFT                0x00000000
#define RLC_CSIB_LENGTH__LENGTH__SHIFT                  0x00000000
#define RLC_CU_STATUS__WORK_PENDING__SHIFT__GFX09       0x00000000
#define RLC_DS_CNTL__GFX_CLK_DS_CP_BUSY_MASK__SHIFT__GFX09 0x00000001
#define RLC_DS_CNTL__GFX_CLK_DS_RLC_BUSY_MASK__SHIFT__GFX09 0x00000000
#define RLC_DS_CNTL__RESRVED_1__SHIFT__GFX09            0x00000012
#define RLC_DS_CNTL__RESRVED__SHIFT__GFX09              0x00000002
#define RLC_DS_CNTL__SOC_CLK_DS_CP_BUSY_MASK__SHIFT__GFX09 0x00000011
#define RLC_DS_CNTL__SOC_CLK_DS_RLC_BUSY_MASK__SHIFT__GFX09 0x00000010
#define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK__SHIFT__GFX09 0x00000000
#define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK__SHIFT__GFX09 0x00000000
#define RLC_FIREWALL_VIOLATION__ADDR__SHIFT             0x00000000
#define RLC_GFX_RM_CNTL__RESERVED__SHIFT                0x00000001
#define RLC_GFX_RM_CNTL__RLC_GFX_RM_VALID__SHIFT        0x00000000
#define RLC_GPM_CP_DMA_COMPLETE_T0__DATA__SHIFT         0x00000000
#define RLC_GPM_CP_DMA_COMPLETE_T0__RESERVED__SHIFT     0x00000001
#define RLC_GPM_CP_DMA_COMPLETE_T1__DATA__SHIFT         0x00000000
#define RLC_GPM_CP_DMA_COMPLETE_T1__RESERVED__SHIFT     0x00000001
#define RLC_GPM_GENERAL_0__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_10__DATA__SHIFT                 0x00000000
#define RLC_GPM_GENERAL_11__DATA__SHIFT                 0x00000000
#define RLC_GPM_GENERAL_12__DATA__SHIFT                 0x00000000
#define RLC_GPM_GENERAL_1__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_2__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_3__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_4__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_5__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_6__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_7__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_8__DATA__SHIFT                  0x00000000
#define RLC_GPM_GENERAL_9__DATA__SHIFT                  0x00000000
#define RLC_GPM_INT_DISABLE_TH0__DISABLE__SHIFT         0x00000000
#define RLC_GPM_INT_DISABLE_TH1__DISABLE__SHIFT__GFX09  0x00000000
#define RLC_GPM_INT_FORCE_TH0__FORCE__SHIFT             0x00000000
#define RLC_GPM_INT_FORCE_TH1__FORCE__SHIFT__GFX09      0x00000000
#define RLC_GPM_LOG_CONT__CONT__SHIFT                   0x00000000
#define RLC_GPM_LOG_SIZE__SIZE__SHIFT                   0x00000000
#define RLC_GPM_PERF_COUNT_0__CU_INDEX__SHIFT__GFX09    0x0000000c
#define RLC_GPM_PERF_COUNT_0__ENABLE__SHIFT             0x00000014
#define RLC_GPM_PERF_COUNT_0__EVENT_SEL__SHIFT          0x00000010
#define RLC_GPM_PERF_COUNT_0__FEATURE_SEL__SHIFT        0x00000000
#define RLC_GPM_PERF_COUNT_0__RESERVED__SHIFT           0x00000015
#define RLC_GPM_PERF_COUNT_0__SE_INDEX__SHIFT           0x00000004
#define RLC_GPM_PERF_COUNT_0__SH_INDEX__SHIFT__GFX09    0x00000008
#define RLC_GPM_PERF_COUNT_0__UNUSED__SHIFT             0x00000012
#define RLC_GPM_PERF_COUNT_1__CU_INDEX__SHIFT__GFX09    0x0000000c
#define RLC_GPM_PERF_COUNT_1__ENABLE__SHIFT             0x00000014
#define RLC_GPM_PERF_COUNT_1__EVENT_SEL__SHIFT          0x00000010
#define RLC_GPM_PERF_COUNT_1__FEATURE_SEL__SHIFT        0x00000000
#define RLC_GPM_PERF_COUNT_1__RESERVED__SHIFT           0x00000015
#define RLC_GPM_PERF_COUNT_1__SE_INDEX__SHIFT           0x00000004
#define RLC_GPM_PERF_COUNT_1__SH_INDEX__SHIFT__GFX09    0x00000008
#define RLC_GPM_PERF_COUNT_1__UNUSED__SHIFT             0x00000012
#define RLC_GPM_SCRATCH_ADDR__ADDR__SHIFT               0x00000000
#define RLC_GPM_SCRATCH_ADDR__RESERVED__SHIFT           0x00000009
#define RLC_GPM_SCRATCH_DATA__DATA__SHIFT               0x00000000
#define RLC_GPM_STAT__ABORTED_PD_SEQUENCE__SHIFT        0x00000011
#define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE__SHIFT 0x0000000c
#define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED__SHIFT   0x00000008
#define RLC_GPM_STAT__CMP_power_status__SHIFT           0x00000012
#define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED__SHIFT  0x00000006
#define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED__SHIFT  0x00000005
#define RLC_GPM_STAT__DYN_CU_POWERING_DOWN__SHIFT__GFX09 0x00000010
#define RLC_GPM_STAT__DYN_CU_POWERING_UP__SHIFT__GFX09  0x0000000f
#define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE__SHIFT 0x0000000b
#define RLC_GPM_STAT__GFX_CLOCK_STATUS_3D__SHIFT        0x00000014
#define RLC_GPM_STAT__GFX_CLOCK_STATUS__SHIFT           0x00000002
#define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED__SHIFT   0x00000007
#define RLC_GPM_STAT__GFX_LS_STATUS_3D__SHIFT           0x00000013
#define RLC_GPM_STAT__GFX_LS_STATUS__SHIFT              0x00000003
#define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS__SHIFT  0x00000004
#define RLC_GPM_STAT__GFX_POWER_STATUS__SHIFT           0x00000001
#define RLC_GPM_STAT__MGCG_OVERRIDE_STATUS__SHIFT       0x00000015
#define RLC_GPM_STAT__PG_ERROR_STATUS__SHIFT            0x00000018
#define RLC_GPM_STAT__RESERVED__SHIFT__GFX09            0x00000017
#define RLC_GPM_STAT__RESTORING_REGISTERS__SHIFT        0x0000000a
#define RLC_GPM_STAT__RLC_BUSY__SHIFT                   0x00000000
#define RLC_GPM_STAT__RLC_EXEC_ROM_CODE__SHIFT          0x00000016
#define RLC_GPM_STAT__SAVING_REGISTERS__SHIFT           0x00000009
#define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN__SHIFT__GFX09 0x0000000e
#define RLC_GPM_STAT__STATIC_CU_POWERING_UP__SHIFT__GFX09 0x0000000d
#define RLC_GPM_THREAD_ENABLE__RESERVED__SHIFT          0x00000004
#define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE__SHIFT    0x00000000
#define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE__SHIFT    0x00000001
#define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE__SHIFT    0x00000002
#define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE__SHIFT    0x00000003
#define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY__SHIFT 0x00000000
#define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY__SHIFT 0x00000008
#define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY__SHIFT 0x00000010
#define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY__SHIFT 0x00000018
#define RLC_GPM_THREAD_RESET__RESERVED__SHIFT           0x00000004
#define RLC_GPM_THREAD_RESET__THREAD0_RESET__SHIFT      0x00000000
#define RLC_GPM_THREAD_RESET__THREAD1_RESET__SHIFT      0x00000001
#define RLC_GPM_THREAD_RESET__THREAD2_RESET__SHIFT      0x00000002
#define RLC_GPM_THREAD_RESET__THREAD3_RESET__SHIFT      0x00000003
#define RLC_GPM_TIMER_CTRL__TIMER_0_EN__SHIFT           0x00000000
#define RLC_GPM_TIMER_CTRL__TIMER_1_EN__SHIFT           0x00000001
#define RLC_GPM_TIMER_CTRL__TIMER_2_EN__SHIFT           0x00000002
#define RLC_GPM_TIMER_CTRL__TIMER_3_EN__SHIFT           0x00000003
#define RLC_GPM_TIMER_INT_0__TIMER__SHIFT               0x00000000
#define RLC_GPM_TIMER_INT_1__TIMER__SHIFT               0x00000000
#define RLC_GPM_TIMER_INT_2__TIMER__SHIFT               0x00000000
#define RLC_GPM_TIMER_INT_3__TIMER__SHIFT               0x00000000
#define RLC_GPM_TIMER_STAT__TIMER_0_STAT__SHIFT         0x00000000
#define RLC_GPM_TIMER_STAT__TIMER_1_STAT__SHIFT         0x00000001
#define RLC_GPM_TIMER_STAT__TIMER_2_STAT__SHIFT         0x00000002
#define RLC_GPM_TIMER_STAT__TIMER_3_STAT__SHIFT         0x00000003
#define RLC_GPM_UCODE_ADDR__RESERVED__SHIFT             0x0000000e
#define RLC_GPM_UCODE_ADDR__UCODE_ADDR__SHIFT           0x00000000
#define RLC_GPM_UCODE_DATA__UCODE_DATA__SHIFT           0x00000000
#define RLC_GPM_UTCL1_CNTL_0__BYPASS__SHIFT             0x00000019
#define RLC_GPM_UTCL1_CNTL_0__DROP_MODE__SHIFT          0x00000018
#define RLC_GPM_UTCL1_CNTL_0__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define RLC_GPM_UTCL1_CNTL_0__FORCE_SNOOP__SHIFT        0x0000001c
#define RLC_GPM_UTCL1_CNTL_0__FRAG_LIMIT_MODE__SHIFT    0x0000001b
#define RLC_GPM_UTCL1_CNTL_0__INVALIDATE__SHIFT         0x0000001a
#define RLC_GPM_UTCL1_CNTL_0__RESERVED__SHIFT           0x0000001e
#define RLC_GPM_UTCL1_CNTL_0__XNACK_REDO_TIMER_CNT__SHIFT 0x00000000
#define RLC_GPM_UTCL1_CNTL_1__BYPASS__SHIFT             0x00000019
#define RLC_GPM_UTCL1_CNTL_1__DROP_MODE__SHIFT          0x00000018
#define RLC_GPM_UTCL1_CNTL_1__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define RLC_GPM_UTCL1_CNTL_1__FORCE_SNOOP__SHIFT        0x0000001c
#define RLC_GPM_UTCL1_CNTL_1__FRAG_LIMIT_MODE__SHIFT    0x0000001b
#define RLC_GPM_UTCL1_CNTL_1__INVALIDATE__SHIFT         0x0000001a
#define RLC_GPM_UTCL1_CNTL_1__RESERVED__SHIFT           0x0000001e
#define RLC_GPM_UTCL1_CNTL_1__XNACK_REDO_TIMER_CNT__SHIFT 0x00000000
#define RLC_GPM_UTCL1_CNTL_2__BYPASS__SHIFT             0x00000019
#define RLC_GPM_UTCL1_CNTL_2__DROP_MODE__SHIFT          0x00000018
#define RLC_GPM_UTCL1_CNTL_2__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define RLC_GPM_UTCL1_CNTL_2__FORCE_SNOOP__SHIFT        0x0000001c
#define RLC_GPM_UTCL1_CNTL_2__FRAG_LIMIT_MODE__SHIFT    0x0000001b
#define RLC_GPM_UTCL1_CNTL_2__INVALIDATE__SHIFT         0x0000001a
#define RLC_GPM_UTCL1_CNTL_2__RESERVED__SHIFT           0x0000001e
#define RLC_GPM_UTCL1_CNTL_2__XNACK_REDO_TIMER_CNT__SHIFT 0x00000000
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT 0x00000006
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorVmid__SHIFT 0x00000002
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqError__SHIFT 0x00000000
#define RLC_GPM_UTCL1_TH0_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT 0x00000000
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT 0x00000006
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorVmid__SHIFT 0x00000002
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqError__SHIFT 0x00000000
#define RLC_GPM_UTCL1_TH1_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT 0x00000000
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT 0x00000006
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorVmid__SHIFT 0x00000002
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqError__SHIFT 0x00000000
#define RLC_GPM_UTCL1_TH2_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT 0x00000000
#define RLC_GPR_REG1__DATA__SHIFT                       0x00000000
#define RLC_GPR_REG2__DATA__SHIFT                       0x00000000
#define RLC_GPU_CLOCK_32_RES_SEL__RESERVED__SHIFT       0x00000006
#define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL__SHIFT        0x00000000
#define RLC_GPU_CLOCK_32__GPU_CLOCK_32__SHIFT           0x00000000
#define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB__SHIFT  0x00000000
#define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB__SHIFT  0x00000000
#define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF__SHIFT         0x0000001f
#define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID__SHIFT         0x00000000
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN__SHIFT 0x00000005
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE__SHIFT        0x00000004
#define RLC_GPU_IOV_CFG_REG1__CMD_TYPE__SHIFT           0x00000000
#define RLC_GPU_IOV_CFG_REG1__FCN_ID__SHIFT             0x00000008
#define RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID__SHIFT        0x00000010
#define RLC_GPU_IOV_CFG_REG1__RESERVED1__SHIFT          0x00000018
#define RLC_GPU_IOV_CFG_REG1__RESERVED__SHIFT           0x00000006
#define RLC_GPU_IOV_CFG_REG2__CMD_STATUS__SHIFT         0x00000000
#define RLC_GPU_IOV_CFG_REG2__RESERVED__SHIFT           0x00000004
#define RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION__SHIFT     0x00000007
#define RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET__SHIFT       0x0000000a
#define RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE__SHIFT         0x00000000
#define RLC_GPU_IOV_CFG_REG6__RESERVED__SHIFT           0x00000008
#define RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS__SHIFT     0x00000000
#define RLC_GPU_IOV_F32_CNTL__ENABLE__SHIFT             0x00000000
#define RLC_GPU_IOV_F32_CNTL__RESERVED__SHIFT__GFX09    0x00000001
#define RLC_GPU_IOV_F32_RESET__RESERVED__SHIFT__GFX09   0x00000001
#define RLC_GPU_IOV_F32_RESET__RESET__SHIFT             0x00000000
#define RLC_GPU_IOV_INT_DISABLE__DISABLE__SHIFT         0x00000000
#define RLC_GPU_IOV_INT_FORCE__FORCE__SHIFT             0x00000000
#define RLC_GPU_IOV_PERF_CNT_CNTL__ENABLE__SHIFT        0x00000000
#define RLC_GPU_IOV_PERF_CNT_CNTL__MODE_SELECT__SHIFT   0x00000001
#define RLC_GPU_IOV_PERF_CNT_CNTL__RESERVED__SHIFT      0x00000003
#define RLC_GPU_IOV_PERF_CNT_CNTL__RESET__SHIFT         0x00000002
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__CNT_ID__SHIFT     0x00000004
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__RESERVED__SHIFT   0x00000006
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__VFID__SHIFT       0x00000000
#define RLC_GPU_IOV_PERF_CNT_RD_DATA__DATA__SHIFT       0x00000000
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__CNT_ID__SHIFT     0x00000004
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__RESERVED__SHIFT   0x00000006
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__VFID__SHIFT       0x00000000
#define RLC_GPU_IOV_PERF_CNT_WR_DATA__DATA__SHIFT       0x00000000
#define RLC_GPU_IOV_RLC_RESPONSE__RESP__SHIFT           0x00000000
#define RLC_GPU_IOV_SCH_0__ACTIVE_FUNCTIONS__SHIFT      0x00000000
#define RLC_GPU_IOV_SCH_1__DATA__SHIFT                  0x00000000
#define RLC_GPU_IOV_SCH_2__DATA__SHIFT                  0x00000000
#define RLC_GPU_IOV_SCH_3__Time_Quanta_Def__SHIFT       0x00000000
#define RLC_GPU_IOV_SCH_BLOCK__RESERVED__SHIFT          0x00000010
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_ID__SHIFT      0x00000000
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Size__SHIFT    0x00000008
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Ver__SHIFT     0x00000004
#define RLC_GPU_IOV_SCRATCH_ADDR__ADDR__SHIFT           0x00000000
#define RLC_GPU_IOV_SCRATCH_ADDR__RESERVED__SHIFT       0x00000009
#define RLC_GPU_IOV_SCRATCH_DATA__DATA__SHIFT           0x00000000
#define RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS__SHIFT 0x00000000
#define RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED__SHIFT      0x00000000
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED1__SHIFT__GFX09 0x00000009
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED2__SHIFT__GFX09 0x0000000d
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED__SHIFT__GFX09 0x00000001
#define RLC_GPU_IOV_SDMA0_STATUS__RESTORED__SHIFT       0x0000000c
#define RLC_GPU_IOV_SDMA0_STATUS__SAVED__SHIFT          0x00000008
#define RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS__SHIFT 0x00000000
#define RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED__SHIFT      0x00000000
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED1__SHIFT__GFX09 0x00000009
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED2__SHIFT__GFX09 0x0000000d
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED__SHIFT__GFX09 0x00000001
#define RLC_GPU_IOV_SDMA1_STATUS__RESTORED__SHIFT       0x0000000c
#define RLC_GPU_IOV_SDMA1_STATUS__SAVED__SHIFT          0x00000008
#define RLC_GPU_IOV_SMU_RESPONSE__RESP__SHIFT           0x00000000
#define RLC_GPU_IOV_UCODE_ADDR__RESERVED__SHIFT         0x0000000c
#define RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR__SHIFT       0x00000000
#define RLC_GPU_IOV_UCODE_DATA__UCODE_DATA__SHIFT       0x00000000
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__PF_DOORBELL_STATUS_CLR__SHIFT 0x0000001f
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__RESERVED__SHIFT__GFX09 0x00000010
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__VF_DOORBELL_STATUS_CLR__SHIFT 0x00000000
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__PF_DOORBELL_STATUS_SET__SHIFT 0x0000001f
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__RESERVED__SHIFT__GFX09 0x00000010
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__VF_DOORBELL_STATUS_SET__SHIFT 0x00000000
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__PF_DOORBELL_STATUS__SHIFT 0x0000001f
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__RESERVED__SHIFT__GFX09 0x00000010
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__VF_DOORBELL_STATUS__SHIFT 0x00000000
#define RLC_GPU_IOV_VF_ENABLE__RESERVED__SHIFT          0x00000001
#define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE__SHIFT         0x00000000
#define RLC_GPU_IOV_VF_ENABLE__VF_NUM__SHIFT            0x00000010
#define RLC_GPU_IOV_VF_MASK__RESERVED__SHIFT__GFX09     0x00000010
#define RLC_GPU_IOV_VF_MASK__VF_MASK__SHIFT             0x00000000
#define RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED__SHIFT     0x00000010
#define RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR__SHIFT  0x0000001f
#define RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR__SHIFT       0x00000000
#define RLC_GPU_IOV_VM_BUSY_STATUS__VM_BUSY_STATUS__SHIFT 0x00000000
#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT           0x00000000
#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT            0x00000005
#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT           0x00000000
#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT            0x00000005
#define RLC_INT_STAT__CP_RLC_INT_PENDING__SHIFT         0x00000008
#define RLC_INT_STAT__LAST_CP_RLC_INT_ID__SHIFT         0x00000000
#define RLC_INT_STAT__RESERVED__SHIFT                   0x00000009
#define RLC_JUMP_TABLE_RESTORE__ADDR__SHIFT             0x00000000
#define RLC_LBPW_CU_STAT__MAX_CU__SHIFT__GFX09          0x00000000
#define RLC_LBPW_CU_STAT__ON_CU__SHIFT__GFX09           0x00000010
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK__SHIFT__GFX09 0x00000000
#define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST__SHIFT__GFX09 0x00000004
#define RLC_LB_CNTL__LB_CNT_CP_BUSY__SHIFT              0x00000001
#define RLC_LB_CNTL__LB_CNT_REG_INC__SHIFT              0x00000003
#define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE__SHIFT          0x00000002
#define RLC_LB_CNTL__LOAD_BALANCE_ENABLE__SHIFT         0x00000000
#define RLC_LB_CNTR_INIT__LB_CNTR_INIT__SHIFT__GFX09    0x00000000
#define RLC_LB_CNTR_MAX__LB_CNTR_MAX__SHIFT__GFX09      0x00000000
#define RLC_LB_INIT_CU_MASK__INIT_CU_MASK__SHIFT__GFX09 0x00000000
#define RLC_LB_PARAMS__FIFO_SAMPLES__SHIFT              0x00000001
#define RLC_LB_PARAMS__PG_IDLE_SAMPLES__SHIFT           0x00000008
#define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL__SHIFT   0x00000010
#define RLC_LB_PARAMS__SKIP_L2_CHECK__SHIFT             0x00000000
#define RLC_LB_THR_CONFIG_1__DATA__SHIFT__GFX09         0x00000000
#define RLC_LB_THR_CONFIG_2__DATA__SHIFT__GFX09         0x00000000
#define RLC_LB_THR_CONFIG_3__DATA__SHIFT__GFX09         0x00000000
#define RLC_LB_THR_CONFIG_4__DATA__SHIFT__GFX09         0x00000000
#define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR__SHIFT__GFX09 0x00000000
#define RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT__GFX09  0x00000000
#define RLC_MAX_PG_CU__SPARE__SHIFT__GFX09              0x00000008
#define RLC_MEM_SLP_CNTL__RESERVED1__SHIFT              0x00000018
#define RLC_MEM_SLP_CNTL__RESERVED__SHIFT               0x00000002
#define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE__SHIFT 0x00000007
#define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN__SHIFT          0x00000001
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN__SHIFT          0x00000000
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY__SHIFT   0x00000010
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY__SHIFT    0x00000008
#define RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL__SHIFT      0x0000000f
#define RLC_MGCG_CTRL__MGCG_EN__SHIFT                   0x00000000
#define RLC_MGCG_CTRL__OFF_HYSTERESIS__SHIFT            0x00000007
#define RLC_MGCG_CTRL__ON_DELAY__SHIFT                  0x00000003
#define RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL__SHIFT      0x00000010
#define RLC_MGCG_CTRL__SILICON_EN__SHIFT                0x00000001
#define RLC_MGCG_CTRL__SIMULATION_EN__SHIFT             0x00000002
#define RLC_MGCG_CTRL__SPARE__SHIFT                     0x00000011
#define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE__SHIFT 0x00000000
#define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT  0x0000000a
#define RLC_PERFMON_CNTL__PERFMON_STATE__SHIFT          0x00000000
#define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK__SHIFT__GFX09 0x00000000
#define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE__SHIFT       0x00000010
#define RLC_PG_CNTL__CP_PG_DISABLE__SHIFT               0x0000000f
#define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE__SHIFT__GFX09 0x00000002
#define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE__SHIFT      0x00000004
#define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE__SHIFT     0x00000000
#define RLC_PG_CNTL__GFX_POWER_GATING_SRC__SHIFT        0x00000001
#define RLC_PG_CNTL__PG_OVERRIDE__SHIFT                 0x0000000e
#define RLC_PG_CNTL__RESERVED1__SHIFT                   0x00000014
#define RLC_PG_CNTL__RESERVED__SHIFT                    0x00000005
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE__SHIFT 0x00000012
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE__SHIFT 0x00000011
#define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE__SHIFT        0x00000013
#define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE__SHIFT__GFX09 0x00000003
#define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE__SHIFT__GFX09 0x00000010
#define RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT         0x00000008
#define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE__SHIFT     0x00000000
#define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT  0x00000000
#define RLC_PG_DELAY_3__RESERVED__SHIFT                 0x00000008
#define RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT        0x00000010
#define RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT            0x00000018
#define RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT           0x00000008
#define RLC_PG_DELAY__POWER_UP_DELAY__SHIFT             0x00000000
#define RLC_PREWALKER_UTCL1_ADDR_LSB__ADDR_LSB__SHIFT   0x00000000
#define RLC_PREWALKER_UTCL1_ADDR_MSB__ADDR_MSB__SHIFT   0x00000000
#define RLC_PREWALKER_UTCL1_CNTL__BYPASS__SHIFT         0x00000019
#define RLC_PREWALKER_UTCL1_CNTL__DROP_MODE__SHIFT      0x00000018
#define RLC_PREWALKER_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define RLC_PREWALKER_UTCL1_CNTL__FORCE_SNOOP__SHIFT    0x0000001c
#define RLC_PREWALKER_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT 0x0000001b
#define RLC_PREWALKER_UTCL1_CNTL__INVALIDATE__SHIFT     0x0000001a
#define RLC_PREWALKER_UTCL1_CNTL__RESERVED__SHIFT       0x0000001e
#define RLC_PREWALKER_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT 0x00000000
#define RLC_PREWALKER_UTCL1_SIZE_LSB__SIZE_LSB__SHIFT   0x00000000
#define RLC_PREWALKER_UTCL1_SIZE_MSB__SIZE_MSB__SHIFT   0x00000000
#define RLC_PREWALKER_UTCL1_TRIG__EXEC_PERM__SHIFT      0x00000008
#define RLC_PREWALKER_UTCL1_TRIG__PRIME_MODE__SHIFT     0x00000005
#define RLC_PREWALKER_UTCL1_TRIG__READY__SHIFT          0x0000001f
#define RLC_PREWALKER_UTCL1_TRIG__READ_PERM__SHIFT      0x00000006
#define RLC_PREWALKER_UTCL1_TRIG__RESERVED__SHIFT       0x00000009
#define RLC_PREWALKER_UTCL1_TRIG__VALID__SHIFT          0x00000000
#define RLC_PREWALKER_UTCL1_TRIG__VMID__SHIFT           0x00000001
#define RLC_PREWALKER_UTCL1_TRIG__WRITE_PERM__SHIFT     0x00000007
#define RLC_R2I_CNTL_0__Data__SHIFT                     0x00000000
#define RLC_R2I_CNTL_1__Data__SHIFT                     0x00000000
#define RLC_R2I_CNTL_2__Data__SHIFT                     0x00000000
#define RLC_R2I_CNTL_3__Data__SHIFT                     0x00000000
#define RLC_REFCLOCK_TIMESTAMP_LSB__TIMESTAMP_LSB__SHIFT 0x00000000
#define RLC_REFCLOCK_TIMESTAMP_MSB__TIMESTAMP_MSB__SHIFT 0x00000000
#define RLC_RLCV_COMMAND__CMD__SHIFT                    0x00000000
#define RLC_RLCV_COMMAND__RESERVED__SHIFT               0x00000004
#define RLC_RLCV_SAFE_MODE__CMD__SHIFT                  0x00000000
#define RLC_RLCV_SAFE_MODE__MESSAGE__SHIFT              0x00000001
#define RLC_RLCV_SAFE_MODE__RESERVED1__SHIFT            0x00000005
#define RLC_RLCV_SAFE_MODE__RESERVED__SHIFT             0x0000000c
#define RLC_RLCV_SAFE_MODE__RESPONSE__SHIFT             0x00000008
#define RLC_RLCV_SPARE_INT__INTERRUPT__SHIFT            0x00000000
#define RLC_RLCV_SPARE_INT__RESERVED__SHIFT             0x00000001
#define RLC_RLCV_TIMER_CTRL__TIMER_0_EN__SHIFT          0x00000000
#define RLC_RLCV_TIMER_INT_0__TIMER__SHIFT              0x00000000
#define RLC_RLCV_TIMER_STAT__TIMER_0_STAT__SHIFT        0x00000000
#define RLC_SAFE_MODE__CMD__SHIFT                       0x00000000
#define RLC_SAFE_MODE__MESSAGE__SHIFT                   0x00000001
#define RLC_SAFE_MODE__RESERVED1__SHIFT                 0x00000005
#define RLC_SAFE_MODE__RESERVED__SHIFT                  0x0000000c
#define RLC_SAFE_MODE__RESPONSE__SHIFT                  0x00000008
#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT               0x00000000
#define RLC_SEMAPHORE_0__RESERVED__SHIFT                0x00000005
#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT               0x00000000
#define RLC_SEMAPHORE_1__RESERVED__SHIFT                0x00000005
#define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY__SHIFT__GFX09 0x00000000
#define RLC_SERDES_NONCU_MASTER_BUSY_1__EA_1_MASTER_BUSY__SHIFT__GFX09 0x00000018
#define RLC_SERDES_NONCU_MASTER_BUSY_1__GC_GFX_MASTER_BUSY_1__SHIFT__GFX09 0x00000011
#define RLC_SERDES_NONCU_MASTER_BUSY_1__GC_MASTER_BUSY_1__SHIFT__GFX09 0x00000010
#define RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_1__SHIFT__GFX09 0x00000013
#define RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED__SHIFT__GFX09 0x00000019
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SE_MASTER_BUSY_1__SHIFT__GFX09 0x00000000
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE4_MASTER_BUSY__SHIFT__GFX09 0x00000014
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE5_MASTER_BUSY__SHIFT__GFX09 0x00000015
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE6_MASTER_BUSY__SHIFT__GFX09 0x00000016
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE7_MASTER_BUSY__SHIFT__GFX09 0x00000017
#define RLC_SERDES_NONCU_MASTER_BUSY_1__TC0_MASTER_BUSY_1__SHIFT__GFX09 0x00000012
#define RLC_SERDES_NONCU_MASTER_BUSY__EA_0_MASTER_BUSY__SHIFT__GFX09 0x00000018
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY__SHIFT__GFX09 0x00000011
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY__SHIFT__GFX09 0x00000010
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED__SHIFT__GFX09 0x0000001a
#define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY__SHIFT__GFX09 0x00000000
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY__SHIFT__GFX09 0x00000014
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY__SHIFT__GFX09 0x00000015
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY__SHIFT__GFX09 0x00000016
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY__SHIFT__GFX09 0x00000017
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY__SHIFT__GFX09 0x00000012
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY__SHIFT__GFX09 0x00000013
#define RLC_SERDES_NONCU_MASTER_BUSY__TC2_MASTER_BUSY__SHIFT__GFX09 0x00000019
#define RLC_SERDES_RD_DATA_0__DATA__SHIFT               0x00000000
#define RLC_SERDES_RD_DATA_1__DATA__SHIFT               0x00000000
#define RLC_SERDES_RD_DATA_2__DATA__SHIFT               0x00000000
#define RLC_SERDES_RD_MASTER_INDEX__CU_ID__SHIFT__GFX09 0x00000000
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID__SHIFT__GFX09 0x00000011
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE__SHIFT__GFX09 0x0000000d
#define RLC_SERDES_RD_MASTER_INDEX__SE_ID__SHIFT__GFX09 0x00000006
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID__SHIFT__GFX09 0x00000009
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU__SHIFT__GFX09 0x0000000c
#define RLC_SERDES_RD_MASTER_INDEX__SH_ID__SHIFT__GFX09 0x00000004
#define RLC_SERDES_RD_MASTER_INDEX__SPARE__SHIFT__GFX09 0x00000013
#define RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT__GFX09      0x00000000
#define RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT__GFX09      0x00000010
#define RLC_SERDES_WR_CTRL__P1_SELECT__SHIFT__GFX09     0x0000000a
#define RLC_SERDES_WR_CTRL__P2_SELECT__SHIFT__GFX09     0x0000000b
#define RLC_SERDES_WR_CTRL__POWER_DOWN__SHIFT__GFX09    0x00000008
#define RLC_SERDES_WR_CTRL__POWER_UP__SHIFT__GFX09      0x00000009
#define RLC_SERDES_WR_CTRL__RDDATA_RESET__SHIFT__GFX09  0x0000000e
#define RLC_SERDES_WR_CTRL__READ_COMMAND__SHIFT__GFX09  0x0000000d
#define RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT__GFX09      0x0000001c
#define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR__SHIFT__GFX09 0x0000001b
#define RLC_SERDES_WR_CTRL__SHORT_FORMAT__SHIFT__GFX09  0x0000000f
#define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE__SHIFT__GFX09 0x0000001a
#define RLC_SERDES_WR_CTRL__WRITE_COMMAND__SHIFT__GFX09 0x0000000c
#define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK__SHIFT__GFX09 0x00000000
#define RLC_SERDES_WR_DATA__DATA__SHIFT__GFX09          0x00000000
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__EA_1_MASTER_MASK__SHIFT__GFX09 0x00000018
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_GFX_MASTER_MASK_1__SHIFT__GFX09 0x00000011
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_MASTER_MASK_1__SHIFT__GFX09 0x00000010
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_1__SHIFT__GFX09 0x00000013
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED__SHIFT__GFX09 0x00000019
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SE_MASTER_MASK_1__SHIFT__GFX09 0x00000000
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE4_MASTER_MASK__SHIFT__GFX09 0x00000014
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE5_MASTER_MASK__SHIFT__GFX09 0x00000015
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE6_MASTER_MASK__SHIFT__GFX09 0x00000016
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE7_MASTER_MASK__SHIFT__GFX09 0x00000017
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__TC0_1_MASTER_MASK__SHIFT__GFX09 0x00000012
#define RLC_SERDES_WR_NONCU_MASTER_MASK__EA_0_MASTER_MASK__SHIFT__GFX09 0x00000018
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK__SHIFT__GFX09 0x00000011
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK__SHIFT__GFX09 0x00000010
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED__SHIFT__GFX09 0x0000001a
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK__SHIFT__GFX09 0x00000000
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK__SHIFT__GFX09 0x00000014
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK__SHIFT__GFX09 0x00000015
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK__SHIFT__GFX09 0x00000016
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK__SHIFT__GFX09 0x00000017
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK__SHIFT__GFX09 0x00000012
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK__SHIFT__GFX09 0x00000013
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC2_MASTER_MASK__SHIFT__GFX09 0x00000019
#define RLC_SMU_ARGUMENT_1__ARG__SHIFT                  0x00000000
#define RLC_SMU_ARGUMENT_2__ARG__SHIFT                  0x00000000
#define RLC_SMU_COMMAND__CMD__SHIFT                     0x00000000
#define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE__SHIFT        0x00000001
#define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE__SHIFT 0x00000000
#define RLC_SMU_MESSAGE__CMD__SHIFT                     0x00000000
#define RLC_SMU_SAFE_MODE__CMD__SHIFT                   0x00000000
#define RLC_SMU_SAFE_MODE__MESSAGE__SHIFT               0x00000001
#define RLC_SMU_SAFE_MODE__RESERVED1__SHIFT             0x00000005
#define RLC_SMU_SAFE_MODE__RESERVED__SHIFT              0x0000000c
#define RLC_SMU_SAFE_MODE__RESPONSE__SHIFT              0x00000008
#define RLC_SPARE_INT__INTERRUPT__SHIFT                 0x00000000
#define RLC_SPARE_INT__RESERVED__SHIFT                  0x00000001
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT 0x00000000
#define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT 0x00000000
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_INT_CNTL__RESERVED__SHIFT               0x00000001
#define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL__SHIFT       0x00000000
#define RLC_SPM_INT_STATUS__RESERVED__SHIFT             0x00000001
#define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS__SHIFT   0x00000000
#define RLC_SPM_MC_CNTL__RLC_SPM_POLICY__SHIFT          0x00000004
#define RLC_SPM_MC_CNTL__RLC_SPM_VMID__SHIFT            0x00000000
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE__SHIFT  0x0000000c
#define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL__SHIFT 0x00000010
#define RLC_SPM_PERFMON_CNTL__RESERVED1__SHIFT          0x00000000
#define RLC_SPM_PERFMON_CNTL__RESERVED__SHIFT           0x0000000e
#define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED__SHIFT   0x00000010
#define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI__SHIFT 0x00000000
#define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO__SHIFT 0x00000000
#define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE__SHIFT 0x00000000
#define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE__SHIFT 0x0000000b
#define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE__SHIFT 0x00000000
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1__SHIFT  0x00000008
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED__SHIFT   0x0000001f
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE__SHIFT 0x00000010
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE__SHIFT 0x00000015
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE__SHIFT 0x0000001a
#define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR__SHIFT   0x00000000
#define RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD__SHIFT 0x00000000
#define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT 0x00000000
#define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT 0x00000000
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SPM_UTCL1_CNTL__BYPASS__SHIFT               0x00000019
#define RLC_SPM_UTCL1_CNTL__DROP_MODE__SHIFT            0x00000018
#define RLC_SPM_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define RLC_SPM_UTCL1_CNTL__FORCE_SNOOP__SHIFT          0x0000001c
#define RLC_SPM_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT      0x0000001b
#define RLC_SPM_UTCL1_CNTL__INVALIDATE__SHIFT           0x0000001a
#define RLC_SPM_UTCL1_CNTL__RESERVED__SHIFT             0x0000001e
#define RLC_SPM_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT 0x00000000
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT 0x00000006
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorVmid__SHIFT 0x00000002
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqError__SHIFT 0x00000000
#define RLC_SPM_UTCL1_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT 0x00000000
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT__GFX09 0x00000000
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT__GFX09 0x00000008
#define RLC_SRM_ARAM_ADDR__ADDR__SHIFT                  0x00000000
#define RLC_SRM_ARAM_DATA__DATA__SHIFT                  0x00000000
#define RLC_SRM_CNTL__AUTO_INCR_ADDR__SHIFT             0x00000001
#define RLC_SRM_CNTL__RESERVED__SHIFT                   0x00000002
#define RLC_SRM_CNTL__SRM_ENABLE__SHIFT                 0x00000000
#define RLC_SRM_DRAM_ADDR__ADDR__SHIFT                  0x00000000
#define RLC_SRM_DRAM_DATA__DATA__SHIFT                  0x00000000
#define RLC_SRM_GPM_ABORT__ABORT__SHIFT                 0x00000000
#define RLC_SRM_GPM_ABORT__RESERVED__SHIFT              0x00000001
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY__SHIFT   0x00000000
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL__SHIFT    0x00000001
#define RLC_SRM_GPM_COMMAND_STATUS__RESERVED__SHIFT     0x00000002
#define RLC_SRM_GPM_COMMAND__DEST_MEMORY__SHIFT         0x0000001f
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM__SHIFT      0x00000002
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL__SHIFT          0x00000001
#define RLC_SRM_GPM_COMMAND__OP__SHIFT                  0x00000000
#define RLC_SRM_GPM_COMMAND__RESERVED1__SHIFT           0x0000001d
#define RLC_SRM_GPM_COMMAND__SIZE__SHIFT                0x00000005
#define RLC_SRM_GPM_COMMAND__START_OFFSET__SHIFT        0x00000011
#define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS__SHIFT       0x00000000
#define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED__SHIFT      0x00000010
#define RLC_SRM_INDEX_CNTL_DATA_0__DATA__SHIFT          0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_1__DATA__SHIFT          0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_2__DATA__SHIFT          0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_3__DATA__SHIFT          0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_4__DATA__SHIFT          0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_5__DATA__SHIFT          0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_6__DATA__SHIFT          0x00000000
#define RLC_SRM_INDEX_CNTL_DATA_7__DATA__SHIFT          0x00000000
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY__SHIFT  0x00000000
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL__SHIFT   0x00000001
#define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED__SHIFT    0x00000002
#define RLC_SRM_RLCV_COMMAND__DEST_MEMORY__SHIFT        0x0000001f
#define RLC_SRM_RLCV_COMMAND__OP__SHIFT                 0x00000000
#define RLC_SRM_RLCV_COMMAND__RESERVED1__SHIFT          0x0000001c
#define RLC_SRM_RLCV_COMMAND__RESERVED__SHIFT           0x00000001
#define RLC_SRM_RLCV_COMMAND__SIZE__SHIFT               0x00000004
#define RLC_SRM_RLCV_COMMAND__START_OFFSET__SHIFT       0x00000010
#define RLC_SRM_STAT__RESERVED__SHIFT                   0x00000002
#define RLC_SRM_STAT__SRM_BUSY_DELAY__SHIFT             0x00000001
#define RLC_SRM_STAT__SRM_BUSY__SHIFT                   0x00000000
#define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK__SHIFT__GFX09 0x00000000
#define RLC_STAT__MC_BUSY__SHIFT                        0x00000004
#define RLC_STAT__RESERVED__SHIFT                       0x00000008
#define RLC_STAT__RLC_BUSY__SHIFT                       0x00000000
#define RLC_STAT__RLC_THREAD_0_BUSY__SHIFT              0x00000005
#define RLC_STAT__RLC_THREAD_1_BUSY__SHIFT              0x00000006
#define RLC_STAT__RLC_THREAD_2_BUSY__SHIFT              0x00000007
#define RLC_THREAD1_DELAY__CU_IDEL_DELAY__SHIFT__GFX09  0x00000000
#define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY__SHIFT__GFX09 0x00000008
#define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY__SHIFT__GFX09 0x00000010
#define RLC_THREAD1_DELAY__SPARE__SHIFT__GFX09          0x00000018
#define RLC_UCODE_CNTL__RLC_UCODE_FLAGS__SHIFT          0x00000000
#define RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_BUSY__SHIFT   0x00000000
#define RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_StallOnTrans__SHIFT 0x00000005
#define RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_BUSY__SHIFT   0x00000001
#define RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_StallOnTrans__SHIFT 0x00000006
#define RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_BUSY__SHIFT   0x00000002
#define RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_StallOnTrans__SHIFT 0x00000007
#define RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_BUSY__SHIFT 0x00000004
#define RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_StallOnTrans__SHIFT 0x00000009
#define RLC_UTCL1_STATUS_2__RESERVED__SHIFT             0x0000000a
#define RLC_UTCL1_STATUS_2__SPM_UTCL1_BUSY__SHIFT       0x00000003
#define RLC_UTCL1_STATUS_2__SPM_UTCL1_StallOnTrans__SHIFT 0x00000008
#define RLC_UTCL1_STATUS__FAULT_DETECTED__SHIFT         0x00000000
#define RLC_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT          0x00000008
#define RLC_UTCL1_STATUS__PRT_DETECTED__SHIFT           0x00000002
#define RLC_UTCL1_STATUS__PRT_UTCL1ID__SHIFT            0x00000018
#define RLC_UTCL1_STATUS__RESERVED_1__SHIFT             0x0000000e
#define RLC_UTCL1_STATUS__RESERVED_2__SHIFT             0x00000016
#define RLC_UTCL1_STATUS__RESERVED_3__SHIFT             0x0000001e
#define RLC_UTCL1_STATUS__RESERVED__SHIFT               0x00000003
#define RLC_UTCL1_STATUS__RETRY_DETECTED__SHIFT         0x00000001
#define RLC_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT          0x00000010
#define RLC_UTCL2_CNTL__MTYPE_NO_PTE_MODE__SHIFT__GFX09 0x00000000
#define RLC_UTCL2_CNTL__RESERVED__SHIFT__GFX09          0x00000001
#define RMI_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT       0x00000004
#define RMI_CGTT_SCLK_CTRL__ON_DELAY__SHIFT             0x00000000
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT       0x0000001f
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT       0x0000001e
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT       0x0000001d
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT       0x0000001c
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT       0x0000001b
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT       0x0000001a
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT       0x00000019
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT 0x00000017
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT 0x00000016
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT 0x00000015
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT 0x00000014
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT 0x00000013
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT 0x00000012
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT 0x00000011
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT 0x00000010
#define RMI_CLOCK_CNTRL__DYN_CLK_CMN_BUSY_MASK__SHIFT   0x00000005
#define RMI_CLOCK_CNTRL__DYN_CLK_CMN_WAKEUP_MASK__SHIFT 0x0000000f
#define RMI_CLOCK_CNTRL__DYN_CLK_RB0_BUSY_MASK__SHIFT   0x00000000
#define RMI_CLOCK_CNTRL__DYN_CLK_RB0_WAKEUP_MASK__SHIFT 0x0000000a
#define RMI_CLOCK_CNTRL__DYN_CLK_RB1_BUSY_MASK__SHIFT   0x00000014
#define RMI_CLOCK_CNTRL__DYN_CLK_RB1_WAKEUP_MASK__SHIFT 0x00000019
#define RMI_DEMUX_CNTL__DEMUX_ARB0_BREAK_LOB_ON_IDLEIN__SHIFT 0x00000001
#define RMI_DEMUX_CNTL__DEMUX_ARB0_MODE__SHIFT          0x0000000e
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_OVERRIDE__SHIFT 0x00000004
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_START_VALUE__SHIFT 0x00000006
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL__SHIFT         0x00000000
#define RMI_DEMUX_CNTL__DEMUX_ARB1_BREAK_LOB_ON_IDLEIN__SHIFT 0x00000011
#define RMI_DEMUX_CNTL__DEMUX_ARB1_MODE__SHIFT          0x0000001e
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_OVERRIDE__SHIFT 0x00000014
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_START_VALUE__SHIFT 0x00000016
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL__SHIFT         0x00000010
#define RMI_GENERAL_CNTL1__EARLY_WRACK_DISABLE_FOR_LOOPBACK__SHIFT 0x00000008
#define RMI_GENERAL_CNTL1__EARLY_WRACK_ENABLE_PER_MTYPE__SHIFT 0x00000000
#define RMI_GENERAL_CNTL1__POLICY_OVERRIDE_VALUE__SHIFT 0x00000009
#define RMI_GENERAL_CNTL1__TCIW0_64B_RD_STALL_MODE__SHIFT 0x00000004
#define RMI_GENERAL_CNTL1__TCIW1_64B_RD_STALL_MODE__SHIFT 0x00000006
#define RMI_GENERAL_CNTL__BURST_DISABLE__SHIFT          0x00000000
#define RMI_GENERAL_CNTL__LOOPBACK_DIS_BY_REQ_TYPE__SHIFT 0x00000015
#define RMI_GENERAL_CNTL__RB0_HARVEST_EN__SHIFT         0x00000013
#define RMI_GENERAL_CNTL__RB1_HARVEST_EN__SHIFT         0x00000014
#define RMI_GENERAL_CNTL__SKID_FIFO_0_OVERFLOW_ERROR_MASK__SHIFT 0x0000001a
#define RMI_GENERAL_CNTL__SKID_FIFO_0_UNDERFLOW_ERROR_MASK__SHIFT 0x0000001b
#define RMI_GENERAL_CNTL__SKID_FIFO_1_OVERFLOW_ERROR_MASK__SHIFT 0x0000001c
#define RMI_GENERAL_CNTL__SKID_FIFO_1_UNDERFLOW_ERROR_MASK__SHIFT 0x0000001d
#define RMI_GENERAL_CNTL__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK__SHIFT 0x0000001e
#define RMI_GENERAL_CNTL__VMID_BYPASS_ENABLE__SHIFT     0x00000001
#define RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_UPDATE__SHIFT 0x00000019
#define RMI_GENERAL_CNTL__XBAR_MUX_CONFIG__SHIFT        0x00000011
#define RMI_GENERAL_STATUS__GENERAL_RMI_ERRORS_COMBINED__SHIFT 0x00000000
#define RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_0_BUSY__SHIFT 0x0000000c
#define RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_1_BUSY__SHIFT 0x00000011
#define RMI_GENERAL_STATUS__RMI_SCOREBOARD_BUSY__SHIFT  0x00000007
#define RMI_GENERAL_STATUS__RMI_UTCL1_BUSY__SHIFT       0x00000006
#define RMI_GENERAL_STATUS__RMI_XBAR_BUSY__SHIFT        0x00000005
#define RMI_GENERAL_STATUS__RMI_XNACK_BUSY__SHIFT       0x00000014
#define RMI_GENERAL_STATUS__SKID_FIFO_0_OVERFLOW_ERROR__SHIFT 0x00000001
#define RMI_GENERAL_STATUS__SKID_FIFO_0_UNDERFLOW_ERROR__SHIFT 0x00000002
#define RMI_GENERAL_STATUS__SKID_FIFO_1_OVERFLOW_ERROR__SHIFT 0x00000003
#define RMI_GENERAL_STATUS__SKID_FIFO_1_UNDERFLOW_ERROR__SHIFT 0x00000004
#define RMI_GENERAL_STATUS__SKID_FIFO_FREESPACE_IS_ZERO_ERROR__SHIFT 0x0000001f
#define RMI_GENERAL_STATUS__TCIW0_PRT_FIFO_BUSY__SHIFT  0x00000008
#define RMI_GENERAL_STATUS__TCIW1_PRT_FIFO_BUSY__SHIFT  0x0000000d
#define RMI_GENERAL_STATUS__TCIW_FRMTR0_BUSY__SHIFT     0x00000009
#define RMI_GENERAL_STATUS__TCIW_FRMTR1_BUSY__SHIFT     0x0000000e
#define RMI_GENERAL_STATUS__TCIW_RTN_FRMTR0_BUSY__SHIFT 0x0000000a
#define RMI_GENERAL_STATUS__TCIW_RTN_FRMTR1_BUSY__SHIFT 0x0000000f
#define RMI_GENERAL_STATUS__UTC_PROBE0_BUSY__SHIFT      0x00000013
#define RMI_GENERAL_STATUS__UTC_PROBE1_BUSY__SHIFT      0x00000012
#define RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_0_BUSY__SHIFT 0x0000000b
#define RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_1_BUSY__SHIFT 0x00000010
#define RMI_GENERAL_STATUS__XNACK_FIFO_EMPTY__SHIFT     0x0000001d
#define RMI_GENERAL_STATUS__XNACK_FIFO_FULL__SHIFT      0x0000001e
#define RMI_GENERAL_STATUS__XNACK_FIFO_NUM_USED__SHIFT  0x00000015
#define RMI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RMI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RMI_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define RMI_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define RMI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define RMI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define RMI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT       0x00000014
#define RMI_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT      0x00000018
#define RMI_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT       0x0000001c
#define RMI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define RMI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define RMI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RMI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RMI_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT       0x0000001c
#define RMI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define RMI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RMI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RMI_PERFCOUNTER2_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define RMI_PERFCOUNTER2_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define RMI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define RMI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define RMI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT       0x00000014
#define RMI_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT      0x00000018
#define RMI_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT       0x0000001c
#define RMI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define RMI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define RMI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define RMI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define RMI_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT       0x0000001c
#define RMI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define RMI_PERF_COUNTER_CNTL__EVENT_BASED_PERF_EN_SEL__SHIFT 0x00000002
#define RMI_PERF_COUNTER_CNTL__PERF_CNTR_SPM_SEL__SHIFT 0x0000001a
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_BURST_LENGTH_THRESHOLD__SHIFT 0x00000013
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_CID__SHIFT  0x0000000a
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_VMID__SHIFT 0x0000000e
#define RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK0__SHIFT 0x00000006
#define RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK1__SHIFT 0x00000008
#define RMI_PERF_COUNTER_CNTL__PERF_SOFT_RESET__SHIFT   0x00000019
#define RMI_PERF_COUNTER_CNTL__TC_PERF_EN_SEL__SHIFT    0x00000004
#define RMI_PERF_COUNTER_CNTL__TRANS_BASED_PERF_EN_SEL__SHIFT 0x00000000
#define RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_0_MAX_DEPTH__SHIFT 0x00000000
#define RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_1_MAX_DEPTH__SHIFT 0x0000000a
#define RMI_PROBE_POP_LOGIC_CNTL__REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2__SHIFT 0x00000008
#define RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE0_DIS__SHIFT 0x00000007
#define RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE1_DIS__SHIFT 0x00000011
#define RMI_SCOREBOARD_CNTL__COMPLETE_RB0_FLUSH__SHIFT  0x00000000
#define RMI_SCOREBOARD_CNTL__COMPLETE_RB1_FLUSH__SHIFT  0x00000002
#define RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_EN__SHIFT 0x00000008
#define RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_TIMER_START_VALUE__SHIFT 0x00000009
#define RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB0__SHIFT 0x00000001
#define RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB1__SHIFT 0x00000003
#define RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB0__SHIFT 0x00000007
#define RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB1__SHIFT 0x00000004
#define RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN__SHIFT 0x00000005
#define RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE__SHIFT 0x00000006
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_DONE__SHIFT 0x00000013
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_FLUSH_TYPE__SHIFT 0x00000014
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_IN_PROG__SHIFT 0x00000001
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_REQ_VMID__SHIFT 0x00000002
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_UTC_DONE__SHIFT 0x00000012
#define RMI_SCOREBOARD_STATUS0__CURRENT_SESSION_ID__SHIFT 0x00000000
#define RMI_SCOREBOARD_STATUS0__FORCE_VMID_INV_DONE__SHIFT 0x00000015
#define RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB0__SHIFT 0x0000001e
#define RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB1__SHIFT 0x0000001d
#define RMI_SCOREBOARD_STATUS1__MULTI_VMID_INVAL_FROM_CP_DETECTED__SHIFT 0x0000000e
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB0__SHIFT 0x0000000d
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB1__SHIFT 0x0000001c
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB0__SHIFT  0x00000000
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB1__SHIFT  0x0000000f
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB0__SHIFT 0x0000000c
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB1__SHIFT 0x0000001b
#define RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB0__SHIFT 0x0000001b
#define RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB1__SHIFT 0x0000001a
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB0__SHIFT 0x00000000
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB1__SHIFT 0x0000000d
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB0__SHIFT 0x0000000c
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB1__SHIFT 0x00000019
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB0__SHIFT 0x0000001e
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB1__SHIFT 0x0000001f
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB0__SHIFT 0x0000001c
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB1__SHIFT 0x0000001d
#define RMI_SPARE_1__SPARE_BIT_10__SHIFT                0x00000002
#define RMI_SPARE_1__SPARE_BIT_11__SHIFT                0x00000003
#define RMI_SPARE_1__SPARE_BIT_12__SHIFT                0x00000004
#define RMI_SPARE_1__SPARE_BIT_13__SHIFT                0x00000005
#define RMI_SPARE_1__SPARE_BIT_14__SHIFT                0x00000006
#define RMI_SPARE_1__SPARE_BIT_15__SHIFT                0x00000007
#define RMI_SPARE_1__SPARE_BIT_16_1__SHIFT              0x00000010
#define RMI_SPARE_1__SPARE_BIT_8_1__SHIFT               0x00000008
#define RMI_SPARE_1__SPARE_BIT_8__SHIFT                 0x00000000
#define RMI_SPARE_1__SPARE_BIT_9__SHIFT                 0x00000001
#define RMI_SPARE_2__SPARE_BIT_16__SHIFT                0x00000000
#define RMI_SPARE_2__SPARE_BIT_17__SHIFT                0x00000001
#define RMI_SPARE_2__SPARE_BIT_18__SHIFT                0x00000002
#define RMI_SPARE_2__SPARE_BIT_19__SHIFT                0x00000003
#define RMI_SPARE_2__SPARE_BIT_20__SHIFT                0x00000004
#define RMI_SPARE_2__SPARE_BIT_21__SHIFT                0x00000005
#define RMI_SPARE_2__SPARE_BIT_22__SHIFT                0x00000006
#define RMI_SPARE_2__SPARE_BIT_23__SHIFT                0x00000007
#define RMI_SPARE_2__SPARE_BIT_4_0__SHIFT               0x00000008
#define RMI_SPARE_2__SPARE_BIT_4_1__SHIFT               0x0000000c
#define RMI_SPARE_2__SPARE_BIT_8_2__SHIFT               0x00000010
#define RMI_SPARE_2__SPARE_BIT_8_3__SHIFT               0x00000018
#define RMI_SPARE__RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING__SHIFT 0x00000000
#define RMI_SPARE__SPARE_BIT_16_0__SHIFT__GFX09         0x00000010
#define RMI_SPARE__SPARE_BIT_1__SHIFT__GFX09            0x00000001
#define RMI_SPARE__SPARE_BIT_2__SHIFT__GFX09            0x00000002
#define RMI_SPARE__SPARE_BIT_3__SHIFT                   0x00000003
#define RMI_SPARE__SPARE_BIT_4__SHIFT                   0x00000004
#define RMI_SPARE__SPARE_BIT_5__SHIFT                   0x00000005
#define RMI_SPARE__SPARE_BIT_6__SHIFT                   0x00000006
#define RMI_SPARE__SPARE_BIT_7__SHIFT                   0x00000007
#define RMI_SPARE__SPARE_BIT_8_0__SHIFT                 0x00000008
#define RMI_SUBBLOCK_STATUS0__TCIW0_INFLIGHT_CNT__SHIFT 0x00000012
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0__SHIFT 0x00000008
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1__SHIFT 0x00000011
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0__SHIFT 0x00000007
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1__SHIFT 0x00000010
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0__SHIFT 0x00000000
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1__SHIFT 0x00000009
#define RMI_SUBBLOCK_STATUS1__SKID_FIFO_0_FREE_SPACE__SHIFT 0x00000000
#define RMI_SUBBLOCK_STATUS1__SKID_FIFO_1_FREE_SPACE__SHIFT 0x0000000a
#define RMI_SUBBLOCK_STATUS1__TCIW1_INFLIGHT_CNT__SHIFT 0x00000014
#define RMI_SUBBLOCK_STATUS2__PRT_FIFO_0_NUM_USED__SHIFT 0x00000000
#define RMI_SUBBLOCK_STATUS2__PRT_FIFO_1_NUM_USED__SHIFT 0x00000009
#define RMI_SUBBLOCK_STATUS3__SKID_FIFO_0_FREE_SPACE_TOTAL__SHIFT 0x00000000
#define RMI_SUBBLOCK_STATUS3__SKID_FIFO_1_FREE_SPACE_TOTAL__SHIFT 0x0000000a
#define RMI_TCIW_FORMATTER0_CNTL__ALL_FAULT_RET0_DATA__SHIFT 0x0000001f
#define RMI_TCIW_FORMATTER0_CNTL__RMI_IN0_REORDER_DIS__SHIFT 0x0000001d
#define RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE__SHIFT 0x0000001b
#define RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA__SHIFT 0x00000013
#define RMI_TCIW_FORMATTER0_CNTL__TCIW0_MAX_ALLOWED_INFLIGHT_REQ__SHIFT 0x00000009
#define RMI_TCIW_FORMATTER0_CNTL__TCIW0_REQ_SAFE_MODE__SHIFT 0x0000001c
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_AT_LAST_OF_BURST__SHIFT 0x0000001e
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_OVERRIDE__SHIFT 0x00000000
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_TIME_OUT_WINDOW__SHIFT 0x00000001
#define RMI_TCIW_FORMATTER1_CNTL__ALL_FAULT_RET1_DATA__SHIFT 0x0000001f
#define RMI_TCIW_FORMATTER1_CNTL__RMI_IN1_REORDER_DIS__SHIFT 0x0000001d
#define RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE__SHIFT 0x0000001b
#define RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA__SHIFT 0x00000013
#define RMI_TCIW_FORMATTER1_CNTL__TCIW1_MAX_ALLOWED_INFLIGHT_REQ__SHIFT 0x00000009
#define RMI_TCIW_FORMATTER1_CNTL__TCIW1_REQ_SAFE_MODE__SHIFT 0x0000001c
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_AT_LAST_OF_BURST__SHIFT 0x0000001e
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_OVERRIDE__SHIFT 0x00000000
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_TIME_OUT_WINDOW__SHIFT 0x00000001
#define RMI_UTCL1_CNTL1__CLIENTID__SHIFT                0x00000007
#define RMI_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT 0x00000019
#define RMI_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT    0x00000012
#define RMI_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT       0x00000011
#define RMI_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT        0x00000000
#define RMI_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT          0x0000001b
#define RMI_UTCL1_CNTL1__FORCE_MISS__SHIFT              0x0000001a
#define RMI_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT           0x00000001
#define RMI_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT         0x00000002
#define RMI_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT  0x0000001e
#define RMI_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT  0x0000001c
#define RMI_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT        0x00000017
#define RMI_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT          0x00000018
#define RMI_UTCL1_CNTL1__REG_INV_VMID__SHIFT            0x00000013
#define RMI_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT         0x00000005
#define RMI_UTCL1_CNTL1__RESP_MODE__SHIFT               0x00000003
#define RMI_UTCL1_CNTL1__USERVM_DIS__SHIFT              0x00000010
#define RMI_UTCL1_CNTL2__DIS_EDC__SHIFT                 0x0000000b
#define RMI_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT     0x0000000f
#define RMI_UTCL1_CNTL2__FORCE_SNOOP__SHIFT             0x0000000e
#define RMI_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT          0x0000000c
#define RMI_UTCL1_CNTL2__LINE_VALID__SHIFT              0x0000000a
#define RMI_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT          0x00000009
#define RMI_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT           0x0000000d
#define RMI_UTCL1_CNTL2__UTCL1_ARB_BURST_MODE__SHIFT    0x00000010
#define RMI_UTCL1_CNTL2__UTCL1_DIS_DUAL_L2_REQ__SHIFT   0x00000019
#define RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_RD_WR__SHIFT 0x00000012
#define RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_VMID__SHIFT 0x00000014
#define RMI_UTCL1_CNTL2__UTCL1_FORCE_FRAG_2M_TO_64K__SHIFT 0x0000001a
#define RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_RD_WR__SHIFT  0x00000013
#define RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_VMID__SHIFT   0x00000015
#define RMI_UTCL1_CNTL2__UTC_SPARE__SHIFT               0x00000000
#define RMI_UTCL1_STATUS__FAULT_DETECTED__SHIFT         0x00000000
#define RMI_UTCL1_STATUS__PRT_DETECTED__SHIFT           0x00000002
#define RMI_UTCL1_STATUS__RETRY_DETECTED__SHIFT         0x00000001
#define RMI_UTC_XNACK_N_MISC_CNTL__CP_VMID_RESET_REQUEST_DISABLE__SHIFT 0x0000000d
#define RMI_UTC_XNACK_N_MISC_CNTL__IND_XNACK_TIMER_START_VALUE__SHIFT 0x00000008
#define RMI_UTC_XNACK_N_MISC_CNTL__MASTER_XNACK_TIMER_INC__SHIFT 0x00000000
#define RMI_UTC_XNACK_N_MISC_CNTL__UTCL1_PERM_MODE__SHIFT 0x0000000c
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD__SHIFT 0x00000000
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR__SHIFT 0x00000008
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD__SHIFT 0x00000010
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR__SHIFT 0x00000018
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_IDLEIN__SHIFT 0x00000004
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR__SHIFT 0x00000002
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_MODE__SHIFT  0x00000000
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_OVERRIDE__SHIFT 0x00000006
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_START_VALUE__SHIFT 0x00000008
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL__SHIFT 0x00000003
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_IDLEIN__SHIFT 0x00000014
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR__SHIFT 0x00000012
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_MODE__SHIFT  0x00000010
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_OVERRIDE__SHIFT 0x00000016
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_START_VALUE__SHIFT 0x00000018
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL__SHIFT 0x00000013
#define RMI_XBAR_CONFIG__ARBITER_DIS__SHIFT             0x00000007
#define RMI_XBAR_CONFIG__XBAR_EN_IN_RB0__SHIFT          0x0000000d
#define RMI_XBAR_CONFIG__XBAR_EN_IN_RB1__SHIFT          0x0000000e
#define RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_OVERRIDE__SHIFT 0x0000000c
#define RMI_XBAR_CONFIG__XBAR_EN_IN_REQ__SHIFT          0x00000008
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_CB_DB_OVERRIDE__SHIFT 0x00000006
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_OVERRIDE__SHIFT 0x00000000
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE__SHIFT 0x00000002
#define RMI_XNACK_DEBUG__XNACK_PER_VMID__SHIFT          0x00000000
#define ROM_CNTL__CLOCK_GATING_EN__SHIFT                0x00000000
#define ROM_DATA__ROM_DATA__SHIFT                       0x00000000
#define ROM_INDEX__ROM_INDEX__SHIFT                     0x00000000
#define ROM_START__ROM_START__SHIFT                     0x00000000
#define ROM_STATUS__ROM_BUSY__SHIFT                     0x00000000
#define ROM_SW_CNTL__COMMAND_SIZE__SHIFT                0x00000010
#define ROM_SW_CNTL__DATA_SIZE__SHIFT                   0x00000000
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE__SHIFT   0x00000012
#define ROM_SW_COMMAND__ROM_SW_ADDRESS__SHIFT           0x00000008
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION__SHIFT       0x00000000
#define ROM_SW_DATA_10__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_11__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_12__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_13__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_14__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_15__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_16__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_17__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_18__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_19__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_1__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_20__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_21__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_22__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_23__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_24__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_25__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_26__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_27__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_28__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_29__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_2__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_30__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_31__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_32__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_33__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_34__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_35__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_36__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_37__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_38__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_39__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_3__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_40__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_41__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_42__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_43__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_44__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_45__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_46__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_47__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_48__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_49__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_4__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_50__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_51__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_52__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_53__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_54__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_55__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_56__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_57__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_58__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_59__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_5__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_60__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_61__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_62__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_63__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_64__ROM_SW_DATA__SHIFT              0x00000000
#define ROM_SW_DATA_6__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_7__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_8__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_DATA_9__ROM_SW_DATA__SHIFT               0x00000000
#define ROM_SW_STATUS__ROM_SW_DONE__SHIFT               0x00000000
#define RPB_ARB_CNTL2__ATC_PAGE_SWITCH_NUM__SHIFT       0x00000010
#define RPB_ARB_CNTL2__ATOMIC_SWITCH_NUM__SHIFT         0x00000008
#define RPB_ARB_CNTL2__P2P_SWITCH_NUM__SHIFT            0x00000000
#define RPB_ARB_CNTL__ARB_MODE__SHIFT                   0x00000018
#define RPB_ARB_CNTL__ATC_TR_SWITCH_NUM__SHIFT          0x00000010
#define RPB_ARB_CNTL__RD_SWITCH_NUM__SHIFT              0x00000000
#define RPB_ARB_CNTL__SWITCH_NUM_MODE__SHIFT            0x00000019
#define RPB_ARB_CNTL__WR_SWITCH_NUM__SHIFT              0x00000008
#define RPB_ATS_CNTL2__INVAL_COM_ROUTING_CODE__SHIFT    0x0000000f
#define RPB_ATS_CNTL2__PAGE_REQ_CMD__SHIFT              0x00000006
#define RPB_ATS_CNTL2__PAGE_ROUTING_CODE__SHIFT         0x0000000c
#define RPB_ATS_CNTL2__TRANS_CMD__SHIFT                 0x00000000
#define RPB_ATS_CNTL2__VENDOR_ID__SHIFT                 0x00000012
#define RPB_ATS_CNTL__ATCPAGE_SWITCH_NUM__SHIFT         0x00000013
#define RPB_ATS_CNTL__ATCTR_SWITCH_NUM__SHIFT           0x0000000f
#define RPB_ATS_CNTL__INVAL_COM_CMD__SHIFT              0x00000019
#define RPB_ATS_CNTL__PAGE_MIN_LATENCY_ENABLE__SHIFT    0x00000000
#define RPB_ATS_CNTL__SWITCH_THRESHOLD__SHIFT           0x00000002
#define RPB_ATS_CNTL__TIME_SLICE__SHIFT                 0x00000007
#define RPB_ATS_CNTL__TR_MIN_LATENCY_ENABLE__SHIFT      0x00000001
#define RPB_ATS_CNTL__WR_AT__SHIFT                      0x00000017
#define RPB_BIF_CNTL__ARB_MODE__SHIFT                   0x00000010
#define RPB_BIF_CNTL__DRAIN_VC_NUM__SHIFT               0x00000011
#define RPB_BIF_CNTL__PAGE_PRI_EN__SHIFT                0x0000001b
#define RPB_BIF_CNTL__PARITY_CHECK_EN__SHIFT            0x0000001e
#define RPB_BIF_CNTL__SWITCH_ENABLE__SHIFT              0x00000012
#define RPB_BIF_CNTL__SWITCH_THRESHOLD__SHIFT           0x00000013
#define RPB_BIF_CNTL__TR_PRI_EN__SHIFT                  0x0000001c
#define RPB_BIF_CNTL__VC0_CHAINED_OVERRIDE__SHIFT       0x0000001d
#define RPB_BIF_CNTL__VC0_SWITCH_NUM__SHIFT             0x00000000
#define RPB_BIF_CNTL__VC1_SWITCH_NUM__SHIFT             0x00000008
#define RPB_BLOCKLEVEL_CONF__ATC_INV_BLOCKLEVEL__SHIFT  0x00000006
#define RPB_BLOCKLEVEL_CONF__ATC_PAGE_BLOCKLEVEL__SHIFT 0x00000004
#define RPB_BLOCKLEVEL_CONF__ATC_TR_BLOCKLEVEL__SHIFT   0x00000002
#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_EN__SHIFT 0x00000011
#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE__SHIFT 0x0000000c
#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_EN__SHIFT 0x00000010
#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE__SHIFT 0x0000000a
#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_EN__SHIFT 0x0000000f
#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE__SHIFT 0x00000008
#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_EN__SHIFT 0x0000000e
#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE__SHIFT 0x00000000
#define RPB_CID_QUEUE_EX_DATA__READ_ENTRIES__SHIFT      0x00000010
#define RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES__SHIFT     0x00000000
#define RPB_CID_QUEUE_EX__OFFSET__SHIFT                 0x00000001
#define RPB_CID_QUEUE_EX__START__SHIFT                  0x00000000
#define RPB_CID_QUEUE_RD__CLIENT_ID_HIGH__SHIFT         0x00000005
#define RPB_CID_QUEUE_RD__CLIENT_ID_LOW__SHIFT          0x00000000
#define RPB_CID_QUEUE_RD__READ_QUEUE__SHIFT             0x0000000e
#define RPB_CID_QUEUE_RD__WRITE_QUEUE__SHIFT            0x0000000b
#define RPB_CID_QUEUE_WR__CLIENT_ID_HIGH__SHIFT         0x00000005
#define RPB_CID_QUEUE_WR__CLIENT_ID_LOW__SHIFT          0x00000000
#define RPB_CID_QUEUE_WR__READ_QUEUE__SHIFT             0x0000000f
#define RPB_CID_QUEUE_WR__UPDATE_MODE__SHIFT            0x0000000b
#define RPB_CID_QUEUE_WR__UPDATE__SHIFT                 0x00000012
#define RPB_CID_QUEUE_WR__WRITE_QUEUE__SHIFT            0x0000000c
#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_BREAK_EN__SHIFT 0x00000004
#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_FLUSH_TIMER__SHIFT 0x00000000
#define RPB_DEINTRLV_COMBINE_CNTL__WC_HANDLE_CHECK_DISABLE__SHIFT 0x00000005
#define RPB_EA_QUEUE_WR__EA_NUMBER__SHIFT               0x00000000
#define RPB_EA_QUEUE_WR__READ_QUEUE__SHIFT              0x00000008
#define RPB_EA_QUEUE_WR__UPDATE__SHIFT                  0x0000000b
#define RPB_EA_QUEUE_WR__WRITE_QUEUE__SHIFT             0x00000005
#define RPB_EFF_CNTL__RD_LAZY_TIMER__SHIFT              0x00000008
#define RPB_EFF_CNTL__WR_LAZY_TIMER__SHIFT              0x00000000
#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_EN__SHIFT 0x0000000c
#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE__SHIFT 0x00000003
#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_EN__SHIFT 0x0000000d
#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE__SHIFT  0x00000008
#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_EN__SHIFT 0x0000000b
#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE__SHIFT  0x00000002
#define RPB_PASSPW_CONF__ATOMIC_PASSPW_OVERRIDE__SHIFT  0x00000009
#define RPB_PASSPW_CONF__ATOMIC_RSPPASSPW_OVERRIDE__SHIFT 0x0000000a
#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_EN__SHIFT 0x00000011
#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE__SHIFT   0x00000010
#define RPB_PASSPW_CONF__RD_PASSPW_OVERRIDE__SHIFT      0x00000005
#define RPB_PASSPW_CONF__RD_RSPPASSPW_OVERRIDE__SHIFT   0x00000007
#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_EN__SHIFT 0x0000000f
#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE__SHIFT   0x0000000e
#define RPB_PASSPW_CONF__WR_PASSPW_OVERRIDE__SHIFT      0x00000004
#define RPB_PASSPW_CONF__WR_RSPPASSPW_OVERRIDE__SHIFT   0x00000006
#define RPB_PASSPW_CONF__XPB_PASSPW_OVERRIDE__SHIFT     0x00000000
#define RPB_PASSPW_CONF__XPB_RSPPASSPW_OVERRIDE__SHIFT  0x00000001
#define RPB_PERFCOUNTER0_CFG__CLEAR__SHIFT              0x0000001d
#define RPB_PERFCOUNTER0_CFG__ENABLE__SHIFT             0x0000001c
#define RPB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT          0x00000018
#define RPB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT       0x00000008
#define RPB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT           0x00000000
#define RPB_PERFCOUNTER1_CFG__CLEAR__SHIFT              0x0000001d
#define RPB_PERFCOUNTER1_CFG__ENABLE__SHIFT             0x0000001c
#define RPB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT          0x00000018
#define RPB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT       0x00000008
#define RPB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT           0x00000000
#define RPB_PERFCOUNTER2_CFG__CLEAR__SHIFT              0x0000001d
#define RPB_PERFCOUNTER2_CFG__ENABLE__SHIFT             0x0000001c
#define RPB_PERFCOUNTER2_CFG__PERF_MODE__SHIFT          0x00000018
#define RPB_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT       0x00000008
#define RPB_PERFCOUNTER2_CFG__PERF_SEL__SHIFT           0x00000000
#define RPB_PERFCOUNTER3_CFG__CLEAR__SHIFT              0x0000001d
#define RPB_PERFCOUNTER3_CFG__ENABLE__SHIFT             0x0000001c
#define RPB_PERFCOUNTER3_CFG__PERF_MODE__SHIFT          0x00000018
#define RPB_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT       0x00000008
#define RPB_PERFCOUNTER3_CFG__PERF_SEL__SHIFT           0x00000000
#define RPB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT        0x00000010
#define RPB_PERFCOUNTER_HI__COUNTER_HI__SHIFT           0x00000000
#define RPB_PERFCOUNTER_LO__COUNTER_LO__SHIFT           0x00000000
#define RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT     0x00000019
#define RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT    0x00000018
#define RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT 0x00000000
#define RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT 0x00000008
#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT 0x0000001a
#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT  0x00000010
#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH__SHIFT 0x00000005
#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW__SHIFT  0x00000000
#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH__SHIFT 0x00000010
#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW__SHIFT  0x0000000b
#define RPB_RD_QUEUE_CNTL__ARB_MODE__SHIFT              0x00000000
#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_HIGH__SHIFT       0x0000000a
#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_LOW__SHIFT        0x00000005
#define RPB_RD_QUEUE_CNTL__Q4_SHARED__SHIFT             0x00000001
#define RPB_RD_QUEUE_CNTL__Q4_UNITID_EA_MODE__SHIFT     0x00000003
#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_HIGH__SHIFT       0x00000015
#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_LOW__SHIFT        0x00000010
#define RPB_RD_QUEUE_CNTL__Q5_SHARED__SHIFT             0x00000002
#define RPB_RD_QUEUE_CNTL__Q5_UNITID_EA_MODE__SHIFT     0x00000004
#define RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT    0x00000000
#define RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT    0x00000007
#define RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT    0x0000000e
#define RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT    0x00000015
#define RPB_RD_SWITCH_CNTL__SWITCH_NUM_MODE__SHIFT      0x0000001c
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKENRCV__SHIFT 0x00000017
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKEN__SHIFT   0x00000016
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKENRCV__SHIFT 0x00000019
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKEN__SHIFT 0x00000018
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKENRCV__SHIFT 0x0000001b
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKEN__SHIFT   0x0000001a
#define RPB_SDPPORT_CNTL__NBIF_DMA_CFG_MODE__SHIFT      0x00000001
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_DISRUPT_FULLDIS__SHIFT 0x00000005
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_REISSUE_CREDIT__SHIFT 0x00000003
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_SATURATE_COUNTER__SHIFT 0x00000004
#define RPB_SDPPORT_CNTL__NBIF_DMA_HALT_THRESHOLD__SHIFT 0x00000006
#define RPB_SDPPORT_CNTL__NBIF_DMA_SELF_ACTIVATE__SHIFT 0x00000000
#define RPB_SDPPORT_CNTL__NBIF_HST_CFG_MODE__SHIFT      0x0000000b
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_DISRUPT_FULLDIS__SHIFT 0x0000000f
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_REISSUE_CREDIT__SHIFT 0x0000000d
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_SATURATE_COUNTER__SHIFT 0x0000000e
#define RPB_SDPPORT_CNTL__NBIF_HST_HALT_THRESHOLD__SHIFT 0x00000010
#define RPB_SDPPORT_CNTL__NBIF_HST_PASSIVE_MODE__SHIFT  0x00000014
#define RPB_SDPPORT_CNTL__NBIF_HST_QUICK_COMACK__SHIFT  0x00000015
#define RPB_SDPPORT_CNTL__NBIF_HST_SELF_ACTIVATE__SHIFT 0x0000000a
#define RPB_SWITCH_CNTL2__RD_QUEUE4_SWITCH_NUM__SHIFT   0x00000000
#define RPB_SWITCH_CNTL2__RD_QUEUE5_SWITCH_NUM__SHIFT   0x00000007
#define RPB_SWITCH_CNTL2__WR_QUEUE4_SWITCH_NUM__SHIFT   0x0000000e
#define RPB_SWITCH_CNTL2__WR_QUEUE5_SWITCH_NUM__SHIFT   0x00000015
#define RPB_TAG_CONF__RPB_ATS_TR__SHIFT                 0x00000000
#define RPB_VC_SWITCH_RDWR__MODE__SHIFT                 0x00000000
#define RPB_VC_SWITCH_RDWR__NUM_RD__SHIFT               0x00000002
#define RPB_VC_SWITCH_RDWR__NUM_WR__SHIFT               0x0000000a
#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH__SHIFT 0x00000005
#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW__SHIFT  0x00000000
#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH__SHIFT 0x00000010
#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW__SHIFT  0x0000000b
#define RPB_WR_QUEUE_CNTL__ARB_MODE__SHIFT              0x00000000
#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_HIGH__SHIFT       0x0000000a
#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_LOW__SHIFT        0x00000005
#define RPB_WR_QUEUE_CNTL__Q4_SHARED__SHIFT             0x00000001
#define RPB_WR_QUEUE_CNTL__Q4_UNITID_EA_MODE__SHIFT     0x00000003
#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_HIGH__SHIFT       0x00000015
#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_LOW__SHIFT        0x00000010
#define RPB_WR_QUEUE_CNTL__Q5_SHARED__SHIFT             0x00000002
#define RPB_WR_QUEUE_CNTL__Q5_UNITID_EA_MODE__SHIFT     0x00000004
#define RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT    0x00000000
#define RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT    0x00000007
#define RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT    0x0000000e
#define RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT    0x00000015
#define RPB_WR_SWITCH_CNTL__SWITCH_NUM_MODE__SHIFT      0x0000001c
#define SCRATCH_ADDR__OBSOLETE_ADDR__SHIFT              0x00000000
#define SCRATCH_REG0__SCRATCH_REG0__SHIFT               0x00000000
#define SCRATCH_REG1__SCRATCH_REG1__SHIFT               0x00000000
#define SCRATCH_REG2__SCRATCH_REG2__SHIFT               0x00000000
#define SCRATCH_REG3__SCRATCH_REG3__SHIFT               0x00000000
#define SCRATCH_REG4__SCRATCH_REG4__SHIFT               0x00000000
#define SCRATCH_REG5__SCRATCH_REG5__SHIFT               0x00000000
#define SCRATCH_REG6__SCRATCH_REG6__SHIFT               0x00000000
#define SCRATCH_REG7__SCRATCH_REG7__SHIFT               0x00000000
#define SCRATCH_UMSK__OBSOLETE_SWAP__SHIFT              0x00000010
#define SCRATCH_UMSK__OBSOLETE_UMSK__SHIFT              0x00000000
#define SDMA0_ACTIVE_FCN_ID__VFID__SHIFT                0x00000000
#define SDMA0_ACTIVE_FCN_ID__VF__SHIFT                  0x0000001f
#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE__SHIFT 0x0000001f
#define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT            0x00000000
#define SDMA0_ATOMIC_PREOP_HI__DATA__SHIFT              0x00000000
#define SDMA0_ATOMIC_PREOP_LO__DATA__SHIFT              0x00000000
#define SDMA0_BA_THRESHOLD__READ_THRES__SHIFT           0x00000000
#define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT          0x00000010
#define SDMA0_CHICKEN_BITS_2__F32_CMD_PROC_DELAY__SHIFT 0x00000000
#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK__SHIFT   0x0000001a
#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK__SHIFT   0x0000001c
#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK__SHIFT   0x0000001e
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT     0x00000017
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE__SHIFT 0x00000000
#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE__SHIFT  0x00000010
#define SDMA0_CHICKEN_BITS__RAW_CHECK_ENABLE__SHIFT     0x00000011
#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING__SHIFT   0x00000014
#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE__SHIFT 0x00000002
#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE__SHIFT 0x00000001
#define SDMA0_CHICKEN_BITS__TIME_BASED_QOS__SHIFT       0x00000019
#define SDMA0_CHICKEN_BITS__WRITE_BURST_LENGTH__SHIFT   0x00000008
#define SDMA0_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE__SHIFT 0x0000000a
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS__SHIFT           0x00000004
#define SDMA0_CLK_CTRL__ON_DELAY__SHIFT                 0x00000000
#define SDMA0_CLK_CTRL__RESERVED__SHIFT                 0x0000000c
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0__SHIFT           0x0000001f
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1__SHIFT           0x0000001e
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2__SHIFT           0x0000001d
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3__SHIFT           0x0000001c
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4__SHIFT           0x0000001b
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5__SHIFT           0x0000001a
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6__SHIFT           0x00000019
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7__SHIFT           0x00000018
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE__SHIFT            0x00000012
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE__SHIFT          0x0000001c
#define SDMA0_CNTL__DATA_SWAP_ENABLE__SHIFT             0x00000003
#define SDMA0_CNTL__FENCE_SWAP_ENABLE__SHIFT            0x00000004
#define SDMA0_CNTL__FROZEN_INT_ENABLE__SHIFT            0x0000001d
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT        0x0000001e
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE__SHIFT        0x00000005
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE__SHIFT    0x00000011
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE__SHIFT          0x00000002
#define SDMA0_CNTL__TRAP_ENABLE__SHIFT                  0x00000000
#define SDMA0_CNTL__UTC_L1_ENABLE__SHIFT                0x00000001
#define SDMA0_CONTEXT_GROUP_BOUNDARY__RESERVED__SHIFT__GFX09 0x00000000
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL__SHIFT 0x00000013
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS__SHIFT 0x00000011
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL__SHIFT 0x00000012
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI__SHIFT 0x0000000e
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO__SHIFT 0x0000000d
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL__SHIFT 0x0000000a
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET__SHIFT 0x0000000c
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR__SHIFT 0x0000000b
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE__SHIFT 0x0000000f
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI__SHIFT 0x00000002
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE__SHIFT 0x00000001
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL__SHIFT 0x00000000
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI__SHIFT 0x00000008
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO__SHIFT 0x00000009
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_HI__SHIFT 0x00000004
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR__SHIFT 0x00000003
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_HI__SHIFT 0x00000006
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL__SHIFT 0x00000007
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR__SHIFT 0x00000005
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL__SHIFT 0x00000010
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI__SHIFT 0x0000000d
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO__SHIFT 0x0000000c
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG__SHIFT 0x00000009
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_OFFSET__SHIFT 0x0000000b
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG__SHIFT 0x00000011
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN__SHIFT 0x0000000f
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_MINOR_PTR_UPDATE__SHIFT 0x00000015
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT__SHIFT 0x00000010
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_AQL_CNTL__SHIFT 0x00000014
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__SHIFT 0x00000012
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__SHIFT 0x00000013
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_STATUS__SHIFT 0x00000008
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK__SHIFT 0x0000000a
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2__SHIFT       0x0000000e
#define SDMA0_CONTEXT_REG_TYPE2__RESERVED__SHIFT        0x0000000a
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL__SHIFT 0x00000009
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0__SHIFT 0x00000000
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1__SHIFT 0x00000001
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2__SHIFT 0x00000002
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3__SHIFT 0x00000003
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4__SHIFT 0x00000004
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5__SHIFT 0x00000005
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA6__SHIFT 0x00000006
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA7__SHIFT 0x00000007
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA8__SHIFT 0x00000008
#define SDMA0_CONTEXT_REG_TYPE3__RESERVED__SHIFT        0x00000000
#define SDMA0_CRD_CNTL__MC_RDREQ_CREDIT__SHIFT          0x0000000d
#define SDMA0_CRD_CNTL__MC_WRREQ_CREDIT__SHIFT          0x00000007
#define SDMA0_EA_DBIT_ADDR_DATA__VALUE__SHIFT           0x00000000
#define SDMA0_EA_DBIT_ADDR_INDEX__VALUE__SHIFT          0x00000000
#define SDMA0_EDC_CONFIG__DIS_EDC__SHIFT                0x00000001
#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE__SHIFT         0x00000002
#define SDMA0_EDC_COUNTER_CLEAR__DUMMY__SHIFT           0x00000000
#define SDMA0_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED__SHIFT 0x00000006
#define SDMA0_EDC_COUNTER__SDMA_IB_CMD_BUF_SED__SHIFT   0x00000003
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED__SHIFT 0x00000007
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED__SHIFT 0x00000008
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED__SHIFT 0x00000009
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED__SHIFT 0x0000000a
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED__SHIFT 0x0000000b
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED__SHIFT 0x0000000c
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED__SHIFT 0x0000000d
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED__SHIFT 0x0000000e
#define SDMA0_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED__SHIFT 0x00000010
#define SDMA0_EDC_COUNTER__SDMA_RB_CMD_BUF_SED__SHIFT   0x00000002
#define SDMA0_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED__SHIFT 0x0000000f
#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_DED__SHIFT    0x00000000
#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_SEC__SHIFT    0x00000001
#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED__SHIFT 0x00000005
#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED__SHIFT 0x00000004
#define SDMA0_ERROR_LOG__OVERRIDE__SHIFT                0x00000000
#define SDMA0_ERROR_LOG__STATUS__SHIFT                  0x00000010
#define SDMA0_F32_CNTL__HALT__SHIFT                     0x00000000
#define SDMA0_F32_CNTL__STEP__SHIFT                     0x00000001
#define SDMA0_F32_COUNTER__VALUE__SHIFT                 0x00000000
#define SDMA0_FREEZE__F32_FREEZE__SHIFT                 0x00000006
#define SDMA0_FREEZE__FREEZE__SHIFT                     0x00000004
#define SDMA0_FREEZE__FROZEN__SHIFT                     0x00000005
#define SDMA0_FREEZE__PREEMPT__SHIFT                    0x00000000
#define SDMA0_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE__SHIFT 0x00000008
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_BANKS__SHIFT     0x0000000c
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_PIPES__SHIFT     0x00000000
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES__SHIFT 0x00000013
#define SDMA0_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE__SHIFT 0x00000003
#define SDMA0_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x00000008
#define SDMA0_GB_ADDR_CONFIG__NUM_BANKS__SHIFT          0x0000000c
#define SDMA0_GB_ADDR_CONFIG__NUM_PIPES__SHIFT          0x00000000
#define SDMA0_GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x00000013
#define SDMA0_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x00000003
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX__SHIFT       0x00000010
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE__SHIFT     0x00000007
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY__SHIFT    0x00000008
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT      0x00000004
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED__SHIFT        0x00000003
#define SDMA0_GFX_CONTEXT_STATUS__IDLE__SHIFT           0x00000002
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED__SHIFT      0x00000009
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED__SHIFT       0x00000000
#define SDMA0_GFX_CSA_ADDR_HI__ADDR__SHIFT              0x00000000
#define SDMA0_GFX_CSA_ADDR_LO__ADDR__SHIFT              0x00000002
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR__SHIFT         0x00000000
#define SDMA0_GFX_DOORBELL_LOG__DATA__SHIFT             0x00000002
#define SDMA0_GFX_DOORBELL_OFFSET__OFFSET__SHIFT        0x00000002
#define SDMA0_GFX_DOORBELL__CAPTURED__SHIFT             0x0000001e
#define SDMA0_GFX_DOORBELL__ENABLE__SHIFT               0x0000001c
#define SDMA0_GFX_DUMMY_REG__DUMMY__SHIFT               0x00000000
#define SDMA0_GFX_IB_BASE_HI__ADDR__SHIFT               0x00000000
#define SDMA0_GFX_IB_BASE_LO__ADDR__SHIFT               0x00000005
#define SDMA0_GFX_IB_CNTL__CMD_VMID__SHIFT              0x00000010
#define SDMA0_GFX_IB_CNTL__IB_ENABLE__SHIFT             0x00000000
#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE__SHIFT        0x00000004
#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB__SHIFT      0x00000008
#define SDMA0_GFX_IB_OFFSET__OFFSET__SHIFT              0x00000002
#define SDMA0_GFX_IB_RPTR__OFFSET__SHIFT                0x00000002
#define SDMA0_GFX_IB_SIZE__SIZE__SHIFT                  0x00000000
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT     0x00000008
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE__SHIFT         0x00000001
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID__SHIFT        0x00000000
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE__SHIFT       0x00000004
#define SDMA0_GFX_MIDCMD_DATA0__DATA0__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA1__DATA1__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA2__DATA2__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA3__DATA3__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA4__DATA4__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA5__DATA5__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA6__DATA6__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA7__DATA7__SHIFT            0x00000000
#define SDMA0_GFX_MIDCMD_DATA8__DATA8__SHIFT            0x00000000
#define SDMA0_GFX_MINOR_PTR_UPDATE__ENABLE__SHIFT       0x00000000
#define SDMA0_GFX_PREEMPT__IB_PREEMPT__SHIFT            0x00000000
#define SDMA0_GFX_RB_AQL_CNTL__AQL_ENABLE__SHIFT        0x00000000
#define SDMA0_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT   0x00000001
#define SDMA0_GFX_RB_AQL_CNTL__PACKET_STEP__SHIFT       0x00000008
#define SDMA0_GFX_RB_BASE_HI__ADDR__SHIFT               0x00000000
#define SDMA0_GFX_RB_BASE__ADDR__SHIFT                  0x00000000
#define SDMA0_GFX_RB_CNTL__RB_ENABLE__SHIFT             0x00000000
#define SDMA0_GFX_RB_CNTL__RB_PRIV__SHIFT               0x00000017
#define SDMA0_GFX_RB_CNTL__RB_SIZE__SHIFT               0x00000001
#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE__SHIFT        0x00000009
#define SDMA0_GFX_RB_CNTL__RB_VMID__SHIFT               0x00000018
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT  0x00000010
#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR__SHIFT          0x00000000
#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR__SHIFT          0x00000002
#define SDMA0_GFX_RB_RPTR_HI__OFFSET__SHIFT             0x00000000
#define SDMA0_GFX_RB_RPTR__OFFSET__SHIFT                0x00000000
#define SDMA0_GFX_RB_WPTR_HI__OFFSET__SHIFT             0x00000000
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT     0x00000000
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT     0x00000002
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE__SHIFT      0x00000000
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT   0x00000004
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA0_GFX_RB_WPTR__OFFSET__SHIFT                0x00000000
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT__SHIFT          0x00000000
#define SDMA0_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA0_GFX_STATUS__WPTR_UPDATE_PENDING__SHIFT    0x00000008
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING__SHIFT      0x00000000
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING__SHIFT      0x00000010
#define SDMA0_GPU_IOV_VIOLATION_LOG__ADDRESS__SHIFT     0x00000002
#define SDMA0_GPU_IOV_VIOLATION_LOG__INITIATOR_ID__SHIFT__GFX09 0x00000018
#define SDMA0_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS__SHIFT 0x00000001
#define SDMA0_GPU_IOV_VIOLATION_LOG__VFID__SHIFT        0x00000014
#define SDMA0_GPU_IOV_VIOLATION_LOG__VF__SHIFT          0x00000013
#define SDMA0_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS__SHIFT 0x00000000
#define SDMA0_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION__SHIFT 0x00000012
#define SDMA0_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT 0x00000000
#define SDMA0_IB_OFFSET_FETCH__OFFSET__SHIFT            0x00000002
#define SDMA0_ID__DEVICE_ID__SHIFT                      0x00000000
#define SDMA0_MMHUB_CNTL__UNIT_ID__SHIFT__GFX09         0x00000000
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG0__SHIFT__GFX09    0x00000000
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG1__SHIFT__GFX09    0x00000003
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG2__SHIFT__GFX09    0x00000006
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG3__SHIFT__GFX09    0x00000009
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG4__SHIFT__GFX09    0x0000000c
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG5__SHIFT__GFX09    0x0000000f
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG6__SHIFT__GFX09    0x00000012
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG7__SHIFT__GFX09    0x00000015
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_ABLE__SHIFT    0x00000007
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_READY__SHIFT   0x00000008
#define SDMA0_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT     0x00000004
#define SDMA0_PAGE_CONTEXT_STATUS__EXPIRED__SHIFT       0x00000003
#define SDMA0_PAGE_CONTEXT_STATUS__IDLE__SHIFT          0x00000002
#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPTED__SHIFT     0x00000009
#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA0_PAGE_CONTEXT_STATUS__SELECTED__SHIFT      0x00000000
#define SDMA0_PAGE_CSA_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA0_PAGE_CSA_ADDR_LO__ADDR__SHIFT             0x00000002
#define SDMA0_PAGE_DOORBELL_LOG__BE_ERROR__SHIFT        0x00000000
#define SDMA0_PAGE_DOORBELL_LOG__DATA__SHIFT            0x00000002
#define SDMA0_PAGE_DOORBELL_OFFSET__OFFSET__SHIFT       0x00000002
#define SDMA0_PAGE_DOORBELL__CAPTURED__SHIFT            0x0000001e
#define SDMA0_PAGE_DOORBELL__ENABLE__SHIFT              0x0000001c
#define SDMA0_PAGE_DUMMY_REG__DUMMY__SHIFT              0x00000000
#define SDMA0_PAGE_IB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA0_PAGE_IB_BASE_LO__ADDR__SHIFT              0x00000005
#define SDMA0_PAGE_IB_CNTL__CMD_VMID__SHIFT             0x00000010
#define SDMA0_PAGE_IB_CNTL__IB_ENABLE__SHIFT            0x00000000
#define SDMA0_PAGE_IB_CNTL__IB_SWAP_ENABLE__SHIFT       0x00000004
#define SDMA0_PAGE_IB_CNTL__SWITCH_INSIDE_IB__SHIFT     0x00000008
#define SDMA0_PAGE_IB_OFFSET__OFFSET__SHIFT             0x00000002
#define SDMA0_PAGE_IB_RPTR__OFFSET__SHIFT               0x00000002
#define SDMA0_PAGE_IB_SIZE__SIZE__SHIFT                 0x00000000
#define SDMA0_PAGE_IB_SUB_REMAIN__SIZE__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT    0x00000008
#define SDMA0_PAGE_MIDCMD_CNTL__COPY_MODE__SHIFT        0x00000001
#define SDMA0_PAGE_MIDCMD_CNTL__DATA_VALID__SHIFT       0x00000000
#define SDMA0_PAGE_MIDCMD_CNTL__SPLIT_STATE__SHIFT      0x00000004
#define SDMA0_PAGE_MIDCMD_DATA0__DATA0__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA1__DATA1__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA2__DATA2__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA3__DATA3__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA4__DATA4__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA5__DATA5__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA6__DATA6__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA7__DATA7__SHIFT           0x00000000
#define SDMA0_PAGE_MIDCMD_DATA8__DATA8__SHIFT           0x00000000
#define SDMA0_PAGE_MINOR_PTR_UPDATE__ENABLE__SHIFT      0x00000000
#define SDMA0_PAGE_PREEMPT__IB_PREEMPT__SHIFT           0x00000000
#define SDMA0_PAGE_RB_AQL_CNTL__AQL_ENABLE__SHIFT       0x00000000
#define SDMA0_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT  0x00000001
#define SDMA0_PAGE_RB_AQL_CNTL__PACKET_STEP__SHIFT      0x00000008
#define SDMA0_PAGE_RB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA0_PAGE_RB_BASE__ADDR__SHIFT                 0x00000000
#define SDMA0_PAGE_RB_CNTL__RB_ENABLE__SHIFT            0x00000000
#define SDMA0_PAGE_RB_CNTL__RB_PRIV__SHIFT              0x00000017
#define SDMA0_PAGE_RB_CNTL__RB_SIZE__SHIFT              0x00000001
#define SDMA0_PAGE_RB_CNTL__RB_SWAP_ENABLE__SHIFT       0x00000009
#define SDMA0_PAGE_RB_CNTL__RB_VMID__SHIFT              0x00000018
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x00000010
#define SDMA0_PAGE_RB_RPTR_ADDR_HI__ADDR__SHIFT         0x00000000
#define SDMA0_PAGE_RB_RPTR_ADDR_LO__ADDR__SHIFT         0x00000002
#define SDMA0_PAGE_RB_RPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA0_PAGE_RB_RPTR__OFFSET__SHIFT               0x00000000
#define SDMA0_PAGE_RB_WPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT    0x00000000
#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT    0x00000002
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__ENABLE__SHIFT     0x00000000
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT  0x00000004
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA0_PAGE_RB_WPTR__OFFSET__SHIFT               0x00000000
#define SDMA0_PAGE_SKIP_CNTL__SKIP_COUNT__SHIFT         0x00000000
#define SDMA0_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA0_PAGE_STATUS__WPTR_UPDATE_PENDING__SHIFT   0x00000008
#define SDMA0_PAGE_WATERMARK__RD_OUTSTANDING__SHIFT     0x00000000
#define SDMA0_PAGE_WATERMARK__WR_OUTSTANDING__SHIFT     0x00000010
#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT    0x00000000
#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT    0x00000000
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH__SHIFT 0x0000000e
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW__SHIFT 0x00000000
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW__SHIFT 0x0000001c
#define SDMA0_PERFMON_CNTL__PERF_CLEAR0__SHIFT          0x00000001
#define SDMA0_PERFMON_CNTL__PERF_CLEAR1__SHIFT          0x0000000b
#define SDMA0_PERFMON_CNTL__PERF_ENABLE0__SHIFT         0x00000000
#define SDMA0_PERFMON_CNTL__PERF_ENABLE1__SHIFT         0x0000000a
#define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT            0x00000002
#define SDMA0_PERFMON_CNTL__PERF_SEL1__SHIFT            0x0000000c
#define SDMA0_PHASE0_QUANTUM__PREFER__SHIFT             0x0000001e
#define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT               0x00000000
#define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT              0x00000008
#define SDMA0_PHASE1_QUANTUM__PREFER__SHIFT             0x0000001e
#define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT               0x00000000
#define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT              0x00000008
#define SDMA0_PHASE2_QUANTUM__PREFER__SHIFT             0x0000001e
#define SDMA0_PHASE2_QUANTUM__UNIT__SHIFT               0x00000000
#define SDMA0_PHASE2_QUANTUM__VALUE__SHIFT              0x00000008
#define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA0_PHYSICAL_ADDR_LO__ADDR__SHIFT             0x0000000c
#define SDMA0_PHYSICAL_ADDR_LO__DIRTY__SHIFT            0x00000001
#define SDMA0_PHYSICAL_ADDR_LO__D_VALID__SHIFT          0x00000000
#define SDMA0_PHYSICAL_ADDR_LO__PHY_VALID__SHIFT        0x00000002
#define SDMA0_POWER_CNTL_IDLE__DELAY0__SHIFT            0x00000000
#define SDMA0_POWER_CNTL_IDLE__DELAY1__SHIFT            0x00000010
#define SDMA0_POWER_CNTL_IDLE__DELAY2__SHIFT            0x00000018
#define SDMA0_POWER_CNTL__EXT_PG_POWER_OFF_REQ__SHIFT   0x00000002
#define SDMA0_POWER_CNTL__EXT_PG_POWER_ON_REQ__SHIFT    0x00000001
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY__SHIFT        0x0000000c
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN__SHIFT        0x0000000a
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN__SHIFT        0x00000009
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE__SHIFT     0x00000008
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN__SHIFT        0x0000000b
#define SDMA0_POWER_CNTL__PG_CNTL_ENABLE__SHIFT         0x00000000
#define SDMA0_PROGRAM__STREAM__SHIFT                    0x00000000
#define SDMA0_PUB_DUMMY_REG0__VALUE__SHIFT              0x00000000
#define SDMA0_PUB_DUMMY_REG1__VALUE__SHIFT              0x00000000
#define SDMA0_PUB_DUMMY_REG2__VALUE__SHIFT              0x00000000
#define SDMA0_PUB_DUMMY_REG3__VALUE__SHIFT              0x00000000
#define SDMA0_PUB_REG_TYPE0__RESERVED10__SHIFT__GFX09   0x0000000a
#define SDMA0_PUB_REG_TYPE0__RESERVED3__SHIFT__GFX09    0x00000003
#define SDMA0_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY__SHIFT 0x00000014
#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS__SHIFT  0x0000001d
#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL__SHIFT      0x0000001b
#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL__SHIFT          0x0000001c
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_GROUP_BOUNDARY__SHIFT__GFX09 0x00000019
#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_READ__SHIFT 0x0000001f
#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG__SHIFT 0x0000001e
#define SDMA0_PUB_REG_TYPE0__SDMA0_MMHUB_CNTL__SHIFT__GFX09 0x00000013
#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL__SHIFT    0x0000001a
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR__SHIFT    0x00000000
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA__SHIFT    0x00000001
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_CNTL__SHIFT   0x00000019
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_HI__SHIFT 0x0000001b
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_LO__SHIFT 0x0000001a
#define SDMA0_PUB_REG_TYPE1__SDMA0_BA_THRESHOLD__SHIFT  0x00000013
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_CONFIG__SHIFT    0x00000012
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_CLEAR__SHIFT 0x00000017
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER__SHIFT   0x00000016
#define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT      0x0000000a
#define SDMA0_PUB_REG_TYPE1__SDMA0_FREEZE__SHIFT        0x0000000b
#define SDMA0_PUB_REG_TYPE1__SDMA0_HBM_PAGE_CONFIG__SHIFT 0x00000008
#define SDMA0_PUB_REG_TYPE1__SDMA0_IB_OFFSET_FETCH__SHIFT 0x00000003
#define SDMA0_PUB_REG_TYPE1__SDMA0_ID__SHIFT            0x00000014
#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE0_QUANTUM__SHIFT 0x0000000c
#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE1_QUANTUM__SHIFT 0x0000000d
#define SDMA0_PUB_REG_TYPE1__SDMA0_PROGRAM__SHIFT       0x00000004
#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_HI__SHIFT 0x00000000
#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH__SHIFT 0x00000002
#define SDMA0_PUB_REG_TYPE1__SDMA0_RD_BURST_CNTL__SHIFT 0x00000007
#define SDMA0_PUB_REG_TYPE1__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__SHIFT 0x00000001
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS1_REG__SHIFT   0x00000006
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG__SHIFT   0x00000018
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS_REG__SHIFT    0x00000005
#define SDMA0_PUB_REG_TYPE1__SDMA0_UCODE_CHECKSUM__SHIFT 0x00000009
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_CNTL__SHIFT    0x0000001c
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_RD_STATUS__SHIFT 0x0000001e
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WATERMK__SHIFT 0x0000001d
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WR_STATUS__SHIFT 0x0000001f
#define SDMA0_PUB_REG_TYPE1__SDMA0_VERSION__SHIFT       0x00000015
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG__SHIFT   0x0000000f
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_READ__SHIFT     0x00000011
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_WRITE__SHIFT    0x00000010
#define SDMA0_PUB_REG_TYPE1__SDMA_POWER_GATING__SHIFT   0x0000000e
#define SDMA0_PUB_REG_TYPE2__RESERVED__SHIFT__GFX09     0x0000001f
#define SDMA0_PUB_REG_TYPE2__SDMA0_CHICKEN_BITS_2__SHIFT 0x0000000b
#define SDMA0_PUB_REG_TYPE2__SDMA0_CRD_CNTL__SHIFT      0x0000001b
#define SDMA0_PUB_REG_TYPE2__SDMA0_ERROR_LOG__SHIFT     0x00000010
#define SDMA0_PUB_REG_TYPE2__SDMA0_F32_COUNTER__SHIFT   0x00000015
#define SDMA0_PUB_REG_TYPE2__SDMA0_GPU_IOV_VIOLATION_LOG__SHIFT 0x0000001d
#define SDMA0_PUB_REG_TYPE2__SDMA0_MMHUB_TRUSTLVL__SHIFT__GFX09 0x0000001c
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER0_RESULT__SHIFT 0x00000018
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER1_RESULT__SHIFT 0x00000019
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__SHIFT 0x0000001a
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFMON_CNTL__SHIFT  0x00000017
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHASE2_QUANTUM__SHIFT 0x0000000f
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_HI__SHIFT 0x0000000e
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_LO__SHIFT 0x0000000d
#define SDMA0_PUB_REG_TYPE2__SDMA0_POWER_CNTL_IDLE__SHIFT 0x00000009
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG0__SHIFT 0x00000011
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG1__SHIFT 0x00000012
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG2__SHIFT 0x00000013
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG3__SHIFT 0x00000014
#define SDMA0_PUB_REG_TYPE2__SDMA0_RELAX_ORDERING_LUT__SHIFT 0x0000000a
#define SDMA0_PUB_REG_TYPE2__SDMA0_STATUS3_REG__SHIFT   0x0000000c
#define SDMA0_PUB_REG_TYPE2__SDMA0_ULV_CNTL__SHIFT__GFX09 0x0000001e
#define SDMA0_PUB_REG_TYPE2__SDMA0_UNBREAKABLE__SHIFT   0x00000016
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV0__SHIFT    0x00000000
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV1__SHIFT    0x00000001
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV2__SHIFT    0x00000002
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_PAGE__SHIFT    0x00000008
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK0__SHIFT 0x00000003
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK1__SHIFT 0x00000004
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_TIMEOUT__SHIFT 0x00000007
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK0__SHIFT 0x00000005
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK1__SHIFT 0x00000006
#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_DATA__SHIFT 0x00000000
#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_INDEX__SHIFT 0x00000001
#define SDMA0_RB_RPTR_FETCH_HI__OFFSET__SHIFT           0x00000000
#define SDMA0_RB_RPTR_FETCH__OFFSET__SHIFT              0x00000002
#define SDMA0_RD_BURST_CNTL__RD_BURST__SHIFT            0x00000000
#define SDMA0_RELAX_ORDERING_LUT__ATOMIC__SHIFT         0x0000000a
#define SDMA0_RELAX_ORDERING_LUT__COND_EXE__SHIFT       0x00000009
#define SDMA0_RELAX_ORDERING_LUT__CONST_FILL__SHIFT     0x0000000b
#define SDMA0_RELAX_ORDERING_LUT__COPY__SHIFT           0x00000001
#define SDMA0_RELAX_ORDERING_LUT__FENCE__SHIFT          0x00000005
#define SDMA0_RELAX_ORDERING_LUT__IB_FETCH__SHIFT       0x0000001e
#define SDMA0_RELAX_ORDERING_LUT__POLL_MEM__SHIFT       0x00000008
#define SDMA0_RELAX_ORDERING_LUT__PTEPDE__SHIFT         0x0000000c
#define SDMA0_RELAX_ORDERING_LUT__RB_FETCH__SHIFT       0x0000001f
#define SDMA0_RELAX_ORDERING_LUT__RESERVED0__SHIFT      0x00000000
#define SDMA0_RELAX_ORDERING_LUT__RESERVED3__SHIFT      0x00000003
#define SDMA0_RELAX_ORDERING_LUT__RESERVED4__SHIFT      0x00000004
#define SDMA0_RELAX_ORDERING_LUT__RESERVED76__SHIFT     0x00000006
#define SDMA0_RELAX_ORDERING_LUT__RESERVED__SHIFT       0x0000000e
#define SDMA0_RELAX_ORDERING_LUT__RPTR_WRB__SHIFT       0x0000001c
#define SDMA0_RELAX_ORDERING_LUT__TIMESTAMP__SHIFT      0x0000000d
#define SDMA0_RELAX_ORDERING_LUT__WORLD_SWITCH__SHIFT   0x0000001b
#define SDMA0_RELAX_ORDERING_LUT__WPTR_POLL__SHIFT      0x0000001d
#define SDMA0_RELAX_ORDERING_LUT__WRITE__SHIFT          0x00000002
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE__SHIFT    0x00000007
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY__SHIFT   0x00000008
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION__SHIFT     0x00000004
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED__SHIFT       0x00000003
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE__SHIFT          0x00000002
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED__SHIFT     0x00000009
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED__SHIFT      0x00000000
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR__SHIFT             0x00000002
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR__SHIFT        0x00000000
#define SDMA0_RLC0_DOORBELL_LOG__DATA__SHIFT            0x00000002
#define SDMA0_RLC0_DOORBELL_OFFSET__OFFSET__SHIFT       0x00000002
#define SDMA0_RLC0_DOORBELL__CAPTURED__SHIFT            0x0000001e
#define SDMA0_RLC0_DOORBELL__ENABLE__SHIFT              0x0000001c
#define SDMA0_RLC0_DUMMY_REG__DUMMY__SHIFT              0x00000000
#define SDMA0_RLC0_IB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA0_RLC0_IB_BASE_LO__ADDR__SHIFT              0x00000005
#define SDMA0_RLC0_IB_CNTL__CMD_VMID__SHIFT             0x00000010
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE__SHIFT            0x00000000
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE__SHIFT       0x00000004
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB__SHIFT     0x00000008
#define SDMA0_RLC0_IB_OFFSET__OFFSET__SHIFT             0x00000002
#define SDMA0_RLC0_IB_RPTR__OFFSET__SHIFT               0x00000002
#define SDMA0_RLC0_IB_SIZE__SIZE__SHIFT                 0x00000000
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT    0x00000008
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE__SHIFT        0x00000001
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID__SHIFT       0x00000000
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE__SHIFT      0x00000004
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA6__DATA6__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA7__DATA7__SHIFT           0x00000000
#define SDMA0_RLC0_MIDCMD_DATA8__DATA8__SHIFT           0x00000000
#define SDMA0_RLC0_MINOR_PTR_UPDATE__ENABLE__SHIFT      0x00000000
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT__SHIFT           0x00000000
#define SDMA0_RLC0_RB_AQL_CNTL__AQL_ENABLE__SHIFT       0x00000000
#define SDMA0_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT  0x00000001
#define SDMA0_RLC0_RB_AQL_CNTL__PACKET_STEP__SHIFT      0x00000008
#define SDMA0_RLC0_RB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA0_RLC0_RB_BASE__ADDR__SHIFT                 0x00000000
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE__SHIFT            0x00000000
#define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT              0x00000017
#define SDMA0_RLC0_RB_CNTL__RB_SIZE__SHIFT              0x00000001
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE__SHIFT       0x00000009
#define SDMA0_RLC0_RB_CNTL__RB_VMID__SHIFT              0x00000018
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x00000010
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR__SHIFT         0x00000000
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR__SHIFT         0x00000002
#define SDMA0_RLC0_RB_RPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA0_RLC0_RB_RPTR__OFFSET__SHIFT               0x00000000
#define SDMA0_RLC0_RB_WPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT    0x00000000
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT    0x00000002
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE__SHIFT     0x00000000
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT  0x00000004
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA0_RLC0_RB_WPTR__OFFSET__SHIFT               0x00000000
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT__SHIFT         0x00000000
#define SDMA0_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA0_RLC0_STATUS__WPTR_UPDATE_PENDING__SHIFT   0x00000008
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING__SHIFT     0x00000000
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING__SHIFT     0x00000010
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE__SHIFT    0x00000007
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY__SHIFT   0x00000008
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION__SHIFT     0x00000004
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED__SHIFT       0x00000003
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE__SHIFT          0x00000002
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED__SHIFT     0x00000009
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED__SHIFT      0x00000000
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR__SHIFT             0x00000002
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR__SHIFT        0x00000000
#define SDMA0_RLC1_DOORBELL_LOG__DATA__SHIFT            0x00000002
#define SDMA0_RLC1_DOORBELL_OFFSET__OFFSET__SHIFT       0x00000002
#define SDMA0_RLC1_DOORBELL__CAPTURED__SHIFT            0x0000001e
#define SDMA0_RLC1_DOORBELL__ENABLE__SHIFT              0x0000001c
#define SDMA0_RLC1_DUMMY_REG__DUMMY__SHIFT              0x00000000
#define SDMA0_RLC1_IB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA0_RLC1_IB_BASE_LO__ADDR__SHIFT              0x00000005
#define SDMA0_RLC1_IB_CNTL__CMD_VMID__SHIFT             0x00000010
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE__SHIFT            0x00000000
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE__SHIFT       0x00000004
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB__SHIFT     0x00000008
#define SDMA0_RLC1_IB_OFFSET__OFFSET__SHIFT             0x00000002
#define SDMA0_RLC1_IB_RPTR__OFFSET__SHIFT               0x00000002
#define SDMA0_RLC1_IB_SIZE__SIZE__SHIFT                 0x00000000
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT    0x00000008
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE__SHIFT        0x00000001
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID__SHIFT       0x00000000
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE__SHIFT      0x00000004
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA6__DATA6__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA7__DATA7__SHIFT           0x00000000
#define SDMA0_RLC1_MIDCMD_DATA8__DATA8__SHIFT           0x00000000
#define SDMA0_RLC1_MINOR_PTR_UPDATE__ENABLE__SHIFT      0x00000000
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT__SHIFT           0x00000000
#define SDMA0_RLC1_RB_AQL_CNTL__AQL_ENABLE__SHIFT       0x00000000
#define SDMA0_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT  0x00000001
#define SDMA0_RLC1_RB_AQL_CNTL__PACKET_STEP__SHIFT      0x00000008
#define SDMA0_RLC1_RB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA0_RLC1_RB_BASE__ADDR__SHIFT                 0x00000000
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE__SHIFT            0x00000000
#define SDMA0_RLC1_RB_CNTL__RB_PRIV__SHIFT              0x00000017
#define SDMA0_RLC1_RB_CNTL__RB_SIZE__SHIFT              0x00000001
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE__SHIFT       0x00000009
#define SDMA0_RLC1_RB_CNTL__RB_VMID__SHIFT              0x00000018
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x00000010
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR__SHIFT         0x00000000
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR__SHIFT         0x00000002
#define SDMA0_RLC1_RB_RPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA0_RLC1_RB_RPTR__OFFSET__SHIFT               0x00000000
#define SDMA0_RLC1_RB_WPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT    0x00000000
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT    0x00000002
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT     0x00000000
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT  0x00000004
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA0_RLC1_RB_WPTR__OFFSET__SHIFT               0x00000000
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT__SHIFT         0x00000000
#define SDMA0_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA0_RLC1_STATUS__WPTR_UPDATE_PENDING__SHIFT   0x00000008
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING__SHIFT     0x00000000
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING__SHIFT     0x00000010
#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER__SHIFT    0x00000000
#define SDMA0_STATUS1_REG__CE_AFIFO_FULL__SHIFT         0x0000000a
#define SDMA0_STATUS1_REG__CE_CMD_IDLE__SHIFT           0x00000009
#define SDMA0_STATUS1_REG__CE_DST_IDLE__SHIFT           0x00000006
#define SDMA0_STATUS1_REG__CE_INFO1_FULL__SHIFT         0x0000000e
#define SDMA0_STATUS1_REG__CE_INFO_FULL__SHIFT          0x0000000d
#define SDMA0_STATUS1_REG__CE_IN_IDLE__SHIFT            0x00000005
#define SDMA0_STATUS1_REG__CE_OUT_IDLE__SHIFT           0x00000004
#define SDMA0_STATUS1_REG__CE_RD_STALL__SHIFT           0x00000011
#define SDMA0_STATUS1_REG__CE_RREQ_IDLE__SHIFT          0x00000003
#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE__SHIFT         0x00000002
#define SDMA0_STATUS1_REG__CE_WREQ_IDLE__SHIFT          0x00000000
#define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT            0x00000001
#define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT           0x00000012
#define SDMA0_STATUS1_REG__EX_START__SHIFT              0x0000000f
#define SDMA0_STATUS2_REG__CMD_OP__SHIFT                0x00000010
#define SDMA0_STATUS2_REG__F32_INSTR_PTR__SHIFT         0x00000002
#define SDMA0_STATUS2_REG__ID__SHIFT                    0x00000000
#define SDMA0_STATUS3_REG__CMD_OP_STATUS__SHIFT         0x00000000
#define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT        0x00000014
#define SDMA0_STATUS3_REG__PREV_VM_CMD__SHIFT           0x00000010
#define SDMA0_STATUS_REG__BLOCK_IDLE__SHIFT             0x00000008
#define SDMA0_STATUS_REG__CONTEXT_EMPTY__SHIFT          0x0000000f
#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY__SHIFT       0x00000014
#define SDMA0_STATUS_REG__DELTA_RPTR_FULL__SHIFT        0x00000010
#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE__SHIFT 0x0000000b
#define SDMA0_STATUS_REG__EX_IDLE__SHIFT                0x0000000a
#define SDMA0_STATUS_REG__IB_CMD_FULL__SHIFT            0x00000007
#define SDMA0_STATUS_REG__IB_CMD_IDLE__SHIFT            0x00000006
#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE__SHIFT        0x00000012
#define SDMA0_STATUS_REG__IDLE__SHIFT                   0x00000000
#define SDMA0_STATUS_REG__INSIDE_IB__SHIFT              0x00000009
#define SDMA0_STATUS_REG__INT_IDLE__SHIFT               0x0000001e
#define SDMA0_STATUS_REG__INT_REQ_STALL__SHIFT          0x0000001f
#define SDMA0_STATUS_REG__MC_RD_IDLE__SHIFT             0x00000013
#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE__SHIFT     0x00000016
#define SDMA0_STATUS_REG__MC_RD_RET_STALL__SHIFT        0x00000015
#define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT             0x0000000d
#define SDMA0_STATUS_REG__PACKET_READY__SHIFT           0x0000000c
#define SDMA0_STATUS_REG__PREV_CMD_IDLE__SHIFT          0x00000019
#define SDMA0_STATUS_REG__RB_CMD_FULL__SHIFT            0x00000005
#define SDMA0_STATUS_REG__RB_CMD_IDLE__SHIFT            0x00000004
#define SDMA0_STATUS_REG__RB_EMPTY__SHIFT               0x00000002
#define SDMA0_STATUS_REG__RB_FULL__SHIFT                0x00000003
#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE__SHIFT        0x00000011
#define SDMA0_STATUS_REG__REG_IDLE__SHIFT               0x00000001
#define SDMA0_STATUS_REG__SEM_IDLE__SHIFT               0x0000001a
#define SDMA0_STATUS_REG__SEM_REQ_STALL__SHIFT          0x0000001b
#define SDMA0_STATUS_REG__SEM_RESP_STATE__SHIFT         0x0000001c
#define SDMA0_STATUS_REG__SRBM_IDLE__SHIFT              0x0000000e
#define SDMA0_UCODE_ADDR__VALUE__SHIFT                  0x00000000
#define SDMA0_UCODE_CHECKSUM__DATA__SHIFT               0x00000000
#define SDMA0_UCODE_DATA__VALUE__SHIFT                  0x00000000
#define SDMA0_ULV_CNTL__ENTER_ULV_INT__SHIFT__GFX09     0x0000001d
#define SDMA0_ULV_CNTL__EXIT_ULV_INT__SHIFT__GFX09      0x0000001e
#define SDMA0_ULV_CNTL__HYSTERESIS__SHIFT__GFX09        0x00000000
#define SDMA0_ULV_CNTL__ULV_STATUS__SHIFT__GFX09        0x0000001f
#define SDMA0_UNBREAKABLE__VALUE__SHIFT                 0x00000000
#define SDMA0_UTCL1_CNTL__REDO_DELAY__SHIFT             0x00000001
#define SDMA0_UTCL1_CNTL__REDO_ENABLE__SHIFT            0x00000000
#define SDMA0_UTCL1_CNTL__REQL2_CREDIT__SHIFT           0x00000018
#define SDMA0_UTCL1_CNTL__VADDR_WATERMK__SHIFT          0x0000001d
#define SDMA0_UTCL1_INV0__FLUSH_INV_IDLE__SHIFT__GFX09  0x0000000a
#define SDMA0_UTCL1_INV0__INVREQ_ENABLE__SHIFT__GFX09   0x00000007
#define SDMA0_UTCL1_INV0__INV_ADDR_HI__SHIFT__GFX09     0x0000001c
#define SDMA0_UTCL1_INV0__INV_FLUSHTYPE__SHIFT__GFX09   0x0000000b
#define SDMA0_UTCL1_INV0__INV_MIDDLE__SHIFT__GFX09      0x00000000
#define SDMA0_UTCL1_INV0__INV_VMID_VEC__SHIFT__GFX09    0x0000000c
#define SDMA0_UTCL1_INV0__NACK_TIMEOUT_SW__SHIFT__GFX09 0x00000008
#define SDMA0_UTCL1_INV0__NFLUSH_INV_IDLE__SHIFT__GFX09 0x00000009
#define SDMA0_UTCL1_INV0__PAGE_NULL_SW__SHIFT__GFX09    0x00000005
#define SDMA0_UTCL1_INV0__RD_IN_INVADR__SHIFT__GFX09    0x00000003
#define SDMA0_UTCL1_INV0__RD_TIMEOUT__SHIFT__GFX09      0x00000001
#define SDMA0_UTCL1_INV0__WR_IN_INVADR__SHIFT__GFX09    0x00000004
#define SDMA0_UTCL1_INV0__WR_TIMEOUT__SHIFT__GFX09      0x00000002
#define SDMA0_UTCL1_INV0__XNACK_IS_INVADR__SHIFT__GFX09 0x00000006
#define SDMA0_UTCL1_INV1__INV_ADDR_LO__SHIFT            0x00000000
#define SDMA0_UTCL1_INV2__INV_NFLUSH_VMID_VEC__SHIFT__GFX09 0x00000000
#define SDMA0_UTCL1_PAGE__REQ_TYPE__SHIFT               0x00000001
#define SDMA0_UTCL1_PAGE__USE_MTYPE__SHIFT              0x00000006
#define SDMA0_UTCL1_PAGE__VM_HOLE__SHIFT                0x00000000
#define SDMA0_UTCL1_RD_STATUS__CE_L1_STALL__SHIFT__GFX09 0x00000015
#define SDMA0_UTCL1_RD_STATUS__INVREQ_SIZE__SHIFT__GFX09 0x0000001f
#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT 0x00000000
#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT__GFX09 0x00000004
#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT__GFX09 0x0000000d
#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT__GFX09 0x00000008
#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT__GFX09 0x00000011
#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT__GFX09 0x00000007
#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT__GFX09 0x00000010
#define SDMA0_UTCL1_RD_STATUS__WPTR_POLLING__SHIFT__GFX09 0x0000001e
#define SDMA0_UTCL1_RD_XNACK0__XNACK_ADDR_LO__SHIFT     0x00000000
#define SDMA0_UTCL1_RD_XNACK1__IS_XNACK__SHIFT          0x0000001a
#define SDMA0_UTCL1_RD_XNACK1__XNACK_ADDR_HI__SHIFT     0x00000000
#define SDMA0_UTCL1_RD_XNACK1__XNACK_VECTOR__SHIFT      0x00000008
#define SDMA0_UTCL1_RD_XNACK1__XNACK_VMID__SHIFT        0x00000004
#define SDMA0_UTCL1_TIMEOUT__RD_XNACK_LIMIT__SHIFT      0x00000000
#define SDMA0_UTCL1_TIMEOUT__WR_XNACK_LIMIT__SHIFT      0x00000010
#define SDMA0_UTCL1_WATERMK__INVREQ_WATERMK__SHIFT      0x00000012
#define SDMA0_UTCL1_WATERMK__REQMC_WATERMK__SHIFT       0x00000000
#define SDMA0_UTCL1_WATERMK__REQPG_WATERMK__SHIFT       0x0000000a
#define SDMA0_UTCL1_WATERMK__XNACK_WATERMK__SHIFT       0x0000001a
#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY__SHIFT 0x0000001c
#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL__SHIFT 0x0000001d
#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT 0x00000000
#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT__GFX09 0x00000004
#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT__GFX09 0x0000000d
#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT__GFX09 0x00000008
#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT__GFX09 0x00000011
#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT__GFX09 0x00000007
#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT__GFX09 0x00000010
#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY__SHIFT 0x0000001e
#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL__SHIFT 0x0000001f
#define SDMA0_UTCL1_WR_XNACK0__XNACK_ADDR_LO__SHIFT     0x00000000
#define SDMA0_UTCL1_WR_XNACK1__IS_XNACK__SHIFT          0x0000001a
#define SDMA0_UTCL1_WR_XNACK1__XNACK_ADDR_HI__SHIFT     0x00000000
#define SDMA0_UTCL1_WR_XNACK1__XNACK_VECTOR__SHIFT      0x00000008
#define SDMA0_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT        0x00000004
#define SDMA0_VERSION__MAJVER__SHIFT                    0x00000008
#define SDMA0_VERSION__MINVER__SHIFT                    0x00000000
#define SDMA0_VERSION__REV__SHIFT                       0x00000010
#define SDMA0_VF_ENABLE__VF_ENABLE__SHIFT               0x00000000
#define SDMA0_VIRT_RESET_REQ__PF__SHIFT                 0x0000001f
#define SDMA0_VIRT_RESET_REQ__VF__SHIFT                 0x00000000
#define SDMA0_VM_CNTL__CMD__SHIFT                       0x00000000
#define SDMA0_VM_CTX_CNTL__PRIV__SHIFT                  0x00000000
#define SDMA0_VM_CTX_CNTL__VMID__SHIFT                  0x00000004
#define SDMA0_VM_CTX_HI__ADDR__SHIFT                    0x00000000
#define SDMA0_VM_CTX_LO__ADDR__SHIFT                    0x00000002
#define SDMA1_ACTIVE_FCN_ID__VFID__SHIFT                0x00000000
#define SDMA1_ACTIVE_FCN_ID__VF__SHIFT                  0x0000001f
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE__SHIFT 0x0000001f
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER__SHIFT            0x00000000
#define SDMA1_ATOMIC_PREOP_HI__DATA__SHIFT              0x00000000
#define SDMA1_ATOMIC_PREOP_LO__DATA__SHIFT              0x00000000
#define SDMA1_BA_THRESHOLD__READ_THRES__SHIFT           0x00000000
#define SDMA1_BA_THRESHOLD__WRITE_THRES__SHIFT          0x00000010
#define SDMA1_CHICKEN_BITS_2__F32_CMD_PROC_DELAY__SHIFT 0x00000000
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK__SHIFT   0x0000001a
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK__SHIFT   0x0000001c
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK__SHIFT   0x0000001e
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT     0x00000017
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE__SHIFT 0x00000000
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE__SHIFT  0x00000010
#define SDMA1_CHICKEN_BITS__RAW_CHECK_ENABLE__SHIFT     0x00000011
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING__SHIFT   0x00000014
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE__SHIFT 0x00000002
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE__SHIFT 0x00000001
#define SDMA1_CHICKEN_BITS__TIME_BASED_QOS__SHIFT       0x00000019
#define SDMA1_CHICKEN_BITS__WRITE_BURST_LENGTH__SHIFT   0x00000008
#define SDMA1_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE__SHIFT 0x0000000a
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS__SHIFT           0x00000004
#define SDMA1_CLK_CTRL__ON_DELAY__SHIFT                 0x00000000
#define SDMA1_CLK_CTRL__RESERVED__SHIFT                 0x0000000c
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0__SHIFT           0x0000001f
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1__SHIFT           0x0000001e
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2__SHIFT           0x0000001d
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3__SHIFT           0x0000001c
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4__SHIFT           0x0000001b
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5__SHIFT           0x0000001a
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6__SHIFT           0x00000019
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7__SHIFT           0x00000018
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE__SHIFT            0x00000012
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE__SHIFT          0x0000001c
#define SDMA1_CNTL__DATA_SWAP_ENABLE__SHIFT             0x00000003
#define SDMA1_CNTL__FENCE_SWAP_ENABLE__SHIFT            0x00000004
#define SDMA1_CNTL__FROZEN_INT_ENABLE__SHIFT            0x0000001d
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT        0x0000001e
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE__SHIFT        0x00000005
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE__SHIFT    0x00000011
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE__SHIFT          0x00000002
#define SDMA1_CNTL__TRAP_ENABLE__SHIFT                  0x00000000
#define SDMA1_CNTL__UTC_L1_ENABLE__SHIFT                0x00000001
#define SDMA1_CONTEXT_GROUP_BOUNDARY__RESERVED__SHIFT__GFX09 0x00000000
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_CNTL__SHIFT 0x00000013
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_STATUS__SHIFT 0x00000011
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DOORBELL__SHIFT 0x00000012
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_HI__SHIFT 0x0000000e
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_LO__SHIFT 0x0000000d
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_CNTL__SHIFT 0x0000000a
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_OFFSET__SHIFT 0x0000000c
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_RPTR__SHIFT 0x0000000b
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_SIZE__SHIFT 0x0000000f
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_HI__SHIFT 0x00000002
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE__SHIFT 0x00000001
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_CNTL__SHIFT 0x00000000
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_HI__SHIFT 0x00000008
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_LO__SHIFT 0x00000009
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_HI__SHIFT 0x00000004
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR__SHIFT 0x00000003
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_HI__SHIFT 0x00000006
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_CNTL__SHIFT 0x00000007
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR__SHIFT 0x00000005
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_SKIP_CNTL__SHIFT 0x00000010
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_HI__SHIFT 0x0000000d
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_LO__SHIFT 0x0000000c
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_LOG__SHIFT 0x00000009
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_OFFSET__SHIFT 0x0000000b
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DUMMY_REG__SHIFT 0x00000011
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_IB_SUB_REMAIN__SHIFT 0x0000000f
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_MINOR_PTR_UPDATE__SHIFT 0x00000015
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_PREEMPT__SHIFT 0x00000010
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_AQL_CNTL__SHIFT 0x00000014
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__SHIFT 0x00000012
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__SHIFT 0x00000013
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_STATUS__SHIFT 0x00000008
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_WATERMARK__SHIFT 0x0000000a
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG2__SHIFT       0x0000000e
#define SDMA1_CONTEXT_REG_TYPE2__RESERVED__SHIFT        0x0000000a
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_CNTL__SHIFT 0x00000009
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA0__SHIFT 0x00000000
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA1__SHIFT 0x00000001
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA2__SHIFT 0x00000002
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA3__SHIFT 0x00000003
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA4__SHIFT 0x00000004
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA5__SHIFT 0x00000005
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA6__SHIFT 0x00000006
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA7__SHIFT 0x00000007
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA8__SHIFT 0x00000008
#define SDMA1_CONTEXT_REG_TYPE3__RESERVED__SHIFT        0x00000000
#define SDMA1_CRD_CNTL__MC_RDREQ_CREDIT__SHIFT          0x0000000d
#define SDMA1_CRD_CNTL__MC_WRREQ_CREDIT__SHIFT          0x00000007
#define SDMA1_EA_DBIT_ADDR_DATA__VALUE__SHIFT           0x00000000
#define SDMA1_EA_DBIT_ADDR_INDEX__VALUE__SHIFT          0x00000000
#define SDMA1_EDC_CONFIG__DIS_EDC__SHIFT                0x00000001
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE__SHIFT         0x00000002
#define SDMA1_EDC_COUNTER_CLEAR__DUMMY__SHIFT           0x00000000
#define SDMA1_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED__SHIFT 0x00000006
#define SDMA1_EDC_COUNTER__SDMA_IB_CMD_BUF_SED__SHIFT   0x00000003
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED__SHIFT 0x00000007
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED__SHIFT 0x00000008
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED__SHIFT 0x00000009
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED__SHIFT 0x0000000a
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED__SHIFT 0x0000000b
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED__SHIFT 0x0000000c
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED__SHIFT 0x0000000d
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED__SHIFT 0x0000000e
#define SDMA1_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED__SHIFT 0x00000010
#define SDMA1_EDC_COUNTER__SDMA_RB_CMD_BUF_SED__SHIFT   0x00000002
#define SDMA1_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED__SHIFT 0x0000000f
#define SDMA1_EDC_COUNTER__SDMA_UCODE_BUF_DED__SHIFT    0x00000000
#define SDMA1_EDC_COUNTER__SDMA_UCODE_BUF_SEC__SHIFT    0x00000001
#define SDMA1_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED__SHIFT 0x00000005
#define SDMA1_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED__SHIFT 0x00000004
#define SDMA1_ERROR_LOG__OVERRIDE__SHIFT                0x00000000
#define SDMA1_ERROR_LOG__STATUS__SHIFT                  0x00000010
#define SDMA1_F32_CNTL__HALT__SHIFT                     0x00000000
#define SDMA1_F32_CNTL__STEP__SHIFT                     0x00000001
#define SDMA1_F32_COUNTER__VALUE__SHIFT                 0x00000000
#define SDMA1_FREEZE__F32_FREEZE__SHIFT                 0x00000006
#define SDMA1_FREEZE__FREEZE__SHIFT                     0x00000004
#define SDMA1_FREEZE__FROZEN__SHIFT                     0x00000005
#define SDMA1_FREEZE__PREEMPT__SHIFT                    0x00000000
#define SDMA1_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE__SHIFT 0x00000008
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_BANKS__SHIFT     0x0000000c
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_PIPES__SHIFT     0x00000000
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES__SHIFT 0x00000013
#define SDMA1_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE__SHIFT 0x00000003
#define SDMA1_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x00000008
#define SDMA1_GB_ADDR_CONFIG__NUM_BANKS__SHIFT          0x0000000c
#define SDMA1_GB_ADDR_CONFIG__NUM_PIPES__SHIFT          0x00000000
#define SDMA1_GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x00000013
#define SDMA1_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x00000003
#define SDMA1_GFX_CONTEXT_CNTL__RESUME_CTX__SHIFT       0x00000010
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABLE__SHIFT     0x00000007
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_READY__SHIFT    0x00000008
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT      0x00000004
#define SDMA1_GFX_CONTEXT_STATUS__EXPIRED__SHIFT        0x00000003
#define SDMA1_GFX_CONTEXT_STATUS__IDLE__SHIFT           0x00000002
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPTED__SHIFT      0x00000009
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA1_GFX_CONTEXT_STATUS__SELECTED__SHIFT       0x00000000
#define SDMA1_GFX_CSA_ADDR_HI__ADDR__SHIFT              0x00000000
#define SDMA1_GFX_CSA_ADDR_LO__ADDR__SHIFT              0x00000002
#define SDMA1_GFX_DOORBELL_LOG__BE_ERROR__SHIFT         0x00000000
#define SDMA1_GFX_DOORBELL_LOG__DATA__SHIFT             0x00000002
#define SDMA1_GFX_DOORBELL_OFFSET__OFFSET__SHIFT        0x00000002
#define SDMA1_GFX_DOORBELL__CAPTURED__SHIFT             0x0000001e
#define SDMA1_GFX_DOORBELL__ENABLE__SHIFT               0x0000001c
#define SDMA1_GFX_DUMMY_REG__DUMMY__SHIFT               0x00000000
#define SDMA1_GFX_IB_BASE_HI__ADDR__SHIFT               0x00000000
#define SDMA1_GFX_IB_BASE_LO__ADDR__SHIFT               0x00000005
#define SDMA1_GFX_IB_CNTL__CMD_VMID__SHIFT              0x00000010
#define SDMA1_GFX_IB_CNTL__IB_ENABLE__SHIFT             0x00000000
#define SDMA1_GFX_IB_CNTL__IB_SWAP_ENABLE__SHIFT        0x00000004
#define SDMA1_GFX_IB_CNTL__SWITCH_INSIDE_IB__SHIFT      0x00000008
#define SDMA1_GFX_IB_OFFSET__OFFSET__SHIFT              0x00000002
#define SDMA1_GFX_IB_RPTR__OFFSET__SHIFT                0x00000002
#define SDMA1_GFX_IB_SIZE__SIZE__SHIFT                  0x00000000
#define SDMA1_GFX_IB_SUB_REMAIN__SIZE__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT     0x00000008
#define SDMA1_GFX_MIDCMD_CNTL__COPY_MODE__SHIFT         0x00000001
#define SDMA1_GFX_MIDCMD_CNTL__DATA_VALID__SHIFT        0x00000000
#define SDMA1_GFX_MIDCMD_CNTL__SPLIT_STATE__SHIFT       0x00000004
#define SDMA1_GFX_MIDCMD_DATA0__DATA0__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA1__DATA1__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA2__DATA2__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA3__DATA3__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA4__DATA4__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA5__DATA5__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA6__DATA6__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA7__DATA7__SHIFT            0x00000000
#define SDMA1_GFX_MIDCMD_DATA8__DATA8__SHIFT            0x00000000
#define SDMA1_GFX_MINOR_PTR_UPDATE__ENABLE__SHIFT       0x00000000
#define SDMA1_GFX_PREEMPT__IB_PREEMPT__SHIFT            0x00000000
#define SDMA1_GFX_RB_AQL_CNTL__AQL_ENABLE__SHIFT        0x00000000
#define SDMA1_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT   0x00000001
#define SDMA1_GFX_RB_AQL_CNTL__PACKET_STEP__SHIFT       0x00000008
#define SDMA1_GFX_RB_BASE_HI__ADDR__SHIFT               0x00000000
#define SDMA1_GFX_RB_BASE__ADDR__SHIFT                  0x00000000
#define SDMA1_GFX_RB_CNTL__RB_ENABLE__SHIFT             0x00000000
#define SDMA1_GFX_RB_CNTL__RB_PRIV__SHIFT               0x00000017
#define SDMA1_GFX_RB_CNTL__RB_SIZE__SHIFT               0x00000001
#define SDMA1_GFX_RB_CNTL__RB_SWAP_ENABLE__SHIFT        0x00000009
#define SDMA1_GFX_RB_CNTL__RB_VMID__SHIFT               0x00000018
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT  0x00000010
#define SDMA1_GFX_RB_RPTR_ADDR_HI__ADDR__SHIFT          0x00000000
#define SDMA1_GFX_RB_RPTR_ADDR_LO__ADDR__SHIFT          0x00000002
#define SDMA1_GFX_RB_RPTR_HI__OFFSET__SHIFT             0x00000000
#define SDMA1_GFX_RB_RPTR__OFFSET__SHIFT                0x00000000
#define SDMA1_GFX_RB_WPTR_HI__OFFSET__SHIFT             0x00000000
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT     0x00000000
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT     0x00000002
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__ENABLE__SHIFT      0x00000000
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT   0x00000004
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA1_GFX_RB_WPTR__OFFSET__SHIFT                0x00000000
#define SDMA1_GFX_SKIP_CNTL__SKIP_COUNT__SHIFT          0x00000000
#define SDMA1_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA1_GFX_STATUS__WPTR_UPDATE_PENDING__SHIFT    0x00000008
#define SDMA1_GFX_WATERMARK__RD_OUTSTANDING__SHIFT      0x00000000
#define SDMA1_GFX_WATERMARK__WR_OUTSTANDING__SHIFT      0x00000010
#define SDMA1_GPU_IOV_VIOLATION_LOG__ADDRESS__SHIFT     0x00000002
#define SDMA1_GPU_IOV_VIOLATION_LOG__INITIATOR_ID__SHIFT__GFX09 0x00000018
#define SDMA1_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS__SHIFT 0x00000001
#define SDMA1_GPU_IOV_VIOLATION_LOG__VFID__SHIFT        0x00000014
#define SDMA1_GPU_IOV_VIOLATION_LOG__VF__SHIFT          0x00000013
#define SDMA1_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS__SHIFT 0x00000000
#define SDMA1_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION__SHIFT 0x00000012
#define SDMA1_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT 0x00000000
#define SDMA1_IB_OFFSET_FETCH__OFFSET__SHIFT            0x00000002
#define SDMA1_ID__DEVICE_ID__SHIFT                      0x00000000
#define SDMA1_MMHUB_CNTL__UNIT_ID__SHIFT__GFX09         0x00000000
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG0__SHIFT__GFX09    0x00000000
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG1__SHIFT__GFX09    0x00000003
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG2__SHIFT__GFX09    0x00000006
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG3__SHIFT__GFX09    0x00000009
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG4__SHIFT__GFX09    0x0000000c
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG5__SHIFT__GFX09    0x0000000f
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG6__SHIFT__GFX09    0x00000012
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG7__SHIFT__GFX09    0x00000015
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_ABLE__SHIFT    0x00000007
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_READY__SHIFT   0x00000008
#define SDMA1_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT     0x00000004
#define SDMA1_PAGE_CONTEXT_STATUS__EXPIRED__SHIFT       0x00000003
#define SDMA1_PAGE_CONTEXT_STATUS__IDLE__SHIFT          0x00000002
#define SDMA1_PAGE_CONTEXT_STATUS__PREEMPTED__SHIFT     0x00000009
#define SDMA1_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA1_PAGE_CONTEXT_STATUS__SELECTED__SHIFT      0x00000000
#define SDMA1_PAGE_CSA_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA1_PAGE_CSA_ADDR_LO__ADDR__SHIFT             0x00000002
#define SDMA1_PAGE_DOORBELL_LOG__BE_ERROR__SHIFT        0x00000000
#define SDMA1_PAGE_DOORBELL_LOG__DATA__SHIFT            0x00000002
#define SDMA1_PAGE_DOORBELL_OFFSET__OFFSET__SHIFT       0x00000002
#define SDMA1_PAGE_DOORBELL__CAPTURED__SHIFT            0x0000001e
#define SDMA1_PAGE_DOORBELL__ENABLE__SHIFT              0x0000001c
#define SDMA1_PAGE_DUMMY_REG__DUMMY__SHIFT              0x00000000
#define SDMA1_PAGE_IB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA1_PAGE_IB_BASE_LO__ADDR__SHIFT              0x00000005
#define SDMA1_PAGE_IB_CNTL__CMD_VMID__SHIFT             0x00000010
#define SDMA1_PAGE_IB_CNTL__IB_ENABLE__SHIFT            0x00000000
#define SDMA1_PAGE_IB_CNTL__IB_SWAP_ENABLE__SHIFT       0x00000004
#define SDMA1_PAGE_IB_CNTL__SWITCH_INSIDE_IB__SHIFT     0x00000008
#define SDMA1_PAGE_IB_OFFSET__OFFSET__SHIFT             0x00000002
#define SDMA1_PAGE_IB_RPTR__OFFSET__SHIFT               0x00000002
#define SDMA1_PAGE_IB_SIZE__SIZE__SHIFT                 0x00000000
#define SDMA1_PAGE_IB_SUB_REMAIN__SIZE__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT    0x00000008
#define SDMA1_PAGE_MIDCMD_CNTL__COPY_MODE__SHIFT        0x00000001
#define SDMA1_PAGE_MIDCMD_CNTL__DATA_VALID__SHIFT       0x00000000
#define SDMA1_PAGE_MIDCMD_CNTL__SPLIT_STATE__SHIFT      0x00000004
#define SDMA1_PAGE_MIDCMD_DATA0__DATA0__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA1__DATA1__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA2__DATA2__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA3__DATA3__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA4__DATA4__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA5__DATA5__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA6__DATA6__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA7__DATA7__SHIFT           0x00000000
#define SDMA1_PAGE_MIDCMD_DATA8__DATA8__SHIFT           0x00000000
#define SDMA1_PAGE_MINOR_PTR_UPDATE__ENABLE__SHIFT      0x00000000
#define SDMA1_PAGE_PREEMPT__IB_PREEMPT__SHIFT           0x00000000
#define SDMA1_PAGE_RB_AQL_CNTL__AQL_ENABLE__SHIFT       0x00000000
#define SDMA1_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT  0x00000001
#define SDMA1_PAGE_RB_AQL_CNTL__PACKET_STEP__SHIFT      0x00000008
#define SDMA1_PAGE_RB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA1_PAGE_RB_BASE__ADDR__SHIFT                 0x00000000
#define SDMA1_PAGE_RB_CNTL__RB_ENABLE__SHIFT            0x00000000
#define SDMA1_PAGE_RB_CNTL__RB_PRIV__SHIFT              0x00000017
#define SDMA1_PAGE_RB_CNTL__RB_SIZE__SHIFT              0x00000001
#define SDMA1_PAGE_RB_CNTL__RB_SWAP_ENABLE__SHIFT       0x00000009
#define SDMA1_PAGE_RB_CNTL__RB_VMID__SHIFT              0x00000018
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x00000010
#define SDMA1_PAGE_RB_RPTR_ADDR_HI__ADDR__SHIFT         0x00000000
#define SDMA1_PAGE_RB_RPTR_ADDR_LO__ADDR__SHIFT         0x00000002
#define SDMA1_PAGE_RB_RPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA1_PAGE_RB_RPTR__OFFSET__SHIFT               0x00000000
#define SDMA1_PAGE_RB_WPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA1_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT    0x00000000
#define SDMA1_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT    0x00000002
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__ENABLE__SHIFT     0x00000000
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT  0x00000004
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA1_PAGE_RB_WPTR__OFFSET__SHIFT               0x00000000
#define SDMA1_PAGE_SKIP_CNTL__SKIP_COUNT__SHIFT         0x00000000
#define SDMA1_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA1_PAGE_STATUS__WPTR_UPDATE_PENDING__SHIFT   0x00000008
#define SDMA1_PAGE_WATERMARK__RD_OUTSTANDING__SHIFT     0x00000000
#define SDMA1_PAGE_WATERMARK__WR_OUTSTANDING__SHIFT     0x00000010
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT    0x00000000
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT    0x00000000
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH__SHIFT 0x0000000e
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW__SHIFT 0x00000000
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW__SHIFT 0x0000001c
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0__SHIFT          0x00000001
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1__SHIFT          0x0000000b
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0__SHIFT         0x00000000
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1__SHIFT         0x0000000a
#define SDMA1_PERFMON_CNTL__PERF_SEL0__SHIFT            0x00000002
#define SDMA1_PERFMON_CNTL__PERF_SEL1__SHIFT            0x0000000c
#define SDMA1_PHASE0_QUANTUM__PREFER__SHIFT             0x0000001e
#define SDMA1_PHASE0_QUANTUM__UNIT__SHIFT               0x00000000
#define SDMA1_PHASE0_QUANTUM__VALUE__SHIFT              0x00000008
#define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT             0x0000001e
#define SDMA1_PHASE1_QUANTUM__UNIT__SHIFT               0x00000000
#define SDMA1_PHASE1_QUANTUM__VALUE__SHIFT              0x00000008
#define SDMA1_PHASE2_QUANTUM__PREFER__SHIFT             0x0000001e
#define SDMA1_PHASE2_QUANTUM__UNIT__SHIFT               0x00000000
#define SDMA1_PHASE2_QUANTUM__VALUE__SHIFT              0x00000008
#define SDMA1_PHYSICAL_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA1_PHYSICAL_ADDR_LO__ADDR__SHIFT             0x0000000c
#define SDMA1_PHYSICAL_ADDR_LO__DIRTY__SHIFT            0x00000001
#define SDMA1_PHYSICAL_ADDR_LO__D_VALID__SHIFT          0x00000000
#define SDMA1_PHYSICAL_ADDR_LO__PHY_VALID__SHIFT        0x00000002
#define SDMA1_POWER_CNTL_IDLE__DELAY0__SHIFT            0x00000000
#define SDMA1_POWER_CNTL_IDLE__DELAY1__SHIFT            0x00000010
#define SDMA1_POWER_CNTL_IDLE__DELAY2__SHIFT            0x00000018
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY__SHIFT        0x0000000c
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN__SHIFT        0x0000000a
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN__SHIFT        0x00000009
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE__SHIFT     0x00000008
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN__SHIFT        0x0000000b
#define SDMA1_PROGRAM__STREAM__SHIFT                    0x00000000
#define SDMA1_PUB_DUMMY_REG0__VALUE__SHIFT              0x00000000
#define SDMA1_PUB_DUMMY_REG1__VALUE__SHIFT              0x00000000
#define SDMA1_PUB_DUMMY_REG2__VALUE__SHIFT              0x00000000
#define SDMA1_PUB_DUMMY_REG3__VALUE__SHIFT              0x00000000
#define SDMA1_PUB_REG_TYPE0__RESERVED10__SHIFT__GFX09   0x0000000a
#define SDMA1_PUB_REG_TYPE0__RESERVED3__SHIFT__GFX09    0x00000003
#define SDMA1_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY__SHIFT 0x00000014
#define SDMA1_PUB_REG_TYPE0__SDMA1_CHICKEN_BITS__SHIFT  0x0000001d
#define SDMA1_PUB_REG_TYPE0__SDMA1_CLK_CTRL__SHIFT      0x0000001b
#define SDMA1_PUB_REG_TYPE0__SDMA1_CNTL__SHIFT          0x0000001c
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_GROUP_BOUNDARY__SHIFT__GFX09 0x00000019
#define SDMA1_PUB_REG_TYPE0__SDMA1_GB_ADDR_CONFIG_READ__SHIFT 0x0000001f
#define SDMA1_PUB_REG_TYPE0__SDMA1_GB_ADDR_CONFIG__SHIFT 0x0000001e
#define SDMA1_PUB_REG_TYPE0__SDMA1_MMHUB_CNTL__SHIFT__GFX09 0x00000013
#define SDMA1_PUB_REG_TYPE0__SDMA1_POWER_CNTL__SHIFT    0x0000001a
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_ADDR__SHIFT    0x00000000
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_DATA__SHIFT    0x00000001
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_CNTL__SHIFT   0x00000019
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_HI__SHIFT 0x0000001b
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_LO__SHIFT 0x0000001a
#define SDMA1_PUB_REG_TYPE1__SDMA1_BA_THRESHOLD__SHIFT  0x00000013
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_CONFIG__SHIFT    0x00000012
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_COUNTER_CLEAR__SHIFT 0x00000017
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_COUNTER__SHIFT   0x00000016
#define SDMA1_PUB_REG_TYPE1__SDMA1_F32_CNTL__SHIFT      0x0000000a
#define SDMA1_PUB_REG_TYPE1__SDMA1_FREEZE__SHIFT        0x0000000b
#define SDMA1_PUB_REG_TYPE1__SDMA1_HBM_PAGE_CONFIG__SHIFT 0x00000008
#define SDMA1_PUB_REG_TYPE1__SDMA1_IB_OFFSET_FETCH__SHIFT 0x00000003
#define SDMA1_PUB_REG_TYPE1__SDMA1_ID__SHIFT            0x00000014
#define SDMA1_PUB_REG_TYPE1__SDMA1_PHASE0_QUANTUM__SHIFT 0x0000000c
#define SDMA1_PUB_REG_TYPE1__SDMA1_PHASE1_QUANTUM__SHIFT 0x0000000d
#define SDMA1_PUB_REG_TYPE1__SDMA1_PROGRAM__SHIFT       0x00000004
#define SDMA1_PUB_REG_TYPE1__SDMA1_RB_RPTR_FETCH_HI__SHIFT 0x00000000
#define SDMA1_PUB_REG_TYPE1__SDMA1_RB_RPTR_FETCH__SHIFT 0x00000002
#define SDMA1_PUB_REG_TYPE1__SDMA1_RD_BURST_CNTL__SHIFT 0x00000007
#define SDMA1_PUB_REG_TYPE1__SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__SHIFT 0x00000001
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS1_REG__SHIFT   0x00000006
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS2_REG__SHIFT   0x00000018
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS_REG__SHIFT    0x00000005
#define SDMA1_PUB_REG_TYPE1__SDMA1_UCODE_CHECKSUM__SHIFT 0x00000009
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_CNTL__SHIFT    0x0000001c
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_RD_STATUS__SHIFT 0x0000001e
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_WATERMK__SHIFT 0x0000001d
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_WR_STATUS__SHIFT 0x0000001f
#define SDMA1_PUB_REG_TYPE1__SDMA1_VERSION__SHIFT       0x00000015
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG__SHIFT   0x0000000f
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_READ__SHIFT     0x00000011
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_WRITE__SHIFT    0x00000010
#define SDMA1_PUB_REG_TYPE1__SDMA_POWER_GATING__SHIFT   0x0000000e
#define SDMA1_PUB_REG_TYPE2__RESERVED__SHIFT__GFX09     0x0000001f
#define SDMA1_PUB_REG_TYPE2__SDMA1_CHICKEN_BITS_2__SHIFT 0x0000000b
#define SDMA1_PUB_REG_TYPE2__SDMA1_CRD_CNTL__SHIFT      0x0000001b
#define SDMA1_PUB_REG_TYPE2__SDMA1_ERROR_LOG__SHIFT     0x00000010
#define SDMA1_PUB_REG_TYPE2__SDMA1_F32_COUNTER__SHIFT   0x00000015
#define SDMA1_PUB_REG_TYPE2__SDMA1_GPU_IOV_VIOLATION_LOG__SHIFT 0x0000001d
#define SDMA1_PUB_REG_TYPE2__SDMA1_MMHUB_TRUSTLVL__SHIFT__GFX09 0x0000001c
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER0_RESULT__SHIFT 0x00000018
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER1_RESULT__SHIFT 0x00000019
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__SHIFT 0x0000001a
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFMON_CNTL__SHIFT  0x00000017
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHASE2_QUANTUM__SHIFT 0x0000000f
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHYSICAL_ADDR_HI__SHIFT 0x0000000e
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHYSICAL_ADDR_LO__SHIFT 0x0000000d
#define SDMA1_PUB_REG_TYPE2__SDMA1_POWER_CNTL_IDLE__SHIFT 0x00000009
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG0__SHIFT 0x00000011
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG1__SHIFT 0x00000012
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG2__SHIFT 0x00000013
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG3__SHIFT 0x00000014
#define SDMA1_PUB_REG_TYPE2__SDMA1_RELAX_ORDERING_LUT__SHIFT 0x0000000a
#define SDMA1_PUB_REG_TYPE2__SDMA1_STATUS3_REG__SHIFT   0x0000000c
#define SDMA1_PUB_REG_TYPE2__SDMA1_ULV_CNTL__SHIFT__GFX09 0x0000001e
#define SDMA1_PUB_REG_TYPE2__SDMA1_UNBREAKABLE__SHIFT   0x00000016
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV0__SHIFT    0x00000000
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV1__SHIFT    0x00000001
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV2__SHIFT    0x00000002
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_PAGE__SHIFT    0x00000008
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_RD_XNACK0__SHIFT 0x00000003
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_RD_XNACK1__SHIFT 0x00000004
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_TIMEOUT__SHIFT 0x00000007
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_WR_XNACK0__SHIFT 0x00000005
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_WR_XNACK1__SHIFT 0x00000006
#define SDMA1_PUB_REG_TYPE3__SDMA1_EA_DBIT_ADDR_DATA__SHIFT 0x00000000
#define SDMA1_PUB_REG_TYPE3__SDMA1_EA_DBIT_ADDR_INDEX__SHIFT 0x00000001
#define SDMA1_RB_RPTR_FETCH_HI__OFFSET__SHIFT           0x00000000
#define SDMA1_RB_RPTR_FETCH__OFFSET__SHIFT              0x00000002
#define SDMA1_RD_BURST_CNTL__RD_BURST__SHIFT            0x00000000
#define SDMA1_RELAX_ORDERING_LUT__ATOMIC__SHIFT         0x0000000a
#define SDMA1_RELAX_ORDERING_LUT__COND_EXE__SHIFT       0x00000009
#define SDMA1_RELAX_ORDERING_LUT__CONST_FILL__SHIFT     0x0000000b
#define SDMA1_RELAX_ORDERING_LUT__COPY__SHIFT           0x00000001
#define SDMA1_RELAX_ORDERING_LUT__FENCE__SHIFT          0x00000005
#define SDMA1_RELAX_ORDERING_LUT__IB_FETCH__SHIFT       0x0000001e
#define SDMA1_RELAX_ORDERING_LUT__POLL_MEM__SHIFT       0x00000008
#define SDMA1_RELAX_ORDERING_LUT__PTEPDE__SHIFT         0x0000000c
#define SDMA1_RELAX_ORDERING_LUT__RB_FETCH__SHIFT       0x0000001f
#define SDMA1_RELAX_ORDERING_LUT__RESERVED0__SHIFT      0x00000000
#define SDMA1_RELAX_ORDERING_LUT__RESERVED3__SHIFT      0x00000003
#define SDMA1_RELAX_ORDERING_LUT__RESERVED4__SHIFT      0x00000004
#define SDMA1_RELAX_ORDERING_LUT__RESERVED76__SHIFT     0x00000006
#define SDMA1_RELAX_ORDERING_LUT__RESERVED__SHIFT       0x0000000e
#define SDMA1_RELAX_ORDERING_LUT__RPTR_WRB__SHIFT       0x0000001c
#define SDMA1_RELAX_ORDERING_LUT__TIMESTAMP__SHIFT      0x0000000d
#define SDMA1_RELAX_ORDERING_LUT__WORLD_SWITCH__SHIFT   0x0000001b
#define SDMA1_RELAX_ORDERING_LUT__WPTR_POLL__SHIFT      0x0000001d
#define SDMA1_RELAX_ORDERING_LUT__WRITE__SHIFT          0x00000002
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_ABLE__SHIFT    0x00000007
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_READY__SHIFT   0x00000008
#define SDMA1_RLC0_CONTEXT_STATUS__EXCEPTION__SHIFT     0x00000004
#define SDMA1_RLC0_CONTEXT_STATUS__EXPIRED__SHIFT       0x00000003
#define SDMA1_RLC0_CONTEXT_STATUS__IDLE__SHIFT          0x00000002
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPTED__SHIFT     0x00000009
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA1_RLC0_CONTEXT_STATUS__SELECTED__SHIFT      0x00000000
#define SDMA1_RLC0_CSA_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA1_RLC0_CSA_ADDR_LO__ADDR__SHIFT             0x00000002
#define SDMA1_RLC0_DOORBELL_LOG__BE_ERROR__SHIFT        0x00000000
#define SDMA1_RLC0_DOORBELL_LOG__DATA__SHIFT            0x00000002
#define SDMA1_RLC0_DOORBELL_OFFSET__OFFSET__SHIFT       0x00000002
#define SDMA1_RLC0_DOORBELL__CAPTURED__SHIFT            0x0000001e
#define SDMA1_RLC0_DOORBELL__ENABLE__SHIFT              0x0000001c
#define SDMA1_RLC0_DUMMY_REG__DUMMY__SHIFT              0x00000000
#define SDMA1_RLC0_IB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA1_RLC0_IB_BASE_LO__ADDR__SHIFT              0x00000005
#define SDMA1_RLC0_IB_CNTL__CMD_VMID__SHIFT             0x00000010
#define SDMA1_RLC0_IB_CNTL__IB_ENABLE__SHIFT            0x00000000
#define SDMA1_RLC0_IB_CNTL__IB_SWAP_ENABLE__SHIFT       0x00000004
#define SDMA1_RLC0_IB_CNTL__SWITCH_INSIDE_IB__SHIFT     0x00000008
#define SDMA1_RLC0_IB_OFFSET__OFFSET__SHIFT             0x00000002
#define SDMA1_RLC0_IB_RPTR__OFFSET__SHIFT               0x00000002
#define SDMA1_RLC0_IB_SIZE__SIZE__SHIFT                 0x00000000
#define SDMA1_RLC0_IB_SUB_REMAIN__SIZE__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT    0x00000008
#define SDMA1_RLC0_MIDCMD_CNTL__COPY_MODE__SHIFT        0x00000001
#define SDMA1_RLC0_MIDCMD_CNTL__DATA_VALID__SHIFT       0x00000000
#define SDMA1_RLC0_MIDCMD_CNTL__SPLIT_STATE__SHIFT      0x00000004
#define SDMA1_RLC0_MIDCMD_DATA0__DATA0__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA1__DATA1__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA2__DATA2__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA3__DATA3__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA4__DATA4__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA5__DATA5__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA6__DATA6__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA7__DATA7__SHIFT           0x00000000
#define SDMA1_RLC0_MIDCMD_DATA8__DATA8__SHIFT           0x00000000
#define SDMA1_RLC0_MINOR_PTR_UPDATE__ENABLE__SHIFT      0x00000000
#define SDMA1_RLC0_PREEMPT__IB_PREEMPT__SHIFT           0x00000000
#define SDMA1_RLC0_RB_AQL_CNTL__AQL_ENABLE__SHIFT       0x00000000
#define SDMA1_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT  0x00000001
#define SDMA1_RLC0_RB_AQL_CNTL__PACKET_STEP__SHIFT      0x00000008
#define SDMA1_RLC0_RB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA1_RLC0_RB_BASE__ADDR__SHIFT                 0x00000000
#define SDMA1_RLC0_RB_CNTL__RB_ENABLE__SHIFT            0x00000000
#define SDMA1_RLC0_RB_CNTL__RB_PRIV__SHIFT              0x00000017
#define SDMA1_RLC0_RB_CNTL__RB_SIZE__SHIFT              0x00000001
#define SDMA1_RLC0_RB_CNTL__RB_SWAP_ENABLE__SHIFT       0x00000009
#define SDMA1_RLC0_RB_CNTL__RB_VMID__SHIFT              0x00000018
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x00000010
#define SDMA1_RLC0_RB_RPTR_ADDR_HI__ADDR__SHIFT         0x00000000
#define SDMA1_RLC0_RB_RPTR_ADDR_LO__ADDR__SHIFT         0x00000002
#define SDMA1_RLC0_RB_RPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA1_RLC0_RB_RPTR__OFFSET__SHIFT               0x00000000
#define SDMA1_RLC0_RB_WPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT    0x00000000
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT    0x00000002
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__ENABLE__SHIFT     0x00000000
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT  0x00000004
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA1_RLC0_RB_WPTR__OFFSET__SHIFT               0x00000000
#define SDMA1_RLC0_SKIP_CNTL__SKIP_COUNT__SHIFT         0x00000000
#define SDMA1_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA1_RLC0_STATUS__WPTR_UPDATE_PENDING__SHIFT   0x00000008
#define SDMA1_RLC0_WATERMARK__RD_OUTSTANDING__SHIFT     0x00000000
#define SDMA1_RLC0_WATERMARK__WR_OUTSTANDING__SHIFT     0x00000010
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_ABLE__SHIFT    0x00000007
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_READY__SHIFT   0x00000008
#define SDMA1_RLC1_CONTEXT_STATUS__EXCEPTION__SHIFT     0x00000004
#define SDMA1_RLC1_CONTEXT_STATUS__EXPIRED__SHIFT       0x00000003
#define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT          0x00000002
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPTED__SHIFT     0x00000009
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0x0000000a
#define SDMA1_RLC1_CONTEXT_STATUS__SELECTED__SHIFT      0x00000000
#define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT             0x00000000
#define SDMA1_RLC1_CSA_ADDR_LO__ADDR__SHIFT             0x00000002
#define SDMA1_RLC1_DOORBELL_LOG__BE_ERROR__SHIFT        0x00000000
#define SDMA1_RLC1_DOORBELL_LOG__DATA__SHIFT            0x00000002
#define SDMA1_RLC1_DOORBELL_OFFSET__OFFSET__SHIFT       0x00000002
#define SDMA1_RLC1_DOORBELL__CAPTURED__SHIFT            0x0000001e
#define SDMA1_RLC1_DOORBELL__ENABLE__SHIFT              0x0000001c
#define SDMA1_RLC1_DUMMY_REG__DUMMY__SHIFT              0x00000000
#define SDMA1_RLC1_IB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA1_RLC1_IB_BASE_LO__ADDR__SHIFT              0x00000005
#define SDMA1_RLC1_IB_CNTL__CMD_VMID__SHIFT             0x00000010
#define SDMA1_RLC1_IB_CNTL__IB_ENABLE__SHIFT            0x00000000
#define SDMA1_RLC1_IB_CNTL__IB_SWAP_ENABLE__SHIFT       0x00000004
#define SDMA1_RLC1_IB_CNTL__SWITCH_INSIDE_IB__SHIFT     0x00000008
#define SDMA1_RLC1_IB_OFFSET__OFFSET__SHIFT             0x00000002
#define SDMA1_RLC1_IB_RPTR__OFFSET__SHIFT               0x00000002
#define SDMA1_RLC1_IB_SIZE__SIZE__SHIFT                 0x00000000
#define SDMA1_RLC1_IB_SUB_REMAIN__SIZE__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT    0x00000008
#define SDMA1_RLC1_MIDCMD_CNTL__COPY_MODE__SHIFT        0x00000001
#define SDMA1_RLC1_MIDCMD_CNTL__DATA_VALID__SHIFT       0x00000000
#define SDMA1_RLC1_MIDCMD_CNTL__SPLIT_STATE__SHIFT      0x00000004
#define SDMA1_RLC1_MIDCMD_DATA0__DATA0__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA1__DATA1__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA2__DATA2__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA3__DATA3__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA4__DATA4__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA5__DATA5__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA6__DATA6__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA7__DATA7__SHIFT           0x00000000
#define SDMA1_RLC1_MIDCMD_DATA8__DATA8__SHIFT           0x00000000
#define SDMA1_RLC1_MINOR_PTR_UPDATE__ENABLE__SHIFT      0x00000000
#define SDMA1_RLC1_PREEMPT__IB_PREEMPT__SHIFT           0x00000000
#define SDMA1_RLC1_RB_AQL_CNTL__AQL_ENABLE__SHIFT       0x00000000
#define SDMA1_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT  0x00000001
#define SDMA1_RLC1_RB_AQL_CNTL__PACKET_STEP__SHIFT      0x00000008
#define SDMA1_RLC1_RB_BASE_HI__ADDR__SHIFT              0x00000000
#define SDMA1_RLC1_RB_BASE__ADDR__SHIFT                 0x00000000
#define SDMA1_RLC1_RB_CNTL__RB_ENABLE__SHIFT            0x00000000
#define SDMA1_RLC1_RB_CNTL__RB_PRIV__SHIFT              0x00000017
#define SDMA1_RLC1_RB_CNTL__RB_SIZE__SHIFT              0x00000001
#define SDMA1_RLC1_RB_CNTL__RB_SWAP_ENABLE__SHIFT       0x00000009
#define SDMA1_RLC1_RB_CNTL__RB_VMID__SHIFT              0x00000018
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0x0000000c
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0x0000000d
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x00000010
#define SDMA1_RLC1_RB_RPTR_ADDR_HI__ADDR__SHIFT         0x00000000
#define SDMA1_RLC1_RB_RPTR_ADDR_LO__ADDR__SHIFT         0x00000002
#define SDMA1_RLC1_RB_RPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA1_RLC1_RB_RPTR__OFFSET__SHIFT               0x00000000
#define SDMA1_RLC1_RB_WPTR_HI__OFFSET__SHIFT            0x00000000
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT    0x00000000
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT    0x00000002
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT     0x00000000
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x00000002
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT  0x00000004
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x00000010
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x00000001
#define SDMA1_RLC1_RB_WPTR__OFFSET__SHIFT               0x00000000
#define SDMA1_RLC1_SKIP_CNTL__SKIP_COUNT__SHIFT         0x00000000
#define SDMA1_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT 0x00000000
#define SDMA1_RLC1_STATUS__WPTR_UPDATE_PENDING__SHIFT   0x00000008
#define SDMA1_RLC1_WATERMARK__RD_OUTSTANDING__SHIFT     0x00000000
#define SDMA1_RLC1_WATERMARK__WR_OUTSTANDING__SHIFT     0x00000010
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER__SHIFT    0x00000000
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT         0x0000000a
#define SDMA1_STATUS1_REG__CE_CMD_IDLE__SHIFT           0x00000009
#define SDMA1_STATUS1_REG__CE_DST_IDLE__SHIFT           0x00000006
#define SDMA1_STATUS1_REG__CE_INFO1_FULL__SHIFT         0x0000000e
#define SDMA1_STATUS1_REG__CE_INFO_FULL__SHIFT          0x0000000d
#define SDMA1_STATUS1_REG__CE_IN_IDLE__SHIFT            0x00000005
#define SDMA1_STATUS1_REG__CE_OUT_IDLE__SHIFT           0x00000004
#define SDMA1_STATUS1_REG__CE_RD_STALL__SHIFT           0x00000011
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE__SHIFT          0x00000003
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT         0x00000002
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE__SHIFT          0x00000000
#define SDMA1_STATUS1_REG__CE_WR_IDLE__SHIFT            0x00000001
#define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT           0x00000012
#define SDMA1_STATUS1_REG__EX_START__SHIFT              0x0000000f
#define SDMA1_STATUS2_REG__CMD_OP__SHIFT                0x00000010
#define SDMA1_STATUS2_REG__F32_INSTR_PTR__SHIFT         0x00000002
#define SDMA1_STATUS2_REG__ID__SHIFT                    0x00000000
#define SDMA1_STATUS3_REG__CMD_OP_STATUS__SHIFT         0x00000000
#define SDMA1_STATUS3_REG__EXCEPTION_IDLE__SHIFT        0x00000014
#define SDMA1_STATUS3_REG__PREV_VM_CMD__SHIFT           0x00000010
#define SDMA1_STATUS_REG__BLOCK_IDLE__SHIFT             0x00000008
#define SDMA1_STATUS_REG__CONTEXT_EMPTY__SHIFT          0x0000000f
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY__SHIFT       0x00000014
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL__SHIFT        0x00000010
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE__SHIFT 0x0000000b
#define SDMA1_STATUS_REG__EX_IDLE__SHIFT                0x0000000a
#define SDMA1_STATUS_REG__IB_CMD_FULL__SHIFT            0x00000007
#define SDMA1_STATUS_REG__IB_CMD_IDLE__SHIFT            0x00000006
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE__SHIFT        0x00000012
#define SDMA1_STATUS_REG__IDLE__SHIFT                   0x00000000
#define SDMA1_STATUS_REG__INSIDE_IB__SHIFT              0x00000009
#define SDMA1_STATUS_REG__INT_IDLE__SHIFT               0x0000001e
#define SDMA1_STATUS_REG__INT_REQ_STALL__SHIFT          0x0000001f
#define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT             0x00000013
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE__SHIFT     0x00000016
#define SDMA1_STATUS_REG__MC_RD_RET_STALL__SHIFT        0x00000015
#define SDMA1_STATUS_REG__MC_WR_IDLE__SHIFT             0x0000000d
#define SDMA1_STATUS_REG__PACKET_READY__SHIFT           0x0000000c
#define SDMA1_STATUS_REG__PREV_CMD_IDLE__SHIFT          0x00000019
#define SDMA1_STATUS_REG__RB_CMD_FULL__SHIFT            0x00000005
#define SDMA1_STATUS_REG__RB_CMD_IDLE__SHIFT            0x00000004
#define SDMA1_STATUS_REG__RB_EMPTY__SHIFT               0x00000002
#define SDMA1_STATUS_REG__RB_FULL__SHIFT                0x00000003
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE__SHIFT        0x00000011
#define SDMA1_STATUS_REG__REG_IDLE__SHIFT               0x00000001
#define SDMA1_STATUS_REG__SEM_IDLE__SHIFT               0x0000001a
#define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT          0x0000001b
#define SDMA1_STATUS_REG__SEM_RESP_STATE__SHIFT         0x0000001c
#define SDMA1_STATUS_REG__SRBM_IDLE__SHIFT              0x0000000e
#define SDMA1_UCODE_ADDR__VALUE__SHIFT                  0x00000000
#define SDMA1_UCODE_CHECKSUM__DATA__SHIFT               0x00000000
#define SDMA1_UCODE_DATA__VALUE__SHIFT                  0x00000000
#define SDMA1_ULV_CNTL__ENTER_ULV_INT__SHIFT__GFX09     0x0000001d
#define SDMA1_ULV_CNTL__EXIT_ULV_INT__SHIFT__GFX09      0x0000001e
#define SDMA1_ULV_CNTL__HYSTERESIS__SHIFT__GFX09        0x00000000
#define SDMA1_ULV_CNTL__ULV_STATUS__SHIFT__GFX09        0x0000001f
#define SDMA1_UNBREAKABLE__VALUE__SHIFT                 0x00000000
#define SDMA1_UTCL1_CNTL__REDO_DELAY__SHIFT             0x00000001
#define SDMA1_UTCL1_CNTL__REDO_ENABLE__SHIFT            0x00000000
#define SDMA1_UTCL1_CNTL__REQL2_CREDIT__SHIFT           0x00000018
#define SDMA1_UTCL1_CNTL__VADDR_WATERMK__SHIFT          0x0000001d
#define SDMA1_UTCL1_INV0__FLUSH_INV_IDLE__SHIFT__GFX09  0x0000000a
#define SDMA1_UTCL1_INV0__INVREQ_ENABLE__SHIFT__GFX09   0x00000007
#define SDMA1_UTCL1_INV0__INV_ADDR_HI__SHIFT__GFX09     0x0000001c
#define SDMA1_UTCL1_INV0__INV_FLUSHTYPE__SHIFT__GFX09   0x0000000b
#define SDMA1_UTCL1_INV0__INV_MIDDLE__SHIFT__GFX09      0x00000000
#define SDMA1_UTCL1_INV0__INV_VMID_VEC__SHIFT__GFX09    0x0000000c
#define SDMA1_UTCL1_INV0__NACK_TIMEOUT_SW__SHIFT__GFX09 0x00000008
#define SDMA1_UTCL1_INV0__NFLUSH_INV_IDLE__SHIFT__GFX09 0x00000009
#define SDMA1_UTCL1_INV0__PAGE_NULL_SW__SHIFT__GFX09    0x00000005
#define SDMA1_UTCL1_INV0__RD_IN_INVADR__SHIFT__GFX09    0x00000003
#define SDMA1_UTCL1_INV0__RD_TIMEOUT__SHIFT__GFX09      0x00000001
#define SDMA1_UTCL1_INV0__WR_IN_INVADR__SHIFT__GFX09    0x00000004
#define SDMA1_UTCL1_INV0__WR_TIMEOUT__SHIFT__GFX09      0x00000002
#define SDMA1_UTCL1_INV0__XNACK_IS_INVADR__SHIFT__GFX09 0x00000006
#define SDMA1_UTCL1_INV1__INV_ADDR_LO__SHIFT            0x00000000
#define SDMA1_UTCL1_INV2__INV_NFLUSH_VMID_VEC__SHIFT__GFX09 0x00000000
#define SDMA1_UTCL1_PAGE__REQ_TYPE__SHIFT               0x00000001
#define SDMA1_UTCL1_PAGE__USE_MTYPE__SHIFT              0x00000006
#define SDMA1_UTCL1_PAGE__VM_HOLE__SHIFT                0x00000000
#define SDMA1_UTCL1_RD_STATUS__CE_L1_STALL__SHIFT__GFX09 0x00000015
#define SDMA1_UTCL1_RD_STATUS__INVREQ_SIZE__SHIFT__GFX09 0x0000001f
#define SDMA1_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT 0x00000000
#define SDMA1_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT__GFX09 0x00000004
#define SDMA1_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT__GFX09 0x0000000d
#define SDMA1_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT__GFX09 0x00000008
#define SDMA1_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT__GFX09 0x00000011
#define SDMA1_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT__GFX09 0x00000007
#define SDMA1_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT__GFX09 0x00000010
#define SDMA1_UTCL1_RD_STATUS__WPTR_POLLING__SHIFT__GFX09 0x0000001e
#define SDMA1_UTCL1_RD_XNACK0__XNACK_ADDR_LO__SHIFT     0x00000000
#define SDMA1_UTCL1_RD_XNACK1__IS_XNACK__SHIFT          0x0000001a
#define SDMA1_UTCL1_RD_XNACK1__XNACK_ADDR_HI__SHIFT     0x00000000
#define SDMA1_UTCL1_RD_XNACK1__XNACK_VECTOR__SHIFT      0x00000008
#define SDMA1_UTCL1_RD_XNACK1__XNACK_VMID__SHIFT        0x00000004
#define SDMA1_UTCL1_TIMEOUT__RD_XNACK_LIMIT__SHIFT      0x00000000
#define SDMA1_UTCL1_TIMEOUT__WR_XNACK_LIMIT__SHIFT      0x00000010
#define SDMA1_UTCL1_WATERMK__INVREQ_WATERMK__SHIFT      0x00000012
#define SDMA1_UTCL1_WATERMK__REQMC_WATERMK__SHIFT       0x00000000
#define SDMA1_UTCL1_WATERMK__REQPG_WATERMK__SHIFT       0x0000000a
#define SDMA1_UTCL1_WATERMK__XNACK_WATERMK__SHIFT       0x0000001a
#define SDMA1_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY__SHIFT 0x0000001c
#define SDMA1_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL__SHIFT 0x0000001d
#define SDMA1_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT 0x00000000
#define SDMA1_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT__GFX09 0x00000004
#define SDMA1_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT__GFX09 0x0000000d
#define SDMA1_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT__GFX09 0x00000008
#define SDMA1_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT__GFX09 0x00000011
#define SDMA1_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT__GFX09 0x00000007
#define SDMA1_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT__GFX09 0x00000010
#define SDMA1_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY__SHIFT 0x0000001e
#define SDMA1_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL__SHIFT 0x0000001f
#define SDMA1_UTCL1_WR_XNACK0__XNACK_ADDR_LO__SHIFT     0x00000000
#define SDMA1_UTCL1_WR_XNACK1__IS_XNACK__SHIFT          0x0000001a
#define SDMA1_UTCL1_WR_XNACK1__XNACK_ADDR_HI__SHIFT     0x00000000
#define SDMA1_UTCL1_WR_XNACK1__XNACK_VECTOR__SHIFT      0x00000008
#define SDMA1_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT        0x00000004
#define SDMA1_VERSION__MAJVER__SHIFT                    0x00000008
#define SDMA1_VERSION__MINVER__SHIFT                    0x00000000
#define SDMA1_VERSION__REV__SHIFT                       0x00000010
#define SDMA1_VF_ENABLE__VF_ENABLE__SHIFT               0x00000000
#define SDMA1_VIRT_RESET_REQ__PF__SHIFT                 0x0000001f
#define SDMA1_VIRT_RESET_REQ__VF__SHIFT                 0x00000000
#define SDMA1_VM_CNTL__CMD__SHIFT                       0x00000000
#define SDMA1_VM_CTX_CNTL__PRIV__SHIFT                  0x00000000
#define SDMA1_VM_CTX_CNTL__VMID__SHIFT                  0x00000004
#define SDMA1_VM_CTX_HI__ADDR__SHIFT                    0x00000000
#define SDMA1_VM_CTX_LO__ADDR__SHIFT                    0x00000002
#define SDMA_PGFSM_CONFIG__FSM_ADDR__SHIFT              0x00000000
#define SDMA_PGFSM_CONFIG__P1_SELECT__SHIFT             0x0000000a
#define SDMA_PGFSM_CONFIG__P2_SELECT__SHIFT             0x0000000b
#define SDMA_PGFSM_CONFIG__POWER_DOWN__SHIFT            0x00000008
#define SDMA_PGFSM_CONFIG__POWER_UP__SHIFT              0x00000009
#define SDMA_PGFSM_CONFIG__READ__SHIFT                  0x0000000d
#define SDMA_PGFSM_CONFIG__REG_ADDR__SHIFT              0x0000001c
#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE__SHIFT         0x0000001b
#define SDMA_PGFSM_CONFIG__WRITE__SHIFT                 0x0000000c
#define SDMA_PGFSM_READ__VALUE__SHIFT                   0x00000000
#define SDMA_PGFSM_WRITE__VALUE__SHIFT                  0x00000000
#define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT        0x00000004
#define SDMA_POWER_GATING__SDMA0_POWER_OFF_CONDITION__SHIFT 0x00000000
#define SDMA_POWER_GATING__SDMA0_POWER_OFF_REQ__SHIFT   0x00000002
#define SDMA_POWER_GATING__SDMA0_POWER_ON_CONDITION__SHIFT 0x00000001
#define SDMA_POWER_GATING__SDMA0_POWER_ON_REQ__SHIFT    0x00000003
#define SEM_ACTIVE_FCN_ID__VFID__SHIFT                  0x00000000
#define SEM_ACTIVE_FCN_ID__VF__SHIFT                    0x0000001f
#define SEM_ATOMIC_OP_LUT__SIGNAL_NORMAL__SHIFT         0x00000000
#define SEM_ATOMIC_OP_LUT__SIGNAL_WRITE1__SHIFT         0x00000007
#define SEM_ATOMIC_OP_LUT__WAIT_CHECK0__SHIFT           0x00000015
#define SEM_ATOMIC_OP_LUT__WAIT_NORMAL__SHIFT           0x0000000e
#define SEM_CHICKEN_BITS2__ACTIVE_FCN_ID_PROT_ENABLE__SHIFT 0x00000000
#define SEM_CHICKEN_BITS2__MM_CLIENT_USE_CONFIG_VFID__SHIFT 0x00000001
#define SEM_CHICKEN_BITS__ADDR_CMP_UNTRAN_EN__SHIFT     0x00000007
#define SEM_CHICKEN_BITS__ATCL2_BUS_ID__SHIFT           0x0000000c
#define SEM_CHICKEN_BITS__ATOMIC_EN__SHIFT              0x0000000e
#define SEM_CHICKEN_BITS__CHECK_COUNTER_EN__SHIFT       0x00000002
#define SEM_CHICKEN_BITS__CLEAR_MAILBOX__SHIFT          0x00000010
#define SEM_CHICKEN_BITS__ECC_BEHAVIOR__SHIFT           0x00000003
#define SEM_CHICKEN_BITS__ENTRY_PIPELINE_EN__SHIFT      0x00000001
#define SEM_CHICKEN_BITS__EXTERNAL_ATOMIC_CHECK__SHIFT  0x0000000f
#define SEM_CHICKEN_BITS__IDLE_COUNTER_INDEX__SHIFT     0x00000008
#define SEM_CHICKEN_BITS__INVACK_AFTER_OUTSTANDING_CLEAN__SHIFT 0x00000012
#define SEM_CHICKEN_BITS__OUTSTANDING_CLEAN_COUNTER_INDEX__SHIFT 0x0000000a
#define SEM_CHICKEN_BITS__PHY_TRAN_EN__SHIFT            0x00000006
#define SEM_CHICKEN_BITS__UTC_TAG_CONFLICT_CHECK__SHIFT 0x00000013
#define SEM_CHICKEN_BITS__VMID_PIPELINE_EN__SHIFT       0x00000000
#define SEM_CID_REMAP_DATA__CLIENT_ID__SHIFT            0x00000000
#define SEM_CID_REMAP_DATA__INITIATOR_ID__SHIFT         0x00000008
#define SEM_CID_REMAP_INDEX__INDEX__SHIFT               0x00000000
#define SEM_CLK_CTRL__OFF_HYSTERESIS__SHIFT             0x00000004
#define SEM_CLK_CTRL__ON_DELAY__SHIFT                   0x00000000
#define SEM_CLK_CTRL__RESERVED__SHIFT                   0x0000000c
#define SEM_CLK_CTRL__SOFT_OVERRIDE0__SHIFT__GFX09      0x0000001f
#define SEM_CLK_CTRL__SOFT_OVERRIDE1__SHIFT__GFX09      0x0000001e
#define SEM_CLK_CTRL__SOFT_OVERRIDE2__SHIFT             0x0000001d
#define SEM_CLK_CTRL__SOFT_OVERRIDE3__SHIFT             0x0000001c
#define SEM_CLK_CTRL__SOFT_OVERRIDE4__SHIFT             0x0000001b
#define SEM_CLK_CTRL__SOFT_OVERRIDE5__SHIFT__GFX09      0x0000001a
#define SEM_CLK_CTRL__SOFT_OVERRIDE6__SHIFT             0x00000019
#define SEM_CLK_CTRL__SOFT_OVERRIDE7__SHIFT             0x00000018
#define SEM_EDC_CONFIG__DIS_EDC__SHIFT                  0x00000001
#define SEM_GPU_IOV_VIOLATION_LOG__ADDRESS__SHIFT       0x00000002
#define SEM_GPU_IOV_VIOLATION_LOG__INITIATOR_ID__SHIFT__GFX09 0x00000018
#define SEM_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS__SHIFT 0x00000001
#define SEM_GPU_IOV_VIOLATION_LOG__OPCODE__SHIFT        0x00000012
#define SEM_GPU_IOV_VIOLATION_LOG__VF_ID__SHIFT         0x00000014
#define SEM_GPU_IOV_VIOLATION_LOG__VF__SHIFT            0x00000013
#define SEM_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS__SHIFT 0x00000000
#define SEM_MAILBOX_CLIENTCONFIG_EXTRA__VCE1_CLIENT0__SHIFT 0x00000000
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT0__SHIFT     0x00000000
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT1__SHIFT     0x00000003
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT2__SHIFT     0x00000006
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT3__SHIFT     0x00000009
#define SEM_MAILBOX_CLIENTCONFIG__SDMA1_CLIENT0__SHIFT  0x00000012
#define SEM_MAILBOX_CLIENTCONFIG__SDMA_CLIENT0__SHIFT   0x0000000c
#define SEM_MAILBOX_CLIENTCONFIG__UVD_CLIENT0__SHIFT    0x0000000f
#define SEM_MAILBOX_CLIENTCONFIG__VCE_CLIENT0__SHIFT    0x00000015
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE__SHIFT     0x00000000
#define SEM_MAILBOX_CONTROL__RESERVED__SHIFT            0x00000010
#define SEM_MAILBOX__HOSTPORT__SHIFT                    0x00000000
#define SEM_MAILBOX__RESERVED__SHIFT                    0x00000010
#define SEM_MCIF_CONFIG__MC_RDREQ_CREDIT__SHIFT         0x00000008
#define SEM_MCIF_CONFIG__MC_REQ_SWAP__SHIFT             0x00000000
#define SEM_MCIF_CONFIG__MC_WRREQ_CREDIT__SHIFT         0x00000002
#define SEM_MMHUB_CNTL__TLVL_VALUE__SHIFT               0x00000008
#define SEM_MMHUB_CNTL__UNIT_ID__SHIFT                  0x00000000
#define SEM_OUTSTANDING_THRESHOLD__VALUE__SHIFT         0x00000000
#define SEM_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT      0x00000000
#define SEM_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT      0x00000000
#define SEM_PERFMON_CNTL__PERF_CLEAR0__SHIFT            0x00000001
#define SEM_PERFMON_CNTL__PERF_CLEAR1__SHIFT            0x0000000b
#define SEM_PERFMON_CNTL__PERF_ENABLE0__SHIFT           0x00000000
#define SEM_PERFMON_CNTL__PERF_ENABLE1__SHIFT           0x0000000a
#define SEM_PERFMON_CNTL__PERF_SEL0__SHIFT              0x00000002
#define SEM_PERFMON_CNTL__PERF_SEL1__SHIFT              0x0000000c
#define SEM_REGISTER_LAST_PART0__RESERVED__SHIFT        0x00000000
#define SEM_REGISTER_LAST_PART1__RESERVED__SHIFT        0x00000000
#define SEM_REGISTER_LAST_PART2__RESERVED__SHIFT        0x00000000
#define SEM_REQ_INPUT_0__DATA__SHIFT                    0x00000000
#define SEM_REQ_INPUT_1__DATA__SHIFT                    0x00000000
#define SEM_REQ_INPUT_2__DATA__SHIFT                    0x00000000
#define SEM_REQ_INPUT_3__DATA__SHIFT                    0x00000000
#define SEM_STATUS__ATCL2_INVREQ_IDLE__SHIFT            0x00000017
#define SEM_STATUS__ATC_REQ_PENDING__SHIFT              0x0000000f
#define SEM_STATUS__CHECK0_FIFO_FULL__SHIFT             0x00000005
#define SEM_STATUS__CPG1_MAILBOX_PENDING__SHIFT         0x0000000c
#define SEM_STATUS__CPG2_MAILBOX_PENDING__SHIFT         0x0000000d
#define SEM_STATUS__ENTRYLIST_IDLE__SHIFT               0x00000014
#define SEM_STATUS__INVREQ_CNT_IDLE__SHIFT              0x00000013
#define SEM_STATUS__INVREQ_FLUSH_VF_MISMATCH__SHIFT     0x00000011
#define SEM_STATUS__INVREQ_NONFLUSH_VF_MISMATCH__SHIFT  0x00000012
#define SEM_STATUS__MC_RDREQ_FIFO_FULL__SHIFT           0x00000002
#define SEM_STATUS__MC_RDREQ_PENDING__SHIFT             0x00000006
#define SEM_STATUS__MC_WRREQ_FIFO_FULL__SHIFT           0x00000003
#define SEM_STATUS__MC_WRREQ_PENDING__SHIFT             0x00000007
#define SEM_STATUS__MIF_IDLE__SHIFT                     0x00000015
#define SEM_STATUS__OUTSTANDING_CLEAN__SHIFT            0x00000010
#define SEM_STATUS__REGISTER_IDLE__SHIFT                0x00000016
#define SEM_STATUS__SDMA0_MAILBOX_PENDING__SHIFT        0x00000008
#define SEM_STATUS__SDMA1_MAILBOX_PENDING__SHIFT        0x00000009
#define SEM_STATUS__SEM_IDLE__SHIFT                     0x00000000
#define SEM_STATUS__SEM_INTERNAL_IDLE__SHIFT            0x00000001
#define SEM_STATUS__SWITCH_READY__SHIFT                 0x0000001f
#define SEM_STATUS__UVD_MAILBOX_PENDING__SHIFT          0x0000000a
#define SEM_STATUS__VCE1_MAILBOX_PENDING__SHIFT         0x0000000e
#define SEM_STATUS__VCE_MAILBOX_PENDING__SHIFT          0x0000000b
#define SEM_STATUS__WRITE1_FIFO_FULL__SHIFT             0x00000004
#define SEM_UTCL2_TRAN_EN_LUT__ACP_UTCL2_EN__SHIFT      0x00000004
#define SEM_UTCL2_TRAN_EN_LUT__CP_UTCL2_EN__SHIFT       0x0000001f
#define SEM_UTCL2_TRAN_EN_LUT__ISP_UTCL2_EN__SHIFT      0x00000005
#define SEM_UTCL2_TRAN_EN_LUT__RESERVED__SHIFT          0x00000008
#define SEM_UTCL2_TRAN_EN_LUT__SDMA0_UTCL2_EN__SHIFT    0x00000000
#define SEM_UTCL2_TRAN_EN_LUT__SDMA1_UTCL2_EN__SHIFT    0x00000001
#define SEM_UTCL2_TRAN_EN_LUT__UVD_UTCL2_EN__SHIFT      0x00000002
#define SEM_UTCL2_TRAN_EN_LUT__VCE0_UTCL2_EN__SHIFT     0x00000003
#define SEM_UTCL2_TRAN_EN_LUT__VCE1_UTCL2_EN__SHIFT     0x00000006
#define SEM_UTCL2_TRAN_EN_LUT__VP8_UTCL2_EN__SHIFT      0x00000007
#define SEM_UTC_CONFIG__FORCE_GCC__SHIFT                0x00000004
#define SEM_UTC_CONFIG__FORCE_SNOOP__SHIFT              0x00000003
#define SEM_UTC_CONFIG__USE_MTYPE__SHIFT                0x00000000
#define SEM_UTC_CONFIG__USE_PT_SNOOP__SHIFT             0x00000005
#define SEM_UTC_CREDIT__UTCL2_CREDIT__SHIFT             0x00000000
#define SEM_UTC_CREDIT__WATERMARK__SHIFT                0x00000008
#define SEM_VIRT_RESET_REQ__PF__SHIFT                   0x0000001f
#define SEM_VIRT_RESET_REQ__VF__SHIFT                   0x00000000
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT     0x00000004
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY__SHIFT           0x00000000
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT  0x0000001e
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT  0x0000001f
#define SE_CAC_CNTL__CAC_BLOCK_ID__SHIFT__GFX09         0x00000011
#define SE_CAC_CNTL__CAC_ENABLE__SHIFT__GFX09           0x00000000
#define SE_CAC_CNTL__CAC_SIGNAL_ID__SHIFT__GFX09        0x00000017
#define SE_CAC_CNTL__CAC_THRESHOLD__SHIFT               0x00000001
#define SE_CAC_IND_DATA__SE_CAC_IND_DATA__SHIFT         0x00000000
#define SE_CAC_IND_INDEX__SE_CAC_IND_ADDR__SHIFT        0x00000000
#define SE_CAC_OVR_SEL__CAC_OVR_SEL__SHIFT              0x00000000
#define SE_CAC_OVR_VAL__CAC_OVR_VAL__SHIFT              0x00000000
#define SH_MEM_BASES__PRIVATE_BASE__SHIFT               0x00000000
#define SH_MEM_BASES__SHARED_BASE__SHIFT                0x00000010
#define SH_MEM_CONFIG__ADDRESS_MODE__SHIFT              0x00000000
#define SH_MEM_CONFIG__PRIVATE_NV__SHIFT__GFX09         0x0000000d
#define SH_MEM_CONFIG__RETRY_DISABLE__SHIFT__GFX09      0x0000000c
#define SMU_RLC_RESPONSE__RESP__SHIFT                   0x00000000
#define SPIS_DEBUG_READ__DATA__SHIFT                    0x00000000
#define SPI_ARB_CNTL_0__EXP_ARB_COL_WT__SHIFT           0x00000000
#define SPI_ARB_CNTL_0__EXP_ARB_GDS_WT__SHIFT           0x00000008
#define SPI_ARB_CNTL_0__EXP_ARB_POS_WT__SHIFT           0x00000004
#define SPI_ARB_CYCLES_0__TS0_DURATION__SHIFT           0x00000000
#define SPI_ARB_CYCLES_0__TS1_DURATION__SHIFT           0x00000010
#define SPI_ARB_CYCLES_1__TS2_DURATION__SHIFT           0x00000000
#define SPI_ARB_CYCLES_1__TS3_DURATION__SHIFT           0x00000010
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS0__SHIFT         0x00000000
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS1__SHIFT         0x00000003
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS2__SHIFT         0x00000006
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS3__SHIFT         0x00000009
#define SPI_ARB_PRIORITY__TS0_DUR_MULT__SHIFT           0x0000000c
#define SPI_ARB_PRIORITY__TS1_DUR_MULT__SHIFT           0x0000000e
#define SPI_ARB_PRIORITY__TS2_DUR_MULT__SHIFT           0x00000010
#define SPI_ARB_PRIORITY__TS3_DUR_MULT__SHIFT           0x00000012
#define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS__SHIFT      0x00000018
#define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL__SHIFT       0x00000008
#define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL__SHIFT     0x0000000c
#define SPI_BARYC_CNTL__PERSP_CENTER_CNTL__SHIFT        0x00000000
#define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL__SHIFT      0x00000004
#define SPI_BARYC_CNTL__POS_FLOAT_LOCATION__SHIFT       0x00000010
#define SPI_BARYC_CNTL__POS_FLOAT_ULC__SHIFT            0x00000014
#define SPI_CDBG_SYS_CS0__PIPE0__SHIFT                  0x00000000
#define SPI_CDBG_SYS_CS0__PIPE1__SHIFT                  0x00000008
#define SPI_CDBG_SYS_CS0__PIPE2__SHIFT                  0x00000010
#define SPI_CDBG_SYS_CS0__PIPE3__SHIFT                  0x00000018
#define SPI_CDBG_SYS_CS1__PIPE0__SHIFT                  0x00000000
#define SPI_CDBG_SYS_CS1__PIPE1__SHIFT                  0x00000008
#define SPI_CDBG_SYS_CS1__PIPE2__SHIFT                  0x00000010
#define SPI_CDBG_SYS_CS1__PIPE3__SHIFT                  0x00000018
#define SPI_CDBG_SYS_GFX__CS_EN__SHIFT                  0x00000006
#define SPI_CDBG_SYS_GFX__ES_EN__SHIFT                  0x00000003
#define SPI_CDBG_SYS_GFX__GS_EN__SHIFT                  0x00000002
#define SPI_CDBG_SYS_GFX__HS_EN__SHIFT                  0x00000004
#define SPI_CDBG_SYS_GFX__LS_EN__SHIFT                  0x00000005
#define SPI_CDBG_SYS_GFX__PS_EN__SHIFT                  0x00000000
#define SPI_CDBG_SYS_GFX__VS_EN__SHIFT                  0x00000001
#define SPI_CDBG_SYS_HP3D__ES_EN__SHIFT                 0x00000003
#define SPI_CDBG_SYS_HP3D__GS_EN__SHIFT                 0x00000002
#define SPI_CDBG_SYS_HP3D__HS_EN__SHIFT                 0x00000004
#define SPI_CDBG_SYS_HP3D__LS_EN__SHIFT                 0x00000005
#define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT                 0x00000000
#define SPI_CDBG_SYS_HP3D__VS_EN__SHIFT                 0x00000001
#define SPI_COMPUTE_QUEUE_RESET__RESET__SHIFT           0x00000000
#define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN__SHIFT 0x00000002
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN__SHIFT 0x00000001
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY__SHIFT    0x0000001e
#define SPI_COMPUTE_WF_CTX_SAVE__INITIATE__SHIFT        0x00000000
#define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY__SHIFT       0x0000001f
#define SPI_CONFIG_CNTL_1__BATON_RESET_DISABLE__SHIFT__GFX09 0x00000005
#define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE__SHIFT 0x00000008
#define SPI_CONFIG_CNTL_1__CSC_PWR_SAVE_DISABLE__SHIFT  0x0000000e
#define SPI_CONFIG_CNTL_1__CSG_PWR_SAVE_DISABLE__SHIFT  0x0000000f
#define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW__SHIFT 0x00000004
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT__SHIFT       0x0000000a
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE__SHIFT      0x00000009
#define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE__SHIFT__GFX09  0x00000010
#define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT__SHIFT       0x00000007
#define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT        0x00000000
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD__SHIFT 0x00000004
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD__SHIFT 0x00000000
#define SPI_CONFIG_CNTL__ALLOC_ARB_LRU_ENA__SHIFT       0x0000001c
#define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS__SHIFT   0x00000019
#define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS__SHIFT   0x00000018
#define SPI_CONFIG_CNTL__EXP_ARB_LRU_ENA__SHIFT         0x0000001d
#define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER__SHIFT      0x00000015
#define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY__SHIFT      0x00000000
#define SPI_CONFIG_CNTL__PS_PKR_PRIORITY_CNTL__SHIFT    0x0000001e
#define SPI_CONFIG_CNTL__RSRC_MGMT_RESET__SHIFT         0x0000001a
#define SPI_CONFIG_CNTL__TTRACE_STALL_ALL__SHIFT        0x0000001b
#define SPI_CONFIG_PS_CU_EN__ENABLE__SHIFT__GFX09       0x00000000
#define SPI_CONFIG_PS_CU_EN__PKR0_CU_EN__SHIFT__GFX09   0x00000001
#define SPI_CONFIG_PS_CU_EN__PKR1_CU_EN__SHIFT__GFX09   0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_0__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_1__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_2__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_3__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_4__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_5__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_6__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT__SHIFT         0x00000000
#define SPI_CSQ_WF_ACTIVE_COUNT_7__EVENTS__SHIFT        0x00000010
#define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE__SHIFT         0x00000000
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY__SHIFT__GFX09  0x00000010
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY__SHIFT__GFX09  0x00000011
#define SPI_DEBUG_READ__DATA__SHIFT                     0x00000000
#define SPI_DSM_CNTL2__SPI_SR_MEM_ENABLE_ERROR_INJECT__SHIFT 0x00000000
#define SPI_DSM_CNTL2__SPI_SR_MEM_SELECT_INJECT_DELAY__SHIFT 0x00000002
#define SPI_DSM_CNTL2__UNUSED__SHIFT__GFX09             0x0000000a
#define SPI_DSM_CNTL__SPI_SR_MEM_DSM_IRRITATOR_DATA__SHIFT 0x00000000
#define SPI_DSM_CNTL__SPI_SR_MEM_ENABLE_SINGLE_WRITE__SHIFT 0x00000002
#define SPI_DSM_CNTL__UNUSED__SHIFT__GFX09              0x00000003
#define SPI_EDC_CNT__SPI_SR_MEM_SED_COUNT__SHIFT        0x00000000
#define SPI_GDBG_TRAP_CONFIG__ME_MATCH__SHIFT           0x00000007
#define SPI_GDBG_TRAP_CONFIG__ME_SEL__SHIFT             0x00000000
#define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH__SHIFT         0x00000008
#define SPI_GDBG_TRAP_CONFIG__PIPE_SEL__SHIFT           0x00000002
#define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH__SHIFT        0x00000009
#define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL__SHIFT          0x00000004
#define SPI_GDBG_TRAP_CONFIG__TRAP_EN__SHIFT            0x0000000f
#define SPI_GDBG_TRAP_CONFIG__VMID_SEL__SHIFT           0x00000010
#define SPI_GDBG_TRAP_DATA0__DATA__SHIFT                0x00000000
#define SPI_GDBG_TRAP_DATA1__DATA__SHIFT                0x00000000
#define SPI_GDBG_TRAP_MASK__EXCP_EN__SHIFT              0x00000000
#define SPI_GDBG_TRAP_MASK__REPLACE__SHIFT              0x00000009
#define SPI_GDBG_WAVE_CNTL2__MODE__SHIFT                0x00000010
#define SPI_GDBG_WAVE_CNTL2__VMID_MASK__SHIFT           0x00000000
#define SPI_GDBG_WAVE_CNTL3__STALL_CS0__SHIFT           0x00000005
#define SPI_GDBG_WAVE_CNTL3__STALL_CS1__SHIFT           0x00000006
#define SPI_GDBG_WAVE_CNTL3__STALL_CS2__SHIFT           0x00000007
#define SPI_GDBG_WAVE_CNTL3__STALL_CS3__SHIFT           0x00000008
#define SPI_GDBG_WAVE_CNTL3__STALL_CS4__SHIFT           0x00000009
#define SPI_GDBG_WAVE_CNTL3__STALL_CS5__SHIFT           0x0000000a
#define SPI_GDBG_WAVE_CNTL3__STALL_CS6__SHIFT           0x0000000b
#define SPI_GDBG_WAVE_CNTL3__STALL_CS7__SHIFT           0x0000000c
#define SPI_GDBG_WAVE_CNTL3__STALL_CSG__SHIFT           0x00000004
#define SPI_GDBG_WAVE_CNTL3__STALL_DURATION__SHIFT      0x0000000d
#define SPI_GDBG_WAVE_CNTL3__STALL_GS__SHIFT            0x00000002
#define SPI_GDBG_WAVE_CNTL3__STALL_HS__SHIFT            0x00000003
#define SPI_GDBG_WAVE_CNTL3__STALL_MULT__SHIFT          0x0000001c
#define SPI_GDBG_WAVE_CNTL3__STALL_PS__SHIFT            0x00000000
#define SPI_GDBG_WAVE_CNTL3__STALL_VS__SHIFT            0x00000001
#define SPI_GDBG_WAVE_CNTL__STALL_RA__SHIFT             0x00000000
#define SPI_GDBG_WAVE_CNTL__STALL_VMID__SHIFT           0x00000001
#define SPI_GDS_CREDITS__DS_CMD_CREDITS__SHIFT          0x00000008
#define SPI_GDS_CREDITS__DS_DATA_CREDITS__SHIFT         0x00000000
#define SPI_GDS_CREDITS__UNUSED__SHIFT__GFX09           0x00000010
#define SPI_GFX_CNTL__RESET_COUNTS__SHIFT               0x00000000
#define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA__SHIFT     0x00000000
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA__SHIFT     0x00000001
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W__SHIFT  0x0000000b
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X__SHIFT  0x00000002
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y__SHIFT  0x00000005
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z__SHIFT  0x00000008
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1__SHIFT   0x0000000e
#define SPI_LB_CTR_CTRL__CLEAR_ON_READ__SHIFT           0x00000003
#define SPI_LB_CTR_CTRL__LOAD__SHIFT                    0x00000000
#define SPI_LB_CTR_CTRL__RESET_COUNTS__SHIFT            0x00000004
#define SPI_LB_CTR_CTRL__WAVES_SELECT__SHIFT            0x00000001
#define SPI_LB_CU_MASK__CU_MASK__SHIFT__GFX09           0x00000000
#define SPI_LB_DATA_PERCU_WAVE_CS__ACTIVE__SHIFT__GFX09 0x00000000
#define SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_GS__SHIFT__GFX09 0x00000010
#define SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_HS__SHIFT__GFX09 0x00000000
#define SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_PS__SHIFT__GFX09 0x00000010
#define SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_VS__SHIFT__GFX09 0x00000000
#define SPI_LB_DATA_REG__CNT_DATA__SHIFT                0x00000000
#define SPI_LB_DATA_WAVES__COUNT0__SHIFT                0x00000000
#define SPI_LB_DATA_WAVES__COUNT1__SHIFT                0x00000010
#define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT     0x00000006
#define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT     0x00000000
#define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT     0x00000000
#define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT     0x00000000
#define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT     0x00000000
#define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT     0x00000000
#define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT     0x00000006
#define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT     0x00000000
#define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT     0x00000000
#define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT     0x00000000
#define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT     0x00000000
#define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT     0x00000000
#define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define SPI_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define SPI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT       0x00000014
#define SPI_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT      0x00000018
#define SPI_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define SPI_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define SPI_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT       0x00000014
#define SPI_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT      0x00000018
#define SPI_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER2_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define SPI_PERFCOUNTER2_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define SPI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT       0x00000014
#define SPI_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT      0x00000018
#define SPI_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER3_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define SPI_PERFCOUNTER3_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define SPI_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT       0x00000014
#define SPI_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT      0x00000018
#define SPI_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SPI_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT        0x00000000
#define SPI_PERFCOUNTER_BINS__BIN0_MAX__SHIFT           0x00000004
#define SPI_PERFCOUNTER_BINS__BIN0_MIN__SHIFT           0x00000000
#define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT           0x0000000c
#define SPI_PERFCOUNTER_BINS__BIN1_MIN__SHIFT           0x00000008
#define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT           0x00000014
#define SPI_PERFCOUNTER_BINS__BIN2_MIN__SHIFT           0x00000010
#define SPI_PERFCOUNTER_BINS__BIN3_MAX__SHIFT           0x0000001c
#define SPI_PERFCOUNTER_BINS__BIN3_MIN__SHIFT           0x00000018
#define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK__SHIFT__GFX09 0x00000000
#define SPI_PS_INPUT_ADDR__ANCILLARY_ENA__SHIFT         0x0000000d
#define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA__SHIFT        0x0000000c
#define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA__SHIFT     0x00000005
#define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA__SHIFT   0x00000006
#define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA__SHIFT     0x00000004
#define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA__SHIFT  0x00000007
#define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA__SHIFT      0x00000001
#define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA__SHIFT    0x00000002
#define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA__SHIFT  0x00000003
#define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA__SHIFT      0x00000000
#define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA__SHIFT      0x0000000f
#define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA__SHIFT       0x0000000b
#define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA__SHIFT       0x00000008
#define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA__SHIFT       0x00000009
#define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA__SHIFT       0x0000000a
#define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA__SHIFT   0x0000000e
#define SPI_PS_INPUT_CNTL_0__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_0__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_0__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_0__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_0__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_10__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_10__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_10__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_10__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_10__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_10__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_11__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_11__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_11__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_11__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_11__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_11__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_12__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_12__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_12__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_12__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_12__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_12__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_13__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_13__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_13__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_13__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_13__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_13__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_14__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_14__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_14__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_14__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_14__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_14__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_15__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_15__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_15__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_15__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_15__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_15__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_16__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_16__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_16__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_16__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_16__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_16__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_17__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_17__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_17__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_17__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_17__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_17__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_18__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_18__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_18__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_18__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_18__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_18__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_19__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_19__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_19__CYL_WRAP__SHIFT           0x0000000d
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_19__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_19__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_19__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX__SHIFT      0x00000011
#define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_1__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_1__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_1__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_1__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_1__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_20__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_20__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_20__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_20__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_20__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_21__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_21__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_21__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_21__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_21__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_22__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_22__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_22__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_22__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_22__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_23__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_23__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_23__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_23__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_23__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_24__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_24__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_24__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_24__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_24__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_25__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_25__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_25__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_25__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_25__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_26__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_26__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_26__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_26__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_26__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_27__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_27__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_27__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_27__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_27__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_28__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_28__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_28__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_28__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_28__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_29__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_29__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_29__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_29__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_29__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_2__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_2__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_2__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_2__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_2__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_2__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_30__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_30__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_30__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_30__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_30__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_31__ATTR0_VALID__SHIFT        0x00000018
#define SPI_PS_INPUT_CNTL_31__ATTR1_VALID__SHIFT        0x00000019
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1__SHIFT  0x00000015
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL__SHIFT        0x00000008
#define SPI_PS_INPUT_CNTL_31__DUP__SHIFT                0x00000012
#define SPI_PS_INPUT_CNTL_31__FLAT_SHADE__SHIFT         0x0000000a
#define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE__SHIFT   0x00000013
#define SPI_PS_INPUT_CNTL_31__OFFSET__SHIFT             0x00000000
#define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1__SHIFT  0x00000014
#define SPI_PS_INPUT_CNTL_3__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_3__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_3__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_3__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_3__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_3__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_4__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_4__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_4__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_4__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_4__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_4__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_5__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_5__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_5__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_5__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_5__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_5__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_6__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_6__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_6__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_6__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_6__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_6__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_7__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_7__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_7__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_7__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_7__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_7__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_8__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_8__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_8__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_8__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_8__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_8__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_CNTL_9__ATTR0_VALID__SHIFT         0x00000018
#define SPI_PS_INPUT_CNTL_9__ATTR1_VALID__SHIFT         0x00000019
#define SPI_PS_INPUT_CNTL_9__CYL_WRAP__SHIFT            0x0000000d
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1__SHIFT   0x00000015
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL__SHIFT         0x00000008
#define SPI_PS_INPUT_CNTL_9__DUP__SHIFT                 0x00000012
#define SPI_PS_INPUT_CNTL_9__FLAT_SHADE__SHIFT          0x0000000a
#define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE__SHIFT    0x00000013
#define SPI_PS_INPUT_CNTL_9__OFFSET__SHIFT              0x00000000
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1__SHIFT 0x00000017
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX__SHIFT       0x00000011
#define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1__SHIFT   0x00000014
#define SPI_PS_INPUT_ENA__ANCILLARY_ENA__SHIFT          0x0000000d
#define SPI_PS_INPUT_ENA__FRONT_FACE_ENA__SHIFT         0x0000000c
#define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA__SHIFT      0x00000005
#define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA__SHIFT    0x00000006
#define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA__SHIFT      0x00000004
#define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA__SHIFT   0x00000007
#define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA__SHIFT       0x00000001
#define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA__SHIFT     0x00000002
#define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA__SHIFT   0x00000003
#define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA__SHIFT       0x00000000
#define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA__SHIFT       0x0000000f
#define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA__SHIFT        0x0000000b
#define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA__SHIFT        0x00000008
#define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA__SHIFT        0x00000009
#define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA__SHIFT        0x0000000a
#define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA__SHIFT    0x0000000e
#define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE__SHIFT   0x0000000e
#define SPI_PS_IN_CONTROL__LATE_PC_DEALLOC__SHIFT       0x00000008
#define SPI_PS_IN_CONTROL__NUM_INTERP__SHIFT            0x00000000
#define SPI_PS_IN_CONTROL__OFFCHIP_PARAM_EN__SHIFT      0x00000007
#define SPI_PS_IN_CONTROL__PARAM_GEN__SHIFT             0x00000006
#define SPI_PS_MAX_WAVE_ID__MAX_COLLISION_WAVE_ID__SHIFT 0x00000010
#define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT          0x00000000
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID__SHIFT 0x00000002
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID__SHIFT 0x00000001
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY__SHIFT 0x00000004
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE__SHIFT 0x00000003
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET__SHIFT       0x00000000
#define SPI_RESOURCE_RESERVE_CU_0__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_0__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_0__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_0__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_0__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_10__BARRIERS__SHIFT     0x0000000f
#define SPI_RESOURCE_RESERVE_CU_10__LDS__SHIFT          0x00000008
#define SPI_RESOURCE_RESERVE_CU_10__SGPR__SHIFT         0x00000004
#define SPI_RESOURCE_RESERVE_CU_10__VGPR__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_CU_10__WAVES__SHIFT        0x0000000c
#define SPI_RESOURCE_RESERVE_CU_11__BARRIERS__SHIFT     0x0000000f
#define SPI_RESOURCE_RESERVE_CU_11__LDS__SHIFT          0x00000008
#define SPI_RESOURCE_RESERVE_CU_11__SGPR__SHIFT         0x00000004
#define SPI_RESOURCE_RESERVE_CU_11__VGPR__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_CU_11__WAVES__SHIFT        0x0000000c
#define SPI_RESOURCE_RESERVE_CU_12__BARRIERS__SHIFT     0x0000000f
#define SPI_RESOURCE_RESERVE_CU_12__LDS__SHIFT          0x00000008
#define SPI_RESOURCE_RESERVE_CU_12__SGPR__SHIFT         0x00000004
#define SPI_RESOURCE_RESERVE_CU_12__VGPR__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_CU_12__WAVES__SHIFT        0x0000000c
#define SPI_RESOURCE_RESERVE_CU_13__BARRIERS__SHIFT     0x0000000f
#define SPI_RESOURCE_RESERVE_CU_13__LDS__SHIFT          0x00000008
#define SPI_RESOURCE_RESERVE_CU_13__SGPR__SHIFT         0x00000004
#define SPI_RESOURCE_RESERVE_CU_13__VGPR__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_CU_13__WAVES__SHIFT        0x0000000c
#define SPI_RESOURCE_RESERVE_CU_14__BARRIERS__SHIFT     0x0000000f
#define SPI_RESOURCE_RESERVE_CU_14__LDS__SHIFT          0x00000008
#define SPI_RESOURCE_RESERVE_CU_14__SGPR__SHIFT         0x00000004
#define SPI_RESOURCE_RESERVE_CU_14__VGPR__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_CU_14__WAVES__SHIFT        0x0000000c
#define SPI_RESOURCE_RESERVE_CU_15__BARRIERS__SHIFT     0x0000000f
#define SPI_RESOURCE_RESERVE_CU_15__LDS__SHIFT          0x00000008
#define SPI_RESOURCE_RESERVE_CU_15__SGPR__SHIFT         0x00000004
#define SPI_RESOURCE_RESERVE_CU_15__VGPR__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_CU_15__WAVES__SHIFT        0x0000000c
#define SPI_RESOURCE_RESERVE_CU_1__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_1__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_1__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_1__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_1__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_2__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_2__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_2__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_2__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_2__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_3__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_3__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_3__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_3__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_3__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_4__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_4__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_4__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_4__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_4__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_5__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_5__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_5__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_5__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_6__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_6__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_6__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_6__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_6__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_7__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_7__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_7__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_7__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_7__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_8__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_8__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_8__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_8__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_CU_9__BARRIERS__SHIFT      0x0000000f
#define SPI_RESOURCE_RESERVE_CU_9__LDS__SHIFT           0x00000008
#define SPI_RESOURCE_RESERVE_CU_9__SGPR__SHIFT          0x00000004
#define SPI_RESOURCE_RESERVE_CU_9__VGPR__SHIFT          0x00000000
#define SPI_RESOURCE_RESERVE_CU_9__WAVES__SHIFT         0x0000000c
#define SPI_RESOURCE_RESERVE_EN_CU_0__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_10__EN__SHIFT        0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK__SHIFT 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_11__EN__SHIFT        0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK__SHIFT 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_12__EN__SHIFT        0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK__SHIFT 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_13__EN__SHIFT        0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK__SHIFT 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_14__EN__SHIFT        0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_15__EN__SHIFT        0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK__SHIFT 0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_1__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_2__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_3__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_4__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_5__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_6__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_7__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_8__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK__SHIFT  0x00000001
#define SPI_RESOURCE_RESERVE_EN_CU_9__EN__SHIFT         0x00000000
#define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK__SHIFT 0x00000010
#define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY__SHIFT 0x00000018
#define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK__SHIFT  0x00000001
#define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT__SHIFT 0x00000000
#define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT__SHIFT 0x00000004
#define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT__SHIFT 0x00000008
#define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT__SHIFT 0x0000000c
#define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT__SHIFT 0x00000010
#define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT__SHIFT 0x00000014
#define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT__SHIFT 0x00000018
#define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT__SHIFT 0x0000001c
#define SPI_SHADER_LATE_ALLOC_VS__LIMIT__SHIFT          0x00000000
#define SPI_SHADER_PGM_CHKSUM_GS__CHECKSUM__SHIFT       0x00000000
#define SPI_SHADER_PGM_CHKSUM_HS__CHECKSUM__SHIFT       0x00000000
#define SPI_SHADER_PGM_CHKSUM_PS__CHECKSUM__SHIFT       0x00000000
#define SPI_SHADER_PGM_CHKSUM_VS__CHECKSUM__SHIFT       0x00000000
#define SPI_SHADER_PGM_HI_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_HI_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_ES__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_GS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_HS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_LS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_PS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_LO_VS__MEM_BASE__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER__SHIFT       0x0000001c
#define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE__SHIFT 0x00000018
#define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_GS__FP16_OVFL__SHIFT       0x0000001f
#define SPI_SHADER_PGM_RSRC1_GS__GS_VGPR_COMP_CNT__SHIFT 0x0000001d
#define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_GS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_GS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_GS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_GS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER__SHIFT       0x0000001b
#define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_HS__FP16_OVFL__SHIFT       0x0000001e
#define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_HS__LS_VGPR_COMP_CNT__SHIFT 0x0000001c
#define SPI_SHADER_PGM_RSRC1_HS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_HS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_HS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_HS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER__SHIFT       0x0000001c
#define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE__SHIFT 0x00000018
#define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_PS__FP16_OVFL__SHIFT       0x0000001d
#define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_PS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_PS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_PS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_PS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER__SHIFT       0x0000001e
#define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE__SHIFT 0x0000001a
#define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP__SHIFT      0x00000015
#define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE__SHIFT      0x0000000c
#define SPI_SHADER_PGM_RSRC1_VS__FP16_OVFL__SHIFT       0x0000001f
#define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE__SHIFT       0x00000017
#define SPI_SHADER_PGM_RSRC1_VS__PRIORITY__SHIFT        0x0000000a
#define SPI_SHADER_PGM_RSRC1_VS__PRIV__SHIFT            0x00000014
#define SPI_SHADER_PGM_RSRC1_VS__SGPRS__SHIFT           0x00000006
#define SPI_SHADER_PGM_RSRC1_VS__VGPRS__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT__SHIFT   0x00000018
#define SPI_SHADER_PGM_RSRC2_GS_VS__EXCP_EN__SHIFT      0x00000007
#define SPI_SHADER_PGM_RSRC2_GS_VS__LDS_SIZE__SHIFT     0x00000013
#define SPI_SHADER_PGM_RSRC2_GS_VS__OC_LDS_EN__SHIFT    0x00000012
#define SPI_SHADER_PGM_RSRC2_GS_VS__SCRATCH_EN__SHIFT   0x00000000
#define SPI_SHADER_PGM_RSRC2_GS_VS__SKIP_USGPR0__SHIFT  0x0000001b
#define SPI_SHADER_PGM_RSRC2_GS_VS__TRAP_PRESENT__SHIFT 0x00000006
#define SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MSB__SHIFT 0x0000001c
#define SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR__SHIFT    0x00000001
#define SPI_SHADER_PGM_RSRC2_GS_VS__VGPR_COMP_CNT__SHIFT 0x00000010
#define SPI_SHADER_PGM_RSRC2_GS__ES_VGPR_COMP_CNT__SHIFT 0x00000010
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN__SHIFT         0x00000007
#define SPI_SHADER_PGM_RSRC2_GS__LDS_SIZE__SHIFT        0x00000013
#define SPI_SHADER_PGM_RSRC2_GS__OC_LDS_EN__SHIFT       0x00000012
#define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_GS__SKIP_USGPR0__SHIFT__GFX09 0x0000001b
#define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_HS__SKIP_USGPR0__SHIFT__GFX09 0x0000001b
#define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN__SHIFT         0x00000010
#define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE__SHIFT  0x00000008
#define SPI_SHADER_PGM_RSRC2_PS__LOAD_COLLISION_WAVEID__SHIFT 0x00000019
#define SPI_SHADER_PGM_RSRC2_PS__LOAD_INTRAWAVE_COLLISION__SHIFT 0x0000001a
#define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_PS__SKIP_USGPR0__SHIFT__GFX09 0x0000001b
#define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN__SHIFT     0x00000007
#define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN__SHIFT 0x00000018
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN__SHIFT         0x0000000d
#define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN__SHIFT       0x00000007
#define SPI_SHADER_PGM_RSRC2_VS__PC_BASE_EN__SHIFT      0x00000016
#define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC2_VS__SKIP_USGPR0__SHIFT__GFX09 0x0000001b
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN__SHIFT     0x00000008
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN__SHIFT     0x00000009
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN__SHIFT     0x0000000a
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN__SHIFT     0x0000000b
#define SPI_SHADER_PGM_RSRC2_VS__SO_EN__SHIFT           0x0000000c
#define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT__SHIFT    0x00000006
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR__SHIFT       0x00000001
#define SPI_SHADER_PGM_RSRC3_GS__CU_EN__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD__SHIFT 0x00000016
#define SPI_SHADER_PGM_RSRC3_GS__SIMD_DISABLE__SHIFT__GFX09 0x0000001a
#define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT__SHIFT      0x00000010
#define SPI_SHADER_PGM_RSRC3_HS__CU_EN__SHIFT           0x00000010
#define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD__SHIFT 0x00000006
#define SPI_SHADER_PGM_RSRC3_HS__SIMD_DISABLE__SHIFT__GFX09 0x0000000a
#define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT__SHIFT      0x00000000
#define SPI_SHADER_PGM_RSRC3_PS__CU_EN__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD__SHIFT 0x00000016
#define SPI_SHADER_PGM_RSRC3_PS__SIMD_DISABLE__SHIFT__GFX09 0x0000001a
#define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT__SHIFT      0x00000010
#define SPI_SHADER_PGM_RSRC3_VS__CU_EN__SHIFT           0x00000000
#define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD__SHIFT 0x00000016
#define SPI_SHADER_PGM_RSRC3_VS__SIMD_DISABLE__SHIFT__GFX09 0x0000001a
#define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT__SHIFT      0x00000010
#define SPI_SHADER_PGM_RSRC4_GS__GROUP_FIFO_DEPTH__SHIFT__GFX09 0x00000000
#define SPI_SHADER_PGM_RSRC4_HS__GROUP_FIFO_DEPTH__SHIFT__GFX09 0x00000000
#define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT__SHIFT 0x00000000
#define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT__SHIFT 0x00000004
#define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT__SHIFT 0x00000008
#define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT__SHIFT 0x0000000c
#define SPI_SHADER_USER_DATA_ADDR_HI_GS__MEM_BASE__SHIFT 0x00000000
#define SPI_SHADER_USER_DATA_ADDR_HI_HS__MEM_BASE__SHIFT 0x00000000
#define SPI_SHADER_USER_DATA_ADDR_LO_GS__MEM_BASE__SHIFT 0x00000000
#define SPI_SHADER_USER_DATA_ADDR_LO_HS__MEM_BASE__SHIFT 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_0__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_10__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_11__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_12__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_13__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_14__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_15__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_16__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_17__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_18__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_19__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_1__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_20__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_21__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_22__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_23__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_24__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_25__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_26__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_27__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_28__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_29__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_2__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_30__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_31__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_3__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_4__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_5__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_6__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_7__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_8__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_COMMON_9__DATA__SHIFT__GFX09 0x00000000
#define SPI_SHADER_USER_DATA_ES_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_ES_16__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_17__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_18__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_19__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_20__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_21__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_22__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_23__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_24__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_25__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_26__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_27__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_28__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_29__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_30__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_31__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_ES_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_ES_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_LS_16__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_17__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_18__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_19__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_20__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_21__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_22__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_23__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_24__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_25__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_26__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_27__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_28__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_29__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_30__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_31__DATA__SHIFT__GFX09  0x00000000
#define SPI_SHADER_USER_DATA_LS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_LS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_16__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_17__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_18__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_19__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_20__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_21__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_22__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_23__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_24__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_25__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_26__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_27__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_28__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_29__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_30__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_31__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_PS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_PS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_0__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_10__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_11__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_12__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_13__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_14__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_15__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_16__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_17__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_18__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_19__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_1__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_20__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_21__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_22__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_23__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_24__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_25__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_26__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_27__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_28__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_29__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_2__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_30__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_31__DATA__SHIFT         0x00000000
#define SPI_SHADER_USER_DATA_VS_3__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_4__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_5__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_6__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_7__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_8__DATA__SHIFT          0x00000000
#define SPI_SHADER_USER_DATA_VS_9__DATA__SHIFT          0x00000000
#define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT__SHIFT     0x00000000
#define SPI_START_PHASE__SGPR_START_PHASE__SHIFT__GFX09 0x00000002
#define SPI_START_PHASE__VGPR_START_PHASE__SHIFT__GFX09 0x00000000
#define SPI_START_PHASE__WAVE_START_PHASE__SHIFT__GFX09 0x00000004
#define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE__SHIFT 0x00000000
#define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE__SHIFT 0x00000010
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE__SHIFT 0x00000000
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE__SHIFT 0x00000010
#define SPI_TMPRING_SIZE__WAVESIZE__SHIFT               0x0000000c
#define SPI_TMPRING_SIZE__WAVES__SHIFT                  0x00000000
#define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT__SHIFT       0x00000001
#define SPI_VS_OUT_CONFIG__VS_HALF_PACK__SHIFT          0x00000006
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE__SHIFT   0x00000011
#define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE__SHIFT   0x00000016
#define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE__SHIFT   0x0000000c
#define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE__SHIFT   0x00000007
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE__SHIFT          0x00000000
#define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE__SHIFT  0x00000016
#define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE__SHIFT  0x0000000c
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE__SHIFT         0x00000000
#define SPI_WF_LIFETIME_CNTL__EN__SHIFT                 0x00000004
#define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD__SHIFT      0x00000000
#define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_DEBUG__START_VALUE__SHIFT       0x00000000
#define SPI_WF_LIFETIME_LIMIT_0__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_1__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_2__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_3__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_4__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_5__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_6__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_7__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_8__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_LIMIT_9__EN_WARN__SHIFT         0x0000001f
#define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT__SHIFT         0x00000000
#define SPI_WF_LIFETIME_STATUS_0__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_0__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_10__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_10__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_11__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_11__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_12__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_12__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_13__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_13__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_14__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_14__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_15__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_15__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_16__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_16__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_17__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_17__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_18__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_18__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_19__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_19__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_1__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_1__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_20__INT_SENT__SHIFT      0x0000001f
#define SPI_WF_LIFETIME_STATUS_20__MAX_CNT__SHIFT       0x00000000
#define SPI_WF_LIFETIME_STATUS_2__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_2__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_3__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_3__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_4__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_4__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_5__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_5__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_6__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_6__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_7__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_7__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_8__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_8__MAX_CNT__SHIFT        0x00000000
#define SPI_WF_LIFETIME_STATUS_9__INT_SENT__SHIFT       0x0000001f
#define SPI_WF_LIFETIME_STATUS_9__MAX_CNT__SHIFT        0x00000000
#define SQC_CACHES__COMPLETE__SHIFT                     0x00000010
#define SQC_CACHES__INVALIDATE__SHIFT                   0x00000002
#define SQC_CACHES__TARGET_DATA__SHIFT                  0x00000001
#define SQC_CACHES__TARGET_INST__SHIFT                  0x00000000
#define SQC_CACHES__VOL__SHIFT                          0x00000004
#define SQC_CACHES__WRITEBACK__SHIFT                    0x00000003
#define SQC_CONFIG__DATA_CACHE_SIZE__SHIFT              0x00000002
#define SQC_CONFIG__EVICT_LRU__SHIFT                    0x0000000c
#define SQC_CONFIG__FORCE_1_BANK__SHIFT                 0x0000000f
#define SQC_CONFIG__FORCE_2_BANK__SHIFT                 0x0000000e
#define SQC_CONFIG__FORCE_ALWAYS_MISS__SHIFT            0x00000007
#define SQC_CONFIG__FORCE_IN_ORDER__SHIFT               0x00000008
#define SQC_CONFIG__HIT_FIFO_DEPTH__SHIFT               0x00000006
#define SQC_CONFIG__IDENTITY_HASH_BANK__SHIFT           0x00000009
#define SQC_CONFIG__IDENTITY_HASH_SET__SHIFT            0x0000000a
#define SQC_CONFIG__INST_CACHE_SIZE__SHIFT              0x00000000
#define SQC_CONFIG__INST_PRF_COUNT__SHIFT__GFX09        0x00000018
#define SQC_CONFIG__INST_PRF_FILTER_DIS__SHIFT__GFX09   0x0000001a
#define SQC_CONFIG__LS_DISABLE_CLOCKS__SHIFT            0x00000010
#define SQC_CONFIG__MISS_FIFO_DEPTH__SHIFT              0x00000004
#define SQC_CONFIG__PER_VMID_INV_DISABLE__SHIFT         0x0000000b
#define SQC_DCACHE_UTCL1_CNTL1__CLIENTID__SHIFT__GFX09  0x00000007
#define SQC_DCACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000019
#define SQC_DCACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT__GFX09 0x00000012
#define SQC_DCACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT__GFX09 0x00000011
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT__GFX09 0x00000000
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT__GFX09 0x0000001b
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_MISS__SHIFT__GFX09 0x0000001a
#define SQC_DCACHE_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT__GFX09 0x00000001
#define SQC_DCACHE_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT__GFX09 0x00000002
#define SQC_DCACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT__GFX09 0x0000001e
#define SQC_DCACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT__GFX09 0x0000001c
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000017
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT__GFX09 0x00000018
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT__GFX09 0x00000013
#define SQC_DCACHE_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT__GFX09 0x00000005
#define SQC_DCACHE_UTCL1_CNTL1__RESP_MODE__SHIFT__GFX09 0x00000003
#define SQC_DCACHE_UTCL1_CNTL2__ARB_BURST_MODE__SHIFT__GFX09 0x00000010
#define SQC_DCACHE_UTCL1_CNTL2__DIS_EDC__SHIFT__GFX09   0x0000000b
#define SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT__GFX09 0x00000012
#define SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT__GFX09 0x00000014
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT__GFX09 0x0000001a
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT__GFX09 0x0000000f
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_SNOOP__SHIFT__GFX09 0x0000000e
#define SQC_DCACHE_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT__GFX09 0x0000000c
#define SQC_DCACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT__GFX09 0x00000008
#define SQC_DCACHE_UTCL1_CNTL2__LINE_VALID__SHIFT__GFX09 0x0000000a
#define SQC_DCACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT__GFX09 0x00000009
#define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT__GFX09 0x00000013
#define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT__GFX09 0x00000015
#define SQC_DCACHE_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT__GFX09 0x0000000d
#define SQC_DCACHE_UTCL1_CNTL2__SPARE__SHIFT__GFX09     0x00000000
#define SQC_DCACHE_UTCL1_STATUS__FAULT_DETECTED__SHIFT__GFX09 0x00000000
#define SQC_DCACHE_UTCL1_STATUS__PRT_DETECTED__SHIFT__GFX09 0x00000002
#define SQC_DCACHE_UTCL1_STATUS__RETRY_DETECTED__SHIFT__GFX09 0x00000001
#define SQC_DSM_CNTL2A__DATA_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000018
#define SQC_DSM_CNTL2A__DATA_BANK_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000001a
#define SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000015
#define SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000017
#define SQC_DSM_CNTL2A__DATA_HIT_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000f
#define SQC_DSM_CNTL2A__DATA_HIT_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000011
#define SQC_DSM_CNTL2A__DATA_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000012
#define SQC_DSM_CNTL2A__DATA_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000014
#define SQC_DSM_CNTL2A__DATA_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000c
#define SQC_DSM_CNTL2A__DATA_TAG_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000e
#define SQC_DSM_CNTL2A__INST_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000009
#define SQC_DSM_CNTL2A__INST_BANK_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000b
#define SQC_DSM_CNTL2A__INST_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000006
#define SQC_DSM_CNTL2A__INST_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000008
#define SQC_DSM_CNTL2A__INST_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000000
#define SQC_DSM_CNTL2A__INST_TAG_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000002
#define SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000003
#define SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000005
#define SQC_DSM_CNTL2B__DATA_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000018
#define SQC_DSM_CNTL2B__DATA_BANK_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000001a
#define SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000015
#define SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000017
#define SQC_DSM_CNTL2B__DATA_HIT_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000f
#define SQC_DSM_CNTL2B__DATA_HIT_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000011
#define SQC_DSM_CNTL2B__DATA_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000012
#define SQC_DSM_CNTL2B__DATA_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000014
#define SQC_DSM_CNTL2B__DATA_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000c
#define SQC_DSM_CNTL2B__DATA_TAG_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000e
#define SQC_DSM_CNTL2B__INST_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000009
#define SQC_DSM_CNTL2B__INST_BANK_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000b
#define SQC_DSM_CNTL2B__INST_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000006
#define SQC_DSM_CNTL2B__INST_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000008
#define SQC_DSM_CNTL2B__INST_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000000
#define SQC_DSM_CNTL2B__INST_TAG_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000002
#define SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000003
#define SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000005
#define SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000006
#define SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000008
#define SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000003
#define SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000005
#define SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000c
#define SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000e
#define SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000009
#define SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000b
#define SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000012
#define SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000014
#define SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000f
#define SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000011
#define SQC_DSM_CNTL2__INJECT_DELAY__SHIFT__GFX09       0x0000001a
#define SQC_DSM_CNTL2__INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000000
#define SQC_DSM_CNTL2__INST_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000002
#define SQC_DSM_CNTLA__DATA_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000018
#define SQC_DSM_CNTLA__DATA_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000001a
#define SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000015
#define SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000017
#define SQC_DSM_CNTLA__DATA_HIT_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x0000000f
#define SQC_DSM_CNTLA__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000011
#define SQC_DSM_CNTLA__DATA_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000012
#define SQC_DSM_CNTLA__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000014
#define SQC_DSM_CNTLA__DATA_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x0000000c
#define SQC_DSM_CNTLA__DATA_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000000e
#define SQC_DSM_CNTLA__INST_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000009
#define SQC_DSM_CNTLA__INST_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000000b
#define SQC_DSM_CNTLA__INST_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000006
#define SQC_DSM_CNTLA__INST_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000008
#define SQC_DSM_CNTLA__INST_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000000
#define SQC_DSM_CNTLA__INST_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000002
#define SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000003
#define SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000005
#define SQC_DSM_CNTLB__DATA_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000018
#define SQC_DSM_CNTLB__DATA_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000001a
#define SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000015
#define SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000017
#define SQC_DSM_CNTLB__DATA_HIT_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x0000000f
#define SQC_DSM_CNTLB__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000011
#define SQC_DSM_CNTLB__DATA_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000012
#define SQC_DSM_CNTLB__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000014
#define SQC_DSM_CNTLB__DATA_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x0000000c
#define SQC_DSM_CNTLB__DATA_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000000e
#define SQC_DSM_CNTLB__INST_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000009
#define SQC_DSM_CNTLB__INST_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000000b
#define SQC_DSM_CNTLB__INST_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000006
#define SQC_DSM_CNTLB__INST_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000008
#define SQC_DSM_CNTLB__INST_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000000
#define SQC_DSM_CNTLB__INST_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000002
#define SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000003
#define SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000005
#define SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000006
#define SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000008
#define SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000003
#define SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000005
#define SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x0000000c
#define SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000000e
#define SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000009
#define SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x0000000b
#define SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000012
#define SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000014
#define SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x0000000f
#define SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000011
#define SQC_DSM_CNTL__INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT__GFX09 0x00000000
#define SQC_DSM_CNTL__INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT__GFX09 0x00000002
#define SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_DED_COUNT__SHIFT__GFX09 0x0000000e
#define SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_SEC_COUNT__SHIFT__GFX09 0x0000000c
#define SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_SED_COUNT__SHIFT__GFX09 0x00000018
#define SQC_EDC_CNT2__DATA_BANKA_HIT_FIFO_SED_COUNT__SHIFT__GFX09 0x00000014
#define SQC_EDC_CNT2__DATA_BANKA_MISS_FIFO_SED_COUNT__SHIFT__GFX09 0x00000016
#define SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_DED_COUNT__SHIFT__GFX09 0x0000000a
#define SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_SEC_COUNT__SHIFT__GFX09 0x00000008
#define SQC_EDC_CNT2__INST_BANKA_BANK_RAM_DED_COUNT__SHIFT__GFX09 0x00000006
#define SQC_EDC_CNT2__INST_BANKA_BANK_RAM_SEC_COUNT__SHIFT__GFX09 0x00000004
#define SQC_EDC_CNT2__INST_BANKA_MISS_FIFO_SED_COUNT__SHIFT__GFX09 0x00000012
#define SQC_EDC_CNT2__INST_BANKA_TAG_RAM_DED_COUNT__SHIFT__GFX09 0x00000002
#define SQC_EDC_CNT2__INST_BANKA_TAG_RAM_SEC_COUNT__SHIFT__GFX09 0x00000000
#define SQC_EDC_CNT2__INST_BANKA_UTCL1_MISS_FIFO_SED_COUNT__SHIFT__GFX09 0x00000010
#define SQC_EDC_CNT2__INST_UTCL1_LFIFO_DED_COUNT__SHIFT__GFX09 0x0000001c
#define SQC_EDC_CNT2__INST_UTCL1_LFIFO_SEC_COUNT__SHIFT__GFX09 0x0000001a
#define SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_DED_COUNT__SHIFT__GFX09 0x0000000e
#define SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_SEC_COUNT__SHIFT__GFX09 0x0000000c
#define SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_SED_COUNT__SHIFT__GFX09 0x00000018
#define SQC_EDC_CNT3__DATA_BANKB_HIT_FIFO_SED_COUNT__SHIFT__GFX09 0x00000014
#define SQC_EDC_CNT3__DATA_BANKB_MISS_FIFO_SED_COUNT__SHIFT__GFX09 0x00000016
#define SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_DED_COUNT__SHIFT__GFX09 0x0000000a
#define SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_SEC_COUNT__SHIFT__GFX09 0x00000008
#define SQC_EDC_CNT3__INST_BANKB_BANK_RAM_DED_COUNT__SHIFT__GFX09 0x00000006
#define SQC_EDC_CNT3__INST_BANKB_BANK_RAM_SEC_COUNT__SHIFT__GFX09 0x00000004
#define SQC_EDC_CNT3__INST_BANKB_MISS_FIFO_SED_COUNT__SHIFT__GFX09 0x00000012
#define SQC_EDC_CNT3__INST_BANKB_TAG_RAM_DED_COUNT__SHIFT__GFX09 0x00000002
#define SQC_EDC_CNT3__INST_BANKB_TAG_RAM_SEC_COUNT__SHIFT__GFX09 0x00000000
#define SQC_EDC_CNT3__INST_BANKB_UTCL1_MISS_FIFO_SED_COUNT__SHIFT__GFX09 0x00000010
#define SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_DED_COUNT__SHIFT__GFX09 0x00000006
#define SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_SEC_COUNT__SHIFT__GFX09 0x00000004
#define SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_DED_COUNT__SHIFT__GFX09 0x00000002
#define SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_SEC_COUNT__SHIFT__GFX09 0x00000000
#define SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_DED_COUNT__SHIFT__GFX09 0x0000000e
#define SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_SEC_COUNT__SHIFT__GFX09 0x0000000c
#define SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_DED_COUNT__SHIFT__GFX09 0x0000000a
#define SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_SEC_COUNT__SHIFT__GFX09 0x00000008
#define SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_DED_COUNT__SHIFT__GFX09 0x00000016
#define SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_SEC_COUNT__SHIFT__GFX09 0x00000014
#define SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_DED_COUNT__SHIFT__GFX09 0x00000012
#define SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_SEC_COUNT__SHIFT__GFX09 0x00000010
#define SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_DED_COUNT__SHIFT__GFX09 0x0000001e
#define SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_SEC_COUNT__SHIFT__GFX09 0x0000001c
#define SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_DED_COUNT__SHIFT__GFX09 0x0000001a
#define SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_SEC_COUNT__SHIFT__GFX09 0x00000018
#define SQC_EDC_FUE_CNTL__BLOCK_FUE_FLAGS__SHIFT__GFX09 0x00000000
#define SQC_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES__SHIFT__GFX09 0x00000010
#define SQC_ICACHE_UTCL1_CNTL1__CLIENTID__SHIFT__GFX09  0x00000007
#define SQC_ICACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000019
#define SQC_ICACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT__GFX09 0x00000012
#define SQC_ICACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT__GFX09 0x00000011
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT__GFX09 0x00000000
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT__GFX09 0x0000001b
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_MISS__SHIFT__GFX09 0x0000001a
#define SQC_ICACHE_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT__GFX09 0x00000001
#define SQC_ICACHE_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT__GFX09 0x00000002
#define SQC_ICACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT__GFX09 0x0000001e
#define SQC_ICACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT__GFX09 0x0000001c
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000017
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT__GFX09 0x00000018
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT__GFX09 0x00000013
#define SQC_ICACHE_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT__GFX09 0x00000005
#define SQC_ICACHE_UTCL1_CNTL1__RESP_MODE__SHIFT__GFX09 0x00000003
#define SQC_ICACHE_UTCL1_CNTL2__ARB_BURST_MODE__SHIFT__GFX09 0x00000010
#define SQC_ICACHE_UTCL1_CNTL2__DIS_EDC__SHIFT__GFX09   0x0000000b
#define SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT__GFX09 0x00000012
#define SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT__GFX09 0x00000014
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT__GFX09 0x0000001a
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT__GFX09 0x0000000f
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_SNOOP__SHIFT__GFX09 0x0000000e
#define SQC_ICACHE_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT__GFX09 0x0000000c
#define SQC_ICACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT__GFX09 0x00000008
#define SQC_ICACHE_UTCL1_CNTL2__LINE_VALID__SHIFT__GFX09 0x0000000a
#define SQC_ICACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT__GFX09 0x00000009
#define SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT__GFX09 0x00000013
#define SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT__GFX09 0x00000015
#define SQC_ICACHE_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT__GFX09 0x0000000d
#define SQC_ICACHE_UTCL1_CNTL2__SPARE__SHIFT__GFX09     0x00000000
#define SQC_ICACHE_UTCL1_STATUS__FAULT_DETECTED__SHIFT__GFX09 0x00000000
#define SQC_ICACHE_UTCL1_STATUS__PRT_DETECTED__SHIFT__GFX09 0x00000002
#define SQC_ICACHE_UTCL1_STATUS__RETRY_DETECTED__SHIFT__GFX09 0x00000001
#define SQC_WRITEBACK__DIRTY__SHIFT                     0x00000001
#define SQC_WRITEBACK__DWB__SHIFT                       0x00000000
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT__GFX09  0x00000000
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT__GFX09  0x00000010
#define SQ_BUF_RSRC_WORD0__BASE_ADDRESS__SHIFT__GFX09   0x00000000
#define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT__GFX09 0x00000000
#define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE__SHIFT__GFX09  0x0000001e
#define SQ_BUF_RSRC_WORD1__STRIDE__SHIFT__GFX09         0x00000010
#define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE__SHIFT__GFX09 0x0000001f
#define SQ_BUF_RSRC_WORD2__NUM_RECORDS__SHIFT__GFX09    0x00000000
#define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE__SHIFT__GFX09 0x00000017
#define SQ_BUF_RSRC_WORD3__DATA_FORMAT__SHIFT__GFX09    0x0000000f
#define SQ_BUF_RSRC_WORD3__DST_SEL_W__SHIFT__GFX09      0x00000009
#define SQ_BUF_RSRC_WORD3__DST_SEL_X__SHIFT__GFX09      0x00000000
#define SQ_BUF_RSRC_WORD3__DST_SEL_Y__SHIFT__GFX09      0x00000003
#define SQ_BUF_RSRC_WORD3__DST_SEL_Z__SHIFT__GFX09      0x00000006
#define SQ_BUF_RSRC_WORD3__INDEX_STRIDE__SHIFT__GFX09   0x00000015
#define SQ_BUF_RSRC_WORD3__NUM_FORMAT__SHIFT__GFX09     0x0000000c
#define SQ_BUF_RSRC_WORD3__NV__SHIFT__GFX09             0x0000001b
#define SQ_BUF_RSRC_WORD3__TYPE__SHIFT__GFX09           0x0000001e
#define SQ_BUF_RSRC_WORD3__USER_VM_ENABLE__SHIFT__GFX09 0x00000013
#define SQ_BUF_RSRC_WORD3__USER_VM_MODE__SHIFT__GFX09   0x00000014
#define SQ_CMD_TIMESTAMP__TIMESTAMP__SHIFT__GFX09       0x00000000
#define SQ_CMD__CHECK_VMID__SHIFT                       0x00000007
#define SQ_CMD__CMD__SHIFT                              0x00000000
#define SQ_CMD__DATA__SHIFT                             0x00000008
#define SQ_CMD__MODE__SHIFT                             0x00000004
#define SQ_CMD__QUEUE_ID__SHIFT                         0x00000018
#define SQ_CMD__SIMD_ID__SHIFT__GFX09                   0x00000014
#define SQ_CMD__VM_ID__SHIFT                            0x0000001c
#define SQ_CMD__WAVE_ID__SHIFT                          0x00000010
#define SQ_CONFIG__DEBUG_EN__SHIFT__GFX09               0x00000008
#define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE__SHIFT         0x0000000a
#define SQ_CONFIG__DEBUG_SINGLE_MEMOP__SHIFT            0x00000009
#define SQ_CONFIG__DISABLE_FLAT_SOFT_CLAUSE__SHIFT__GFX09 0x0000001e
#define SQ_CONFIG__DISABLE_MIMG_SOFT_CLAUSE__SHIFT__GFX09 0x0000001f
#define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE__SHIFT__GFX09 0x00000011
#define SQ_CONFIG__DISABLE_SP_REDUNDANT_THREAD_GATING__SHIFT 0x0000001d
#define SQ_CONFIG__DISABLE_SP_VGPR_WRITE_SKIP__SHIFT__GFX09 0x0000001c
#define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE__SHIFT__GFX09 0x00000010
#define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE__SHIFT__GFX09 0x0000000f
#define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE__SHIFT__GFX09   0x0000000d
#define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE__SHIFT__GFX09 0x0000000e
#define SQ_CONFIG__EARLY_TA_DONE_DISABLE__SHIFT__GFX09  0x0000000c
#define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS__SHIFT   0x00000012
#define SQ_CONFIG__OVERRIDE_ALU_BUSY__SHIFT__GFX09      0x00000007
#define SQ_CONFIG__OVERRIDE_LDS_IDX_BUSY__SHIFT         0x0000000b
#define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS__SHIFT        0x00000013
#define SQ_CONFIG__REPLAY_SLEEP_CNT__SHIFT              0x00000015
#define SQ_CONFIG__UNUSED__SHIFT                        0x00000000
#define SQ_DSM_CNTL2__LDS_D_ENABLE_ERROR_INJECT__SHIFT  0x00000003
#define SQ_DSM_CNTL2__LDS_D_SELECT_INJECT_DELAY__SHIFT  0x00000005
#define SQ_DSM_CNTL2__LDS_INJECT_DELAY__SHIFT           0x0000000e
#define SQ_DSM_CNTL2__LDS_I_ENABLE_ERROR_INJECT__SHIFT  0x00000006
#define SQ_DSM_CNTL2__LDS_I_SELECT_INJECT_DELAY__SHIFT  0x00000008
#define SQ_DSM_CNTL2__SGPR_ENABLE_ERROR_INJECT__SHIFT   0x00000000
#define SQ_DSM_CNTL2__SGPR_SELECT_INJECT_DELAY__SHIFT   0x00000002
#define SQ_DSM_CNTL2__SP_ENABLE_ERROR_INJECT__SHIFT     0x00000009
#define SQ_DSM_CNTL2__SP_INJECT_DELAY__SHIFT            0x00000014
#define SQ_DSM_CNTL2__SP_SELECT_INJECT_DELAY__SHIFT     0x0000000b
#define SQ_DSM_CNTL2__SQ_INJECT_DELAY__SHIFT            0x0000001a
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01__SHIFT   0x00000012
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23__SHIFT   0x00000015
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0__SHIFT 0x00000010
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1__SHIFT 0x00000011
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2__SHIFT 0x00000013
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3__SHIFT 0x00000014
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0__SHIFT 0x00000008
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1__SHIFT 0x00000009
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0__SHIFT  0x00000018
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1__SHIFT  0x00000019
#define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE__SHIFT    0x0000000a
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT          0x00000002
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_1__SHIFT          0x00000003
#define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE__SHIFT      0x0000001a
#define SQ_DSM_CNTL__WAVEFRONT_STALL_0__SHIFT           0x00000000
#define SQ_DSM_CNTL__WAVEFRONT_STALL_1__SHIFT           0x00000001
#define SQ_DS_0__ENCODING__SHIFT__GFX09                 0x0000001a
#define SQ_DS_0__GDS__SHIFT__GFX09                      0x00000010
#define SQ_DS_0__OFFSET0__SHIFT__GFX09                  0x00000000
#define SQ_DS_0__OFFSET1__SHIFT__GFX09                  0x00000008
#define SQ_DS_0__OP__SHIFT__GFX09                       0x00000011
#define SQ_DS_1__ADDR__SHIFT__GFX09                     0x00000000
#define SQ_DS_1__DATA0__SHIFT__GFX09                    0x00000008
#define SQ_DS_1__DATA1__SHIFT__GFX09                    0x00000010
#define SQ_DS_1__VDST__SHIFT__GFX09                     0x00000018
#define SQ_EDC_CNT__LDS_D_DED_COUNT__SHIFT              0x00000002
#define SQ_EDC_CNT__LDS_D_SEC_COUNT__SHIFT              0x00000000
#define SQ_EDC_CNT__LDS_I_DED_COUNT__SHIFT              0x00000006
#define SQ_EDC_CNT__LDS_I_SEC_COUNT__SHIFT              0x00000004
#define SQ_EDC_CNT__SGPR_DED_COUNT__SHIFT               0x0000000a
#define SQ_EDC_CNT__SGPR_SEC_COUNT__SHIFT               0x00000008
#define SQ_EDC_CNT__VGPR0_DED_COUNT__SHIFT              0x0000000e
#define SQ_EDC_CNT__VGPR0_SEC_COUNT__SHIFT              0x0000000c
#define SQ_EDC_CNT__VGPR1_DED_COUNT__SHIFT              0x00000012
#define SQ_EDC_CNT__VGPR1_SEC_COUNT__SHIFT              0x00000010
#define SQ_EDC_CNT__VGPR2_DED_COUNT__SHIFT              0x00000016
#define SQ_EDC_CNT__VGPR2_SEC_COUNT__SHIFT              0x00000014
#define SQ_EDC_CNT__VGPR3_DED_COUNT__SHIFT              0x0000001a
#define SQ_EDC_CNT__VGPR3_SEC_COUNT__SHIFT              0x00000018
#define SQ_EDC_DED_CNT__LDS_DED__SHIFT__GFX09           0x00000000
#define SQ_EDC_DED_CNT__SGPR_DED__SHIFT__GFX09          0x00000008
#define SQ_EDC_DED_CNT__VGPR_DED__SHIFT__GFX09          0x00000010
#define SQ_EDC_FUE_CNTL__BLOCK_FUE_FLAGS__SHIFT         0x00000000
#define SQ_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES__SHIFT   0x00000010
#define SQ_EDC_INFO__SIMD_ID__SHIFT__GFX09              0x00000004
#define SQ_EDC_INFO__SOURCE__SHIFT__GFX09               0x00000006
#define SQ_EDC_INFO__VM_ID__SHIFT__GFX09                0x00000009
#define SQ_EDC_INFO__WAVE_ID__SHIFT__GFX09              0x00000000
#define SQ_EDC_SEC_CNT__LDS_SEC__SHIFT__GFX09           0x00000000
#define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT__GFX09          0x00000008
#define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT__GFX09          0x00000010
#define SQ_EXP_0__COMPR__SHIFT__GFX09                   0x0000000a
#define SQ_EXP_0__DONE__SHIFT__GFX09                    0x0000000b
#define SQ_EXP_0__ENCODING__SHIFT__GFX09                0x0000001a
#define SQ_EXP_0__EN__SHIFT__GFX09                      0x00000000
#define SQ_EXP_0__TGT__SHIFT__GFX09                     0x00000004
#define SQ_EXP_0__VM__SHIFT__GFX09                      0x0000000c
#define SQ_EXP_1__VSRC0__SHIFT__GFX09                   0x00000000
#define SQ_EXP_1__VSRC1__SHIFT__GFX09                   0x00000008
#define SQ_EXP_1__VSRC2__SHIFT__GFX09                   0x00000010
#define SQ_EXP_1__VSRC3__SHIFT__GFX09                   0x00000018
#define SQ_FIFO_SIZES__EXPORT_BUF_SIZE__SHIFT__GFX09    0x00000010
#define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE__SHIFT       0x00000000
#define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE__SHIFT          0x00000008
#define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE__SHIFT       0x00000012
#define SQ_FLAT_0__ENCODING__SHIFT__GFX09               0x0000001a
#define SQ_FLAT_0__GLC__SHIFT__GFX09                    0x00000010
#define SQ_FLAT_0__LDS__SHIFT__GFX09                    0x0000000d
#define SQ_FLAT_0__OFFSET__SHIFT__GFX09                 0x00000000
#define SQ_FLAT_0__OP__SHIFT__GFX09                     0x00000012
#define SQ_FLAT_0__SEG__SHIFT__GFX09                    0x0000000e
#define SQ_FLAT_0__SLC__SHIFT__GFX09                    0x00000011
#define SQ_FLAT_1__ADDR__SHIFT__GFX09                   0x00000000
#define SQ_FLAT_1__DATA__SHIFT__GFX09                   0x00000008
#define SQ_FLAT_1__NV__SHIFT__GFX09                     0x00000017
#define SQ_FLAT_1__SADDR__SHIFT__GFX09                  0x00000010
#define SQ_FLAT_1__VDST__SHIFT__GFX09                   0x00000018
#define SQ_FLAT_SCRATCH_WORD0__SIZE__SHIFT__GFX09       0x00000000
#define SQ_FLAT_SCRATCH_WORD1__OFFSET__SHIFT__GFX09     0x00000000
#define SQ_GLBL_0__ENCODING__SHIFT__GFX09               0x0000001a
#define SQ_GLBL_0__GLC__SHIFT__GFX09                    0x00000010
#define SQ_GLBL_0__LDS__SHIFT__GFX09                    0x0000000d
#define SQ_GLBL_0__OFFSET__SHIFT__GFX09                 0x00000000
#define SQ_GLBL_0__OP__SHIFT__GFX09                     0x00000012
#define SQ_GLBL_0__SEG__SHIFT__GFX09                    0x0000000e
#define SQ_GLBL_0__SLC__SHIFT__GFX09                    0x00000011
#define SQ_GLBL_1__ADDR__SHIFT__GFX09                   0x00000000
#define SQ_GLBL_1__DATA__SHIFT__GFX09                   0x00000008
#define SQ_GLBL_1__NV__SHIFT__GFX09                     0x00000017
#define SQ_GLBL_1__SADDR__SHIFT__GFX09                  0x00000010
#define SQ_GLBL_1__VDST__SHIFT__GFX09                   0x00000018
#define SQ_IMG_RSRC_WORD0__BASE_ADDRESS__SHIFT__GFX09   0x00000000
#define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT__GFX09 0x00000000
#define SQ_IMG_RSRC_WORD1__DATA_FORMAT__SHIFT__GFX09    0x00000014
#define SQ_IMG_RSRC_WORD1__META_DIRECT__SHIFT__GFX09    0x0000001f
#define SQ_IMG_RSRC_WORD1__MIN_LOD__SHIFT__GFX09        0x00000008
#define SQ_IMG_RSRC_WORD1__NUM_FORMAT__SHIFT__GFX09     0x0000001a
#define SQ_IMG_RSRC_WORD1__NV__SHIFT__GFX09             0x0000001e
#define SQ_IMG_RSRC_WORD2__HEIGHT__SHIFT__GFX09         0x0000000e
#define SQ_IMG_RSRC_WORD2__PERF_MOD__SHIFT__GFX09       0x0000001c
#define SQ_IMG_RSRC_WORD2__WIDTH__SHIFT__GFX09          0x00000000
#define SQ_IMG_RSRC_WORD3__BASE_LEVEL__SHIFT__GFX09     0x0000000c
#define SQ_IMG_RSRC_WORD3__DST_SEL_W__SHIFT__GFX09      0x00000009
#define SQ_IMG_RSRC_WORD3__DST_SEL_X__SHIFT__GFX09      0x00000000
#define SQ_IMG_RSRC_WORD3__DST_SEL_Y__SHIFT__GFX09      0x00000003
#define SQ_IMG_RSRC_WORD3__DST_SEL_Z__SHIFT__GFX09      0x00000006
#define SQ_IMG_RSRC_WORD3__LAST_LEVEL__SHIFT__GFX09     0x00000010
#define SQ_IMG_RSRC_WORD3__SW_MODE__SHIFT__GFX09        0x00000014
#define SQ_IMG_RSRC_WORD3__TYPE__SHIFT__GFX09           0x0000001c
#define SQ_IMG_RSRC_WORD4__BC_SWIZZLE__SHIFT__GFX09     0x0000001d
#define SQ_IMG_RSRC_WORD4__DEPTH__SHIFT__GFX09          0x00000000
#define SQ_IMG_RSRC_WORD4__PITCH__SHIFT__GFX09          0x0000000d
#define SQ_IMG_RSRC_WORD5__ARRAY_PITCH__SHIFT__GFX09    0x0000000d
#define SQ_IMG_RSRC_WORD5__BASE_ARRAY__SHIFT__GFX09     0x00000000
#define SQ_IMG_RSRC_WORD5__MAX_MIP__SHIFT__GFX09        0x0000001c
#define SQ_IMG_RSRC_WORD5__META_DATA_ADDRESS__SHIFT__GFX09 0x00000011
#define SQ_IMG_RSRC_WORD5__META_LINEAR__SHIFT__GFX09    0x00000019
#define SQ_IMG_RSRC_WORD5__META_PIPE_ALIGNED__SHIFT__GFX09 0x0000001a
#define SQ_IMG_RSRC_WORD5__META_RB_ALIGNED__SHIFT__GFX09 0x0000001b
#define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB__SHIFT__GFX09 0x00000016
#define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM__SHIFT__GFX09 0x00000017
#define SQ_IMG_RSRC_WORD6__COMPRESSION_EN__SHIFT__GFX09 0x00000015
#define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID__SHIFT__GFX09 0x0000000c
#define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN__SHIFT__GFX09 0x00000014
#define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS__SHIFT__GFX09 0x00000018
#define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS__SHIFT__GFX09 0x0000001c
#define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN__SHIFT__GFX09   0x00000000
#define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS__SHIFT__GFX09 0x00000000
#define SQ_IMG_SAMP_WORD0__ANISO_BIAS__SHIFT__GFX09     0x00000015
#define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD__SHIFT__GFX09 0x00000010
#define SQ_IMG_SAMP_WORD0__CLAMP_X__SHIFT__GFX09        0x00000000
#define SQ_IMG_SAMP_WORD0__CLAMP_Y__SHIFT__GFX09        0x00000003
#define SQ_IMG_SAMP_WORD0__CLAMP_Z__SHIFT__GFX09        0x00000006
#define SQ_IMG_SAMP_WORD0__COMPAT_MODE__SHIFT__GFX09    0x0000001f
#define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC__SHIFT__GFX09 0x0000000c
#define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP__SHIFT__GFX09 0x0000001c
#define SQ_IMG_SAMP_WORD0__FILTER_MODE__SHIFT__GFX09    0x0000001d
#define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA__SHIFT__GFX09  0x00000014
#define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED__SHIFT__GFX09 0x0000000f
#define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO__SHIFT__GFX09 0x00000009
#define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC__SHIFT__GFX09 0x00000013
#define SQ_IMG_SAMP_WORD0__TRUNC_COORD__SHIFT__GFX09    0x0000001b
#define SQ_IMG_SAMP_WORD1__MAX_LOD__SHIFT__GFX09        0x0000000c
#define SQ_IMG_SAMP_WORD1__MIN_LOD__SHIFT__GFX09        0x00000000
#define SQ_IMG_SAMP_WORD1__PERF_MIP__SHIFT__GFX09       0x00000018
#define SQ_IMG_SAMP_WORD1__PERF_Z__SHIFT__GFX09         0x0000001c
#define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE__SHIFT__GFX09 0x0000001f
#define SQ_IMG_SAMP_WORD2__BLEND_ZERO_PRT__SHIFT__GFX09 0x0000001d
#define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX__SHIFT__GFX09 0x0000001e
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC__SHIFT__GFX09   0x0000000e
#define SQ_IMG_SAMP_WORD2__LOD_BIAS__SHIFT__GFX09       0x00000000
#define SQ_IMG_SAMP_WORD2__MIP_FILTER__SHIFT__GFX09     0x0000001a
#define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP__SHIFT__GFX09 0x0000001c
#define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER__SHIFT__GFX09  0x00000014
#define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER__SHIFT__GFX09  0x00000016
#define SQ_IMG_SAMP_WORD2__Z_FILTER__SHIFT__GFX09       0x00000018
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR__SHIFT__GFX09 0x00000000
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE__SHIFT__GFX09 0x0000001e
#define SQ_IMG_SAMP_WORD3__SKIP_DEGAMMA__SHIFT__GFX09   0x0000000c
#define SQ_IND_DATA__DATA__SHIFT                        0x00000000
#define SQ_IND_INDEX__FORCE_READ__SHIFT__GFX09          0x0000000d
#define SQ_IND_INDEX__INDEX__SHIFT                      0x00000010
#define SQ_IND_INDEX__READ_TIMEOUT__SHIFT__GFX09        0x0000000e
#define SQ_IND_INDEX__SIMD_ID__SHIFT__GFX09             0x00000004
#define SQ_IND_INDEX__THREAD_ID__SHIFT__GFX09           0x00000006
#define SQ_IND_INDEX__UNINDEXED__SHIFT__GFX09           0x0000000f
#define SQ_IND_INDEX__WAVE_ID__SHIFT                    0x00000000
#define SQ_INST__ENCODING__SHIFT__GFX09                 0x00000000
#define SQ_INTERRUPT_AUTO_MASK__MASK__SHIFT             0x00000000
#define SQ_INTERRUPT_MSG_CTRL__STALL__SHIFT             0x00000000
#define SQ_INTERRUPT_WORD_AUTO_CTXID__CMD_TIMESTAMP__SHIFT__GFX09 0x00000004
#define SQ_INTERRUPT_WORD_AUTO_CTXID__ENCODING__SHIFT__GFX09 0x0000001a
#define SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_CMD_OVERFLOW__SHIFT__GFX09 0x00000005
#define SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_REG_OVERFLOW__SHIFT__GFX09 0x00000006
#define SQ_INTERRUPT_WORD_AUTO_CTXID__IMMED_OVERFLOW__SHIFT__GFX09 0x00000007
#define SQ_INTERRUPT_WORD_AUTO_CTXID__REG_TIMESTAMP__SHIFT__GFX09 0x00000003
#define SQ_INTERRUPT_WORD_AUTO_CTXID__SE_ID__SHIFT__GFX09 0x00000018
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_BUF_FULL__SHIFT__GFX09 0x00000002
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_UTC_ERROR__SHIFT__GFX09 0x00000008
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE__SHIFT__GFX09 0x00000000
#define SQ_INTERRUPT_WORD_AUTO_CTXID__WLT__SHIFT__GFX09 0x00000001
#define SQ_INTERRUPT_WORD_AUTO_HI__ENCODING__SHIFT__GFX09 0x0000000a
#define SQ_INTERRUPT_WORD_AUTO_HI__SE_ID__SHIFT__GFX09  0x00000008
#define SQ_INTERRUPT_WORD_AUTO_LO__CMD_TIMESTAMP__SHIFT__GFX09 0x00000004
#define SQ_INTERRUPT_WORD_AUTO_LO__HOST_CMD_OVERFLOW__SHIFT__GFX09 0x00000005
#define SQ_INTERRUPT_WORD_AUTO_LO__HOST_REG_OVERFLOW__SHIFT__GFX09 0x00000006
#define SQ_INTERRUPT_WORD_AUTO_LO__IMMED_OVERFLOW__SHIFT__GFX09 0x00000007
#define SQ_INTERRUPT_WORD_AUTO_LO__REG_TIMESTAMP__SHIFT__GFX09 0x00000003
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_BUF_FULL__SHIFT__GFX09 0x00000002
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_UTC_ERROR__SHIFT__GFX09 0x00000008
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE__SHIFT__GFX09 0x00000000
#define SQ_INTERRUPT_WORD_AUTO_LO__WLT__SHIFT__GFX09    0x00000001
#define SQ_INTERRUPT_WORD_CMN_CTXID__ENCODING__SHIFT__GFX09 0x0000001a
#define SQ_INTERRUPT_WORD_CMN_CTXID__SE_ID__SHIFT__GFX09 0x00000018
#define SQ_INTERRUPT_WORD_CMN_HI__ENCODING__SHIFT__GFX09 0x0000000a
#define SQ_INTERRUPT_WORD_CMN_HI__SE_ID__SHIFT__GFX09   0x00000008
#define SQ_INTERRUPT_WORD_WAVE_CTXID__CU_ID__SHIFT__GFX09 0x00000014
#define SQ_INTERRUPT_WORD_WAVE_CTXID__DATA__SHIFT__GFX09 0x00000000
#define SQ_INTERRUPT_WORD_WAVE_CTXID__ENCODING__SHIFT__GFX09 0x0000001a
#define SQ_INTERRUPT_WORD_WAVE_CTXID__PRIV__SHIFT__GFX09 0x0000000d
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SE_ID__SHIFT__GFX09 0x00000018
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SH_ID__SHIFT__GFX09 0x0000000c
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SIMD_ID__SHIFT__GFX09 0x00000012
#define SQ_INTERRUPT_WORD_WAVE_CTXID__WAVE_ID__SHIFT__GFX09 0x0000000e
#define SQ_INTERRUPT_WORD_WAVE_HI__CU_ID__SHIFT__GFX09  0x00000000
#define SQ_INTERRUPT_WORD_WAVE_HI__ENCODING__SHIFT__GFX09 0x0000000a
#define SQ_INTERRUPT_WORD_WAVE_HI__SE_ID__SHIFT__GFX09  0x00000008
#define SQ_INTERRUPT_WORD_WAVE_HI__VM_ID__SHIFT__GFX09  0x00000004
#define SQ_INTERRUPT_WORD_WAVE_LO__DATA__SHIFT__GFX09   0x00000000
#define SQ_INTERRUPT_WORD_WAVE_LO__PRIV__SHIFT__GFX09   0x00000019
#define SQ_INTERRUPT_WORD_WAVE_LO__SH_ID__SHIFT__GFX09  0x00000018
#define SQ_INTERRUPT_WORD_WAVE_LO__SIMD_ID__SHIFT__GFX09 0x0000001e
#define SQ_INTERRUPT_WORD_WAVE_LO__WAVE_ID__SHIFT__GFX09 0x0000001a
#define SQ_LB_CTR0_CU__SH0_MASK__SHIFT__GFX09           0x00000000
#define SQ_LB_CTR0_CU__SH1_MASK__SHIFT__GFX09           0x00000010
#define SQ_LB_CTR1_CU__SH0_MASK__SHIFT__GFX09           0x00000000
#define SQ_LB_CTR1_CU__SH1_MASK__SHIFT__GFX09           0x00000010
#define SQ_LB_CTR2_CU__SH0_MASK__SHIFT__GFX09           0x00000000
#define SQ_LB_CTR2_CU__SH1_MASK__SHIFT__GFX09           0x00000010
#define SQ_LB_CTR3_CU__SH0_MASK__SHIFT__GFX09           0x00000000
#define SQ_LB_CTR3_CU__SH1_MASK__SHIFT__GFX09           0x00000010
#define SQ_LB_CTR_CTRL__CLEAR__SHIFT                    0x00000002
#define SQ_LB_CTR_CTRL__LOAD__SHIFT                     0x00000001
#define SQ_LB_CTR_CTRL__START__SHIFT                    0x00000000
#define SQ_LB_CTR_SEL__SEL0__SHIFT__GFX09               0x00000000
#define SQ_LB_CTR_SEL__SEL1__SHIFT__GFX09               0x00000004
#define SQ_LB_CTR_SEL__SEL2__SHIFT__GFX09               0x00000008
#define SQ_LB_CTR_SEL__SEL3__SHIFT__GFX09               0x0000000c
#define SQ_LB_DATA0__DATA__SHIFT                        0x00000000
#define SQ_LB_DATA1__DATA__SHIFT                        0x00000000
#define SQ_LB_DATA2__DATA__SHIFT                        0x00000000
#define SQ_LB_DATA3__DATA__SHIFT                        0x00000000
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT__GFX09  0x00000000
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT__GFX09  0x00000010
#define SQ_M0_GPR_IDX_WORD__INDEX__SHIFT__GFX09         0x00000000
#define SQ_M0_GPR_IDX_WORD__VDST_REL__SHIFT__GFX09      0x0000000f
#define SQ_M0_GPR_IDX_WORD__VSRC0_REL__SHIFT__GFX09     0x0000000c
#define SQ_M0_GPR_IDX_WORD__VSRC1_REL__SHIFT__GFX09     0x0000000d
#define SQ_M0_GPR_IDX_WORD__VSRC2_REL__SHIFT__GFX09     0x0000000e
#define SQ_MIMG_0__A16__SHIFT__GFX09                    0x0000000f
#define SQ_MIMG_0__DA__SHIFT__GFX09                     0x0000000e
#define SQ_MIMG_0__DMASK__SHIFT__GFX09                  0x00000008
#define SQ_MIMG_0__ENCODING__SHIFT__GFX09               0x0000001a
#define SQ_MIMG_0__GLC__SHIFT__GFX09                    0x0000000d
#define SQ_MIMG_0__LWE__SHIFT__GFX09                    0x00000011
#define SQ_MIMG_0__OPM__SHIFT__GFX09                    0x00000000
#define SQ_MIMG_0__OP__SHIFT__GFX09                     0x00000012
#define SQ_MIMG_0__SLC__SHIFT__GFX09                    0x00000019
#define SQ_MIMG_0__TFE__SHIFT__GFX09                    0x00000010
#define SQ_MIMG_0__UNORM__SHIFT__GFX09                  0x0000000c
#define SQ_MIMG_1__D16__SHIFT__GFX09                    0x0000001f
#define SQ_MIMG_1__SRSRC__SHIFT__GFX09                  0x00000010
#define SQ_MIMG_1__SSAMP__SHIFT__GFX09                  0x00000015
#define SQ_MIMG_1__VADDR__SHIFT__GFX09                  0x00000000
#define SQ_MIMG_1__VDATA__SHIFT__GFX09                  0x00000008
#define SQ_MTBUF_0__DFMT__SHIFT__GFX09                  0x00000013
#define SQ_MTBUF_0__ENCODING__SHIFT__GFX09              0x0000001a
#define SQ_MTBUF_0__GLC__SHIFT__GFX09                   0x0000000e
#define SQ_MTBUF_0__IDXEN__SHIFT__GFX09                 0x0000000d
#define SQ_MTBUF_0__NFMT__SHIFT__GFX09                  0x00000017
#define SQ_MTBUF_0__OFFEN__SHIFT__GFX09                 0x0000000c
#define SQ_MTBUF_0__OFFSET__SHIFT__GFX09                0x00000000
#define SQ_MTBUF_0__OP__SHIFT__GFX09                    0x0000000f
#define SQ_MTBUF_1__SLC__SHIFT__GFX09                   0x00000016
#define SQ_MTBUF_1__SOFFSET__SHIFT__GFX09               0x00000018
#define SQ_MTBUF_1__SRSRC__SHIFT__GFX09                 0x00000010
#define SQ_MTBUF_1__TFE__SHIFT__GFX09                   0x00000017
#define SQ_MTBUF_1__VADDR__SHIFT__GFX09                 0x00000000
#define SQ_MTBUF_1__VDATA__SHIFT__GFX09                 0x00000008
#define SQ_MUBUF_0__ENCODING__SHIFT__GFX09              0x0000001a
#define SQ_MUBUF_0__GLC__SHIFT__GFX09                   0x0000000e
#define SQ_MUBUF_0__IDXEN__SHIFT__GFX09                 0x0000000d
#define SQ_MUBUF_0__LDS__SHIFT__GFX09                   0x00000010
#define SQ_MUBUF_0__OFFEN__SHIFT__GFX09                 0x0000000c
#define SQ_MUBUF_0__OFFSET__SHIFT__GFX09                0x00000000
#define SQ_MUBUF_0__OP__SHIFT__GFX09                    0x00000012
#define SQ_MUBUF_0__SLC__SHIFT__GFX09                   0x00000011
#define SQ_MUBUF_1__SOFFSET__SHIFT__GFX09               0x00000018
#define SQ_MUBUF_1__SRSRC__SHIFT__GFX09                 0x00000010
#define SQ_MUBUF_1__TFE__SHIFT__GFX09                   0x00000017
#define SQ_MUBUF_1__VADDR__SHIFT__GFX09                 0x00000000
#define SQ_MUBUF_1__VDATA__SHIFT__GFX09                 0x00000008
#define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER10_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER10_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER10_SELECT__SPM_MODE__SHIFT        0x00000014
#define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK__SHIFT   0x0000000c
#define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER11_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER11_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER11_SELECT__SPM_MODE__SHIFT        0x00000014
#define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK__SHIFT   0x0000000c
#define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER12_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER12_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER12_SELECT__SPM_MODE__SHIFT        0x00000014
#define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK__SHIFT   0x0000000c
#define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER13_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER13_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER13_SELECT__SPM_MODE__SHIFT        0x00000014
#define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK__SHIFT   0x0000000c
#define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER14_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER14_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER14_SELECT__SPM_MODE__SHIFT        0x00000014
#define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK__SHIFT   0x0000000c
#define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define SQ_PERFCOUNTER15_SELECT__PERF_MODE__SHIFT       0x0000001c
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL__SHIFT        0x00000000
#define SQ_PERFCOUNTER15_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER15_SELECT__SPM_MODE__SHIFT        0x00000014
#define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK__SHIFT   0x0000000c
#define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER1_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER2_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER2_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER3_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER3_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER4_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER4_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER4_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER5_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER5_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER5_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER6_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER6_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER6_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER7_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER7_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER7_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER8_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER8_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER8_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SQ_PERFCOUNTER9_SELECT__PERF_MODE__SHIFT        0x0000001c
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL__SHIFT         0x00000000
#define SQ_PERFCOUNTER9_SELECT__SIMD_MASK__SHIFT__GFX09 0x00000018
#define SQ_PERFCOUNTER9_SELECT__SPM_MODE__SHIFT         0x00000014
#define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK__SHIFT    0x0000000c
#define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK__SHIFT__GFX09 0x00000010
#define SQ_PERFCOUNTER_CTRL2__FORCE_EN__SHIFT           0x00000000
#define SQ_PERFCOUNTER_CTRL__CNTR_RATE__SHIFT           0x00000008
#define SQ_PERFCOUNTER_CTRL__CS_EN__SHIFT               0x00000006
#define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH__SHIFT       0x0000000d
#define SQ_PERFCOUNTER_CTRL__ES_EN__SHIFT               0x00000003
#define SQ_PERFCOUNTER_CTRL__GS_EN__SHIFT               0x00000002
#define SQ_PERFCOUNTER_CTRL__HS_EN__SHIFT               0x00000004
#define SQ_PERFCOUNTER_CTRL__LS_EN__SHIFT               0x00000005
#define SQ_PERFCOUNTER_CTRL__PS_EN__SHIFT               0x00000000
#define SQ_PERFCOUNTER_CTRL__VS_EN__SHIFT               0x00000001
#define SQ_PERFCOUNTER_MASK__SH0_MASK__SHIFT__GFX09     0x00000000
#define SQ_PERFCOUNTER_MASK__SH1_MASK__SHIFT__GFX09     0x00000010
#define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO__SHIFT__GFX09 0x0000001b
#define SQ_POWER_THROTTLE2__MAX_POWER_DELTA__SHIFT__GFX09 0x00000000
#define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE__SHIFT__GFX09 0x00000010
#define SQ_POWER_THROTTLE2__USE_REF_CLOCK__SHIFT__GFX09 0x0000001f
#define SQ_POWER_THROTTLE__MAX_POWER__SHIFT__GFX09      0x00000010
#define SQ_POWER_THROTTLE__MIN_POWER__SHIFT__GFX09      0x00000000
#define SQ_POWER_THROTTLE__PHASE_OFFSET__SHIFT__GFX09   0x0000001e
#define SQ_RANDOM_WAVE_PRI__RET__SHIFT                  0x00000000
#define SQ_RANDOM_WAVE_PRI__RNG__SHIFT                  0x0000000a
#define SQ_RANDOM_WAVE_PRI__RUI__SHIFT                  0x00000007
#define SQ_REG_CREDITS__CMD_CREDITS__SHIFT__GFX09       0x00000008
#define SQ_REG_CREDITS__CMD_OVERFLOW__SHIFT__GFX09      0x0000001f
#define SQ_REG_CREDITS__IMMED_OVERFLOW__SHIFT__GFX09    0x0000001e
#define SQ_REG_CREDITS__REG_BUSY__SHIFT__GFX09          0x0000001c
#define SQ_REG_CREDITS__SRBM_CREDITS__SHIFT__GFX09      0x00000000
#define SQ_REG_CREDITS__SRBM_OVERFLOW__SHIFT__GFX09     0x0000001d
#define SQ_REG_TIMESTAMP__TIMESTAMP__SHIFT__GFX09       0x00000000
#define SQ_RUNTIME_CONFIG__ENABLE_TEX_ARB_OLDEST__SHIFT__GFX09 0x00000000
#define SQ_SCRATCH_0__ENCODING__SHIFT__GFX09            0x0000001a
#define SQ_SCRATCH_0__GLC__SHIFT__GFX09                 0x00000010
#define SQ_SCRATCH_0__LDS__SHIFT__GFX09                 0x0000000d
#define SQ_SCRATCH_0__OFFSET__SHIFT__GFX09              0x00000000
#define SQ_SCRATCH_0__OP__SHIFT__GFX09                  0x00000012
#define SQ_SCRATCH_0__SEG__SHIFT__GFX09                 0x0000000e
#define SQ_SCRATCH_0__SLC__SHIFT__GFX09                 0x00000011
#define SQ_SCRATCH_1__ADDR__SHIFT__GFX09                0x00000000
#define SQ_SCRATCH_1__DATA__SHIFT__GFX09                0x00000008
#define SQ_SCRATCH_1__NV__SHIFT__GFX09                  0x00000017
#define SQ_SCRATCH_1__SADDR__SHIFT__GFX09               0x00000010
#define SQ_SCRATCH_1__VDST__SHIFT__GFX09                0x00000018
#define SQ_SHADER_TBA_HI__ADDR_HI__SHIFT                0x00000000
#define SQ_SHADER_TBA_LO__ADDR_LO__SHIFT                0x00000000
#define SQ_SHADER_TMA_HI__ADDR_HI__SHIFT                0x00000000
#define SQ_SHADER_TMA_LO__ADDR_LO__SHIFT                0x00000000
#define SQ_SMEM_0__ENCODING__SHIFT__GFX09               0x0000001a
#define SQ_SMEM_0__GLC__SHIFT__GFX09                    0x00000010
#define SQ_SMEM_0__IMM__SHIFT__GFX09                    0x00000011
#define SQ_SMEM_0__NV__SHIFT__GFX09                     0x0000000f
#define SQ_SMEM_0__OP__SHIFT__GFX09                     0x00000012
#define SQ_SMEM_0__SBASE__SHIFT__GFX09                  0x00000000
#define SQ_SMEM_0__SDATA__SHIFT__GFX09                  0x00000006
#define SQ_SMEM_0__SOFFSET_EN__SHIFT__GFX09             0x0000000e
#define SQ_SMEM_1__OFFSET__SHIFT__GFX09                 0x00000000
#define SQ_SMEM_1__SOFFSET__SHIFT__GFX09                0x00000019
#define SQ_SOP1__ENCODING__SHIFT__GFX09                 0x00000017
#define SQ_SOP1__OP__SHIFT__GFX09                       0x00000008
#define SQ_SOP1__SDST__SHIFT__GFX09                     0x00000010
#define SQ_SOP1__SSRC0__SHIFT__GFX09                    0x00000000
#define SQ_SOP2__ENCODING__SHIFT__GFX09                 0x0000001e
#define SQ_SOP2__OP__SHIFT__GFX09                       0x00000017
#define SQ_SOP2__SDST__SHIFT__GFX09                     0x00000010
#define SQ_SOP2__SSRC0__SHIFT__GFX09                    0x00000000
#define SQ_SOP2__SSRC1__SHIFT__GFX09                    0x00000008
#define SQ_SOPC__ENCODING__SHIFT__GFX09                 0x00000017
#define SQ_SOPC__OP__SHIFT__GFX09                       0x00000010
#define SQ_SOPC__SSRC0__SHIFT__GFX09                    0x00000000
#define SQ_SOPC__SSRC1__SHIFT__GFX09                    0x00000008
#define SQ_SOPK__ENCODING__SHIFT__GFX09                 0x0000001c
#define SQ_SOPK__OP__SHIFT__GFX09                       0x00000017
#define SQ_SOPK__SDST__SHIFT__GFX09                     0x00000010
#define SQ_SOPK__SIMM16__SHIFT__GFX09                   0x00000000
#define SQ_SOPP__ENCODING__SHIFT__GFX09                 0x00000017
#define SQ_SOPP__OP__SHIFT__GFX09                       0x00000010
#define SQ_SOPP__SIMM16__SHIFT__GFX09                   0x00000000
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT__GFX09  0x00000000
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT__GFX09  0x00000010
#define SQ_THREAD_TRACE_BASE2__ADDR_HI__SHIFT__GFX09    0x00000000
#define SQ_THREAD_TRACE_BASE__ADDR__SHIFT__GFX09        0x00000000
#define SQ_THREAD_TRACE_CNTR__CNTR__SHIFT__GFX09        0x00000000
#define SQ_THREAD_TRACE_CTRL__RESET_BUFFER__SHIFT__GFX09 0x0000001f
#define SQ_THREAD_TRACE_HIWATER__HIWATER__SHIFT__GFX09  0x00000000
#define SQ_THREAD_TRACE_MASK__CU_SEL__SHIFT__GFX09      0x00000000
#define SQ_THREAD_TRACE_MASK__REG_STALL_EN__SHIFT__GFX09 0x00000007
#define SQ_THREAD_TRACE_MASK__SH_SEL__SHIFT__GFX09      0x00000005
#define SQ_THREAD_TRACE_MASK__SIMD_EN__SHIFT__GFX09     0x00000008
#define SQ_THREAD_TRACE_MASK__SPI_STALL_EN__SHIFT__GFX09 0x0000000e
#define SQ_THREAD_TRACE_MASK__SQ_STALL_EN__SHIFT__GFX09 0x0000000f
#define SQ_THREAD_TRACE_MASK__VM_ID_MASK__SHIFT__GFX09  0x0000000c
#define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN__SHIFT__GFX09 0x00000019
#define SQ_THREAD_TRACE_MODE__CAPTURE_MODE__SHIFT__GFX09 0x00000017
#define SQ_THREAD_TRACE_MODE__INTERRUPT_EN__SHIFT__GFX09 0x0000001e
#define SQ_THREAD_TRACE_MODE__ISSUE_MASK__SHIFT__GFX09  0x0000001b
#define SQ_THREAD_TRACE_MODE__MASK_CS__SHIFT__GFX09     0x00000012
#define SQ_THREAD_TRACE_MODE__MASK_ES__SHIFT__GFX09     0x00000009
#define SQ_THREAD_TRACE_MODE__MASK_GS__SHIFT__GFX09     0x00000006
#define SQ_THREAD_TRACE_MODE__MASK_HS__SHIFT__GFX09     0x0000000c
#define SQ_THREAD_TRACE_MODE__MASK_LS__SHIFT__GFX09     0x0000000f
#define SQ_THREAD_TRACE_MODE__MASK_PS__SHIFT__GFX09     0x00000000
#define SQ_THREAD_TRACE_MODE__MASK_VS__SHIFT__GFX09     0x00000003
#define SQ_THREAD_TRACE_MODE__MODE__SHIFT__GFX09        0x00000015
#define SQ_THREAD_TRACE_MODE__TC_PERF_EN__SHIFT__GFX09  0x0000001a
#define SQ_THREAD_TRACE_MODE__TEST_MODE__SHIFT__GFX09   0x0000001d
#define SQ_THREAD_TRACE_MODE__WRAP__SHIFT__GFX09        0x0000001f
#define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_SIZE__SIZE__SHIFT__GFX09        0x00000000
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING__SHIFT   0x00000000
#define SQ_THREAD_TRACE_STATUS__FULL__SHIFT__GFX09      0x0000001f
#define SQ_THREAD_TRACE_STATUS__NEW_BUF__SHIFT__GFX09   0x0000001d
#define SQ_THREAD_TRACE_STATUS__UTC_ERROR__SHIFT__GFX09 0x0000001c
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL__SHIFT__GFX09 0x00000018
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_USERDATA_0__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_USERDATA_1__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_USERDATA_2__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_USERDATA_3__DATA__SHIFT         0x00000000
#define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE__SHIFT__GFX09 0x0000000a
#define SQ_THREAD_TRACE_WORD_EVENT__SH_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_EVENT__STAGE__SHIFT__GFX09 0x00000006
#define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID__SHIFT__GFX09 0x00000009
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TRAP_ERROR__SHIFT__GFX09 0x0000000f
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID__SHIFT__GFX09 0x00000006
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID__SHIFT__GFX09 0x0000000e
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID__SHIFT__GFX09 0x0000000a
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE__SHIFT__GFX09 0x0000000b
#define SQ_THREAD_TRACE_WORD_INST__SIMD_ID__SHIFT__GFX09 0x00000009
#define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_INST__WAVE_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_ISSUE__INST0__SHIFT__GFX09 0x00000008
#define SQ_THREAD_TRACE_WORD_ISSUE__INST1__SHIFT__GFX09 0x0000000a
#define SQ_THREAD_TRACE_WORD_ISSUE__INST2__SHIFT__GFX09 0x0000000c
#define SQ_THREAD_TRACE_WORD_ISSUE__INST3__SHIFT__GFX09 0x0000000e
#define SQ_THREAD_TRACE_WORD_ISSUE__INST4__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_WORD_ISSUE__INST5__SHIFT__GFX09 0x00000012
#define SQ_THREAD_TRACE_WORD_ISSUE__INST6__SHIFT__GFX09 0x00000014
#define SQ_THREAD_TRACE_WORD_ISSUE__INST7__SHIFT__GFX09 0x00000016
#define SQ_THREAD_TRACE_WORD_ISSUE__INST8__SHIFT__GFX09 0x00000018
#define SQ_THREAD_TRACE_WORD_ISSUE__INST9__SHIFT__GFX09 0x0000001a
#define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE__SHIFT__GFX09 0x0000000d
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID__SHIFT__GFX09  0x0000000c
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0__SHIFT__GFX09 0x0000000c
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO__SHIFT__GFX09 0x00000019
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK__SHIFT__GFX09 0x0000000a
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID__SHIFT__GFX09 0x00000006
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2__SHIFT__GFX09 0x00000006
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3__SHIFT__GFX09 0x00000013
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID__SHIFT__GFX09 0x00000007
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV__SHIFT__GFX09 0x00000009
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP__SHIFT__GFX09 0x0000000f
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV__SHIFT__GFX09 0x0000000e
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE__SHIFT__GFX09 0x0000000a
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID__SHIFT__GFX09 0x00000007
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR__SHIFT__GFX09 0x00000009
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT__SHIFT__GFX09 0x00000016
#define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID__SHIFT__GFX09 0x00000006
#define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER__SHIFT__GFX09 0x00000010
#define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID__SHIFT__GFX09 0x00000005
#define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID__SHIFT__GFX09 0x0000000e
#define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID__SHIFT__GFX09 0x0000001d
#define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED__SHIFT__GFX09 0x00000015
#define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID__SHIFT__GFX09 0x0000000a
#define SQ_THREAD_TRACE_WORD_WAVE__CU_ID__SHIFT__GFX09  0x00000006
#define SQ_THREAD_TRACE_WORD_WAVE__SH_ID__SHIFT__GFX09  0x00000005
#define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID__SHIFT__GFX09 0x0000000e
#define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA__SHIFT__GFX09 0x00000004
#define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE__SHIFT__GFX09 0x00000000
#define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID__SHIFT__GFX09 0x0000000a
#define SQ_THREAD_TRACE_WPTR__READ_OFFSET__SHIFT__GFX09 0x0000001e
#define SQ_THREAD_TRACE_WPTR__WPTR__SHIFT__GFX09        0x00000000
#define SQ_TIME_HI__TIME__SHIFT                         0x00000000
#define SQ_TIME_LO__TIME__SHIFT                         0x00000000
#define SQ_UTCL1_CNTL1__CLIENTID__SHIFT__GFX09          0x00000007
#define SQ_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT__GFX09 0x00000012
#define SQ_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT__GFX09 0x00000011
#define SQ_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT__GFX09  0x00000000
#define SQ_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT__GFX09    0x0000001b
#define SQ_UTCL1_CNTL1__FORCE_MISS__SHIFT__GFX09        0x0000001a
#define SQ_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT__GFX09     0x00000001
#define SQ_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT__GFX09   0x00000002
#define SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT__GFX09 0x0000001e
#define SQ_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT__GFX09 0x0000001c
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000017
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL__SHIFT__GFX09 0x00000019
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT__GFX09 0x00000018
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT__GFX09 0x00000013
#define SQ_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT__GFX09   0x00000005
#define SQ_UTCL1_CNTL1__RESP_MODE__SHIFT__GFX09         0x00000003
#define SQ_UTCL1_CNTL1__USERVM_DIS__SHIFT__GFX09        0x00000010
#define SQ_UTCL1_CNTL2__DIS_EDC__SHIFT__GFX09           0x0000000b
#define SQ_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT__GFX09 0x0000001a
#define SQ_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT__GFX09 0x0000000f
#define SQ_UTCL1_CNTL2__FORCE_SNOOP__SHIFT__GFX09       0x0000000e
#define SQ_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT__GFX09    0x0000000c
#define SQ_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT__GFX09 0x00000008
#define SQ_UTCL1_CNTL2__LINE_VALID__SHIFT__GFX09        0x0000000a
#define SQ_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT__GFX09    0x00000009
#define SQ_UTCL1_CNTL2__PREFETCH_PAGE__SHIFT__GFX09     0x0000001c
#define SQ_UTCL1_CNTL2__RETRY_TIMER__SHIFT__GFX09       0x00000010
#define SQ_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT__GFX09     0x0000000d
#define SQ_UTCL1_CNTL2__SPARE__SHIFT__GFX09             0x00000000
#define SQ_UTCL1_STATUS__FAULT_DETECTED__SHIFT__GFX09   0x00000000
#define SQ_UTCL1_STATUS__PRT_DETECTED__SHIFT__GFX09     0x00000002
#define SQ_UTCL1_STATUS__RESERVED__SHIFT__GFX09         0x00000003
#define SQ_UTCL1_STATUS__RETRY_DETECTED__SHIFT__GFX09   0x00000001
#define SQ_UTCL1_STATUS__UNUSED__SHIFT__GFX09           0x00000010
#define SQ_VINTRP__ATTRCHAN__SHIFT__GFX09               0x00000008
#define SQ_VINTRP__ATTR__SHIFT__GFX09                   0x0000000a
#define SQ_VINTRP__ENCODING__SHIFT__GFX09               0x0000001a
#define SQ_VINTRP__OP__SHIFT__GFX09                     0x00000010
#define SQ_VINTRP__VDST__SHIFT__GFX09                   0x00000012
#define SQ_VINTRP__VSRC__SHIFT__GFX09                   0x00000000
#define SQ_VOP1__ENCODING__SHIFT__GFX09                 0x00000019
#define SQ_VOP1__OP__SHIFT__GFX09                       0x00000009
#define SQ_VOP1__SRC0__SHIFT__GFX09                     0x00000000
#define SQ_VOP1__VDST__SHIFT__GFX09                     0x00000011
#define SQ_VOP2__ENCODING__SHIFT__GFX09                 0x0000001f
#define SQ_VOP2__OP__SHIFT__GFX09                       0x00000019
#define SQ_VOP2__SRC0__SHIFT__GFX09                     0x00000000
#define SQ_VOP2__VDST__SHIFT__GFX09                     0x00000011
#define SQ_VOP2__VSRC1__SHIFT__GFX09                    0x00000009
#define SQ_VOP3P_0__CLAMP__SHIFT__GFX09                 0x0000000f
#define SQ_VOP3P_0__ENCODING__SHIFT__GFX09              0x00000017
#define SQ_VOP3P_0__NEG_HI__SHIFT__GFX09                0x00000008
#define SQ_VOP3P_0__OP_SEL_HI_2__SHIFT__GFX09           0x0000000e
#define SQ_VOP3P_0__OP_SEL__SHIFT__GFX09                0x0000000b
#define SQ_VOP3P_0__OP__SHIFT__GFX09                    0x00000010
#define SQ_VOP3P_0__VDST__SHIFT__GFX09                  0x00000000
#define SQ_VOP3P_1__NEG__SHIFT__GFX09                   0x0000001d
#define SQ_VOP3P_1__OP_SEL_HI__SHIFT__GFX09             0x0000001b
#define SQ_VOP3P_1__SRC0__SHIFT__GFX09                  0x00000000
#define SQ_VOP3P_1__SRC1__SHIFT__GFX09                  0x00000009
#define SQ_VOP3P_1__SRC2__SHIFT__GFX09                  0x00000012
#define SQ_VOP3_0_SDST_ENC__CLAMP__SHIFT__GFX09         0x0000000f
#define SQ_VOP3_0_SDST_ENC__ENCODING__SHIFT__GFX09      0x0000001a
#define SQ_VOP3_0_SDST_ENC__OP__SHIFT__GFX09            0x00000010
#define SQ_VOP3_0_SDST_ENC__SDST__SHIFT__GFX09          0x00000008
#define SQ_VOP3_0_SDST_ENC__VDST__SHIFT__GFX09          0x00000000
#define SQ_VOP3_0__ABS__SHIFT__GFX09                    0x00000008
#define SQ_VOP3_0__CLAMP__SHIFT__GFX09                  0x0000000f
#define SQ_VOP3_0__ENCODING__SHIFT__GFX09               0x0000001a
#define SQ_VOP3_0__OP_SEL__SHIFT__GFX09                 0x0000000b
#define SQ_VOP3_0__OP__SHIFT__GFX09                     0x00000010
#define SQ_VOP3_0__VDST__SHIFT__GFX09                   0x00000000
#define SQ_VOP3_1__NEG__SHIFT__GFX09                    0x0000001d
#define SQ_VOP3_1__OMOD__SHIFT__GFX09                   0x0000001b
#define SQ_VOP3_1__SRC0__SHIFT__GFX09                   0x00000000
#define SQ_VOP3_1__SRC1__SHIFT__GFX09                   0x00000009
#define SQ_VOP3_1__SRC2__SHIFT__GFX09                   0x00000012
#define SQ_VOPC__ENCODING__SHIFT__GFX09                 0x00000019
#define SQ_VOPC__OP__SHIFT__GFX09                       0x00000011
#define SQ_VOPC__SRC0__SHIFT__GFX09                     0x00000000
#define SQ_VOPC__VSRC1__SHIFT__GFX09                    0x00000009
#define SQ_VOP_DPP__BANK_MASK__SHIFT__GFX09             0x00000018
#define SQ_VOP_DPP__BOUND_CTRL__SHIFT__GFX09            0x00000013
#define SQ_VOP_DPP__DPP_CTRL__SHIFT__GFX09              0x00000008
#define SQ_VOP_DPP__ROW_MASK__SHIFT__GFX09              0x0000001c
#define SQ_VOP_DPP__SRC0_ABS__SHIFT__GFX09              0x00000015
#define SQ_VOP_DPP__SRC0_NEG__SHIFT__GFX09              0x00000014
#define SQ_VOP_DPP__SRC0__SHIFT__GFX09                  0x00000000
#define SQ_VOP_DPP__SRC1_ABS__SHIFT__GFX09              0x00000017
#define SQ_VOP_DPP__SRC1_NEG__SHIFT__GFX09              0x00000016
#define SQ_VOP_SDWA_SDST_ENC__S0__SHIFT__GFX09          0x00000017
#define SQ_VOP_SDWA_SDST_ENC__S1__SHIFT__GFX09          0x0000001f
#define SQ_VOP_SDWA_SDST_ENC__SDST__SHIFT__GFX09        0x00000008
#define SQ_VOP_SDWA_SDST_ENC__SD__SHIFT__GFX09          0x0000000f
#define SQ_VOP_SDWA_SDST_ENC__SRC0_ABS__SHIFT__GFX09    0x00000015
#define SQ_VOP_SDWA_SDST_ENC__SRC0_NEG__SHIFT__GFX09    0x00000014
#define SQ_VOP_SDWA_SDST_ENC__SRC0_SEL__SHIFT__GFX09    0x00000010
#define SQ_VOP_SDWA_SDST_ENC__SRC0_SEXT__SHIFT__GFX09   0x00000013
#define SQ_VOP_SDWA_SDST_ENC__SRC0__SHIFT__GFX09        0x00000000
#define SQ_VOP_SDWA_SDST_ENC__SRC1_ABS__SHIFT__GFX09    0x0000001d
#define SQ_VOP_SDWA_SDST_ENC__SRC1_NEG__SHIFT__GFX09    0x0000001c
#define SQ_VOP_SDWA_SDST_ENC__SRC1_SEL__SHIFT__GFX09    0x00000018
#define SQ_VOP_SDWA_SDST_ENC__SRC1_SEXT__SHIFT__GFX09   0x0000001b
#define SQ_VOP_SDWA__CLAMP__SHIFT__GFX09                0x0000000d
#define SQ_VOP_SDWA__DST_SEL__SHIFT__GFX09              0x00000008
#define SQ_VOP_SDWA__DST_UNUSED__SHIFT__GFX09           0x0000000b
#define SQ_VOP_SDWA__OMOD__SHIFT__GFX09                 0x0000000e
#define SQ_VOP_SDWA__S0__SHIFT__GFX09                   0x00000017
#define SQ_VOP_SDWA__S1__SHIFT__GFX09                   0x0000001f
#define SQ_VOP_SDWA__SRC0_ABS__SHIFT__GFX09             0x00000015
#define SQ_VOP_SDWA__SRC0_NEG__SHIFT__GFX09             0x00000014
#define SQ_VOP_SDWA__SRC0_SEL__SHIFT__GFX09             0x00000010
#define SQ_VOP_SDWA__SRC0_SEXT__SHIFT__GFX09            0x00000013
#define SQ_VOP_SDWA__SRC0__SHIFT__GFX09                 0x00000000
#define SQ_VOP_SDWA__SRC1_ABS__SHIFT__GFX09             0x0000001d
#define SQ_VOP_SDWA__SRC1_NEG__SHIFT__GFX09             0x0000001c
#define SQ_VOP_SDWA__SRC1_SEL__SHIFT__GFX09             0x00000018
#define SQ_VOP_SDWA__SRC1_SEXT__SHIFT__GFX09            0x0000001b
#define SQ_WAVE_EXEC_HI__EXEC_HI__SHIFT                 0x00000000
#define SQ_WAVE_EXEC_LO__EXEC_LO__SHIFT                 0x00000000
#define SQ_WAVE_FLUSH_IB__UNUSED__SHIFT                 0x00000000
#define SQ_WAVE_GPR_ALLOC__SGPR_BASE__SHIFT             0x00000010
#define SQ_WAVE_GPR_ALLOC__SGPR_SIZE__SHIFT             0x00000018
#define SQ_WAVE_GPR_ALLOC__VGPR_BASE__SHIFT             0x00000000
#define SQ_WAVE_GPR_ALLOC__VGPR_SIZE__SHIFT             0x00000008
#define SQ_WAVE_HW_ID__CU_ID__SHIFT__GFX09              0x00000008
#define SQ_WAVE_HW_ID__ME_ID__SHIFT__GFX09              0x0000001e
#define SQ_WAVE_HW_ID__PIPE_ID__SHIFT__GFX09            0x00000006
#define SQ_WAVE_HW_ID__QUEUE_ID__SHIFT__GFX09           0x00000018
#define SQ_WAVE_HW_ID__SE_ID__SHIFT__GFX09              0x0000000d
#define SQ_WAVE_HW_ID__SH_ID__SHIFT__GFX09              0x0000000c
#define SQ_WAVE_HW_ID__SIMD_ID__SHIFT__GFX09            0x00000004
#define SQ_WAVE_HW_ID__STATE_ID__SHIFT__GFX09           0x0000001b
#define SQ_WAVE_HW_ID__TG_ID__SHIFT__GFX09              0x00000010
#define SQ_WAVE_HW_ID__VM_ID__SHIFT__GFX09              0x00000014
#define SQ_WAVE_HW_ID__WAVE_ID__SHIFT__GFX09            0x00000000
#define SQ_WAVE_IB_DBG0__ECC_ST__SHIFT__GFX09           0x00000018
#define SQ_WAVE_IB_DBG0__HYB_CNT__SHIFT__GFX09          0x0000001b
#define SQ_WAVE_IB_DBG0__IBUF_RPTR__SHIFT__GFX09        0x00000008
#define SQ_WAVE_IB_DBG0__IBUF_ST__SHIFT__GFX09          0x00000000
#define SQ_WAVE_IB_DBG0__IBUF_WPTR__SHIFT__GFX09        0x0000000a
#define SQ_WAVE_IB_DBG0__INST_STR_ST__SHIFT__GFX09      0x00000010
#define SQ_WAVE_IB_DBG0__IS_HYB__SHIFT__GFX09           0x0000001a
#define SQ_WAVE_IB_DBG0__KILL__SHIFT__GFX09             0x0000001d
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH__SHIFT__GFX09 0x0000001e
#define SQ_WAVE_IB_DBG0__NEED_NEXT_DW__SHIFT__GFX09     0x00000004
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_HI__SHIFT__GFX09 0x0000001f
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT__SHIFT__GFX09  0x00000005
#define SQ_WAVE_IB_DBG0__PC_INVALID__SHIFT__GFX09       0x00000003
#define SQ_WAVE_IB_DBG1__IXNACK__SHIFT__GFX09           0x00000000
#define SQ_WAVE_IB_DBG1__MISC_CNT__SHIFT                0x00000019
#define SQ_WAVE_IB_DBG1__QCNT__SHIFT                    0x0000000b
#define SQ_WAVE_IB_DBG1__RCNT__SHIFT                    0x00000012
#define SQ_WAVE_IB_DBG1__TA_NEED_RESET__SHIFT           0x00000002
#define SQ_WAVE_IB_DBG1__XCNT__SHIFT                    0x00000004
#define SQ_WAVE_IB_DBG1__XNACK__SHIFT                   0x00000001
#define SQ_WAVE_IB_STS__EXP_CNT__SHIFT                  0x00000004
#define SQ_WAVE_IB_STS__FIRST_REPLAY__SHIFT             0x0000000f
#define SQ_WAVE_IB_STS__LGKM_CNT__SHIFT                 0x00000008
#define SQ_WAVE_IB_STS__RCNT__SHIFT                     0x00000010
#define SQ_WAVE_IB_STS__VALU_CNT__SHIFT                 0x0000000c
#define SQ_WAVE_IB_STS__VM_CNT_HI__SHIFT                0x00000016
#define SQ_WAVE_IB_STS__VM_CNT__SHIFT                   0x00000000
#define SQ_WAVE_INST_DW0__INST_DW0__SHIFT               0x00000000
#define SQ_WAVE_INST_DW1__INST_DW1__SHIFT__GFX09        0x00000000
#define SQ_WAVE_LDS_ALLOC__LDS_BASE__SHIFT              0x00000000
#define SQ_WAVE_LDS_ALLOC__LDS_SIZE__SHIFT              0x0000000c
#define SQ_WAVE_M0__M0__SHIFT                           0x00000000
#define SQ_WAVE_MODE__CSP__SHIFT                        0x0000001d
#define SQ_WAVE_MODE__DEBUG_EN__SHIFT                   0x0000000b
#define SQ_WAVE_MODE__DX10_CLAMP__SHIFT                 0x00000008
#define SQ_WAVE_MODE__EXCP_EN__SHIFT                    0x0000000c
#define SQ_WAVE_MODE__FP16_OVFL__SHIFT                  0x00000017
#define SQ_WAVE_MODE__FP_DENORM__SHIFT                  0x00000004
#define SQ_WAVE_MODE__FP_ROUND__SHIFT                   0x00000000
#define SQ_WAVE_MODE__GPR_IDX_EN__SHIFT__GFX09          0x0000001b
#define SQ_WAVE_MODE__IEEE__SHIFT                       0x00000009
#define SQ_WAVE_MODE__LOD_CLAMPED__SHIFT                0x0000000a
#define SQ_WAVE_MODE__POPS_PACKER0__SHIFT__GFX09        0x00000018
#define SQ_WAVE_MODE__POPS_PACKER1__SHIFT__GFX09        0x00000019
#define SQ_WAVE_MODE__VSKIP__SHIFT                      0x0000001c
#define SQ_WAVE_PC_HI__PC_HI__SHIFT                     0x00000000
#define SQ_WAVE_PC_LO__PC_LO__SHIFT                     0x00000000
#define SQ_WAVE_STATUS__ALLOW_REPLAY__SHIFT__GFX09      0x00000016
#define SQ_WAVE_STATUS__COND_DBG_SYS__SHIFT             0x00000015
#define SQ_WAVE_STATUS__COND_DBG_USER__SHIFT            0x00000014
#define SQ_WAVE_STATUS__ECC_ERR__SHIFT                  0x00000011
#define SQ_WAVE_STATUS__EXECZ__SHIFT                    0x00000009
#define SQ_WAVE_STATUS__EXPORT_RDY__SHIFT               0x00000008
#define SQ_WAVE_STATUS__FATAL_HALT__SHIFT               0x00000017
#define SQ_WAVE_STATUS__HALT__SHIFT                     0x0000000d
#define SQ_WAVE_STATUS__IN_BARRIER__SHIFT               0x0000000c
#define SQ_WAVE_STATUS__IN_TG__SHIFT                    0x0000000b
#define SQ_WAVE_STATUS__MUST_EXPORT__SHIFT              0x0000001b
#define SQ_WAVE_STATUS__PERF_EN__SHIFT                  0x00000013
#define SQ_WAVE_STATUS__PRIV__SHIFT                     0x00000005
#define SQ_WAVE_STATUS__SCC__SHIFT                      0x00000000
#define SQ_WAVE_STATUS__SKIP_EXPORT__SHIFT              0x00000012
#define SQ_WAVE_STATUS__SPI_PRIO__SHIFT                 0x00000001
#define SQ_WAVE_STATUS__TRAP_EN__SHIFT                  0x00000006
#define SQ_WAVE_STATUS__TRAP__SHIFT                     0x0000000e
#define SQ_WAVE_STATUS__TTRACE_CU_EN__SHIFT__GFX09      0x0000000f
#define SQ_WAVE_STATUS__TTRACE_EN__SHIFT                0x00000007
#define SQ_WAVE_STATUS__USER_PRIO__SHIFT                0x00000003
#define SQ_WAVE_STATUS__VALID__SHIFT                    0x00000010
#define SQ_WAVE_STATUS__VCCZ__SHIFT                     0x0000000a
#define SQ_WAVE_TRAPSTS__DP_RATE__SHIFT                 0x0000001d
#define SQ_WAVE_TRAPSTS__EXCP_CYCLE__SHIFT              0x00000010
#define SQ_WAVE_TRAPSTS__EXCP_HI__SHIFT                 0x0000000c
#define SQ_WAVE_TRAPSTS__EXCP__SHIFT                    0x00000000
#define SQ_WAVE_TRAPSTS__ILLEGAL_INST__SHIFT            0x0000000b
#define SQ_WAVE_TRAPSTS__SAVECTX__SHIFT                 0x0000000a
#define SQ_WAVE_TRAPSTS__XNACK_ERROR__SHIFT             0x0000001c
#define SQ_WAVE_TTMP0__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP10__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP11__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP12__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP13__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP14__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP15__DATA__SHIFT                     0x00000000
#define SQ_WAVE_TTMP1__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP2__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP3__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP4__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP5__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP6__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP7__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP8__DATA__SHIFT                      0x00000000
#define SQ_WAVE_TTMP9__DATA__SHIFT                      0x00000000
#define SQ_WREXEC_EXEC_HI__ADDR_HI__SHIFT               0x00000000
#define SQ_WREXEC_EXEC_HI__ATC__SHIFT__GFX09            0x0000001b
#define SQ_WREXEC_EXEC_HI__FIRST_WAVE__SHIFT            0x0000001a
#define SQ_WREXEC_EXEC_HI__MSB__SHIFT                   0x0000001f
#define SQ_WREXEC_EXEC_HI__MTYPE__SHIFT                 0x0000001c
#define SQ_WREXEC_EXEC_LO__ADDR_LO__SHIFT               0x00000000
#define SX_BLEND_OPT_CONTROL__MRT0_ALPHA_OPT_DISABLE__SHIFT 0x00000001
#define SX_BLEND_OPT_CONTROL__MRT0_COLOR_OPT_DISABLE__SHIFT 0x00000000
#define SX_BLEND_OPT_CONTROL__MRT1_ALPHA_OPT_DISABLE__SHIFT 0x00000005
#define SX_BLEND_OPT_CONTROL__MRT1_COLOR_OPT_DISABLE__SHIFT 0x00000004
#define SX_BLEND_OPT_CONTROL__MRT2_ALPHA_OPT_DISABLE__SHIFT 0x00000009
#define SX_BLEND_OPT_CONTROL__MRT2_COLOR_OPT_DISABLE__SHIFT 0x00000008
#define SX_BLEND_OPT_CONTROL__MRT3_ALPHA_OPT_DISABLE__SHIFT 0x0000000d
#define SX_BLEND_OPT_CONTROL__MRT3_COLOR_OPT_DISABLE__SHIFT 0x0000000c
#define SX_BLEND_OPT_CONTROL__MRT4_ALPHA_OPT_DISABLE__SHIFT 0x00000011
#define SX_BLEND_OPT_CONTROL__MRT4_COLOR_OPT_DISABLE__SHIFT 0x00000010
#define SX_BLEND_OPT_CONTROL__MRT5_ALPHA_OPT_DISABLE__SHIFT 0x00000015
#define SX_BLEND_OPT_CONTROL__MRT5_COLOR_OPT_DISABLE__SHIFT 0x00000014
#define SX_BLEND_OPT_CONTROL__MRT6_ALPHA_OPT_DISABLE__SHIFT 0x00000019
#define SX_BLEND_OPT_CONTROL__MRT6_COLOR_OPT_DISABLE__SHIFT 0x00000018
#define SX_BLEND_OPT_CONTROL__MRT7_ALPHA_OPT_DISABLE__SHIFT 0x0000001d
#define SX_BLEND_OPT_CONTROL__MRT7_COLOR_OPT_DISABLE__SHIFT 0x0000001c
#define SX_BLEND_OPT_CONTROL__PIXEN_ZERO_OPT_DISABLE__SHIFT 0x0000001f
#define SX_BLEND_OPT_EPSILON__MRT0_EPSILON__SHIFT       0x00000000
#define SX_BLEND_OPT_EPSILON__MRT1_EPSILON__SHIFT       0x00000004
#define SX_BLEND_OPT_EPSILON__MRT2_EPSILON__SHIFT       0x00000008
#define SX_BLEND_OPT_EPSILON__MRT3_EPSILON__SHIFT       0x0000000c
#define SX_BLEND_OPT_EPSILON__MRT4_EPSILON__SHIFT       0x00000010
#define SX_BLEND_OPT_EPSILON__MRT5_EPSILON__SHIFT       0x00000014
#define SX_BLEND_OPT_EPSILON__MRT6_EPSILON__SHIFT       0x00000018
#define SX_BLEND_OPT_EPSILON__MRT7_EPSILON__SHIFT       0x0000001c
#define SX_DEBUG_1__DISABLE_BLEND_OPT_BYPASS__SHIFT     0x00000009
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DISCARD_PIXEL__SHIFT 0x0000000a
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DONT_RD_DST__SHIFT 0x00000008
#define SX_DEBUG_1__DISABLE_PIX_EN_ZERO_OPT__SHIFT      0x0000000c
#define SX_DEBUG_1__DISABLE_QUAD_PAIR_OPT__SHIFT        0x0000000b
#define SX_DEBUG_1__PC_CFG__SHIFT__GFX09                0x0000000d
#define SX_DEBUG_1__SX_DB_QUAD_CREDIT__SHIFT            0x00000000
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL0_BUSY__SHIFT__GFX09 0x0000001f
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL1_BUSY__SHIFT__GFX09 0x0000001e
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL2_BUSY__SHIFT__GFX09 0x0000001d
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL3_BUSY__SHIFT__GFX09 0x0000001c
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL0_BUSY__SHIFT__GFX09 0x0000001b
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL1_BUSY__SHIFT__GFX09 0x0000001a
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL2_BUSY__SHIFT__GFX09 0x00000019
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL3_BUSY__SHIFT__GFX09 0x00000018
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL0_BUSY__SHIFT__GFX09 0x00000017
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL1_BUSY__SHIFT__GFX09 0x00000016
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL2_BUSY__SHIFT__GFX09 0x00000015
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL3_BUSY__SHIFT__GFX09 0x00000014
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL0_BUSY__SHIFT__GFX09 0x00000013
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL1_BUSY__SHIFT__GFX09 0x00000012
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL2_BUSY__SHIFT__GFX09 0x00000011
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL3_BUSY__SHIFT__GFX09 0x00000010
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL0_BUSY__SHIFT__GFX09 0x0000000f
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL1_BUSY__SHIFT__GFX09 0x0000000e
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL2_BUSY__SHIFT__GFX09 0x0000000d
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL3_BUSY__SHIFT__GFX09 0x0000000c
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL0_BUSY__SHIFT__GFX09 0x0000000b
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL1_BUSY__SHIFT__GFX09 0x0000000a
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL2_BUSY__SHIFT__GFX09 0x00000009
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL3_BUSY__SHIFT__GFX09 0x00000008
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL0_BUSY__SHIFT__GFX09 0x00000007
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL0_BUSY__SHIFT__GFX09 0x0000001f
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL1_BUSY__SHIFT__GFX09 0x0000001e
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL2_BUSY__SHIFT__GFX09 0x0000001d
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL3_BUSY__SHIFT__GFX09 0x0000001c
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL0_BUSY__SHIFT__GFX09 0x0000001b
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL1_BUSY__SHIFT__GFX09 0x0000001a
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL2_BUSY__SHIFT__GFX09 0x00000019
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL3_BUSY__SHIFT__GFX09 0x00000018
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL0_BUSY__SHIFT__GFX09 0x00000017
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL1_BUSY__SHIFT__GFX09 0x00000016
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL2_BUSY__SHIFT__GFX09 0x00000015
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL3_BUSY__SHIFT__GFX09 0x00000014
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL0_BUSY__SHIFT__GFX09 0x00000013
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL1_BUSY__SHIFT__GFX09 0x00000012
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL2_BUSY__SHIFT__GFX09 0x00000011
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL3_BUSY__SHIFT__GFX09 0x00000010
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL0_BUSY__SHIFT__GFX09 0x0000000f
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL1_BUSY__SHIFT__GFX09 0x0000000e
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL2_BUSY__SHIFT__GFX09 0x0000000d
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL3_BUSY__SHIFT__GFX09 0x0000000c
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL0_BUSY__SHIFT__GFX09 0x0000000b
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL1_BUSY__SHIFT__GFX09 0x0000000a
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL2_BUSY__SHIFT__GFX09 0x00000009
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL3_BUSY__SHIFT__GFX09 0x00000008
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL0_BUSY__SHIFT__GFX09 0x00000007
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ1_ADJ__SHIFT__GFX09 0x0000001e
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ1__SHIFT__GFX09 0x0000001d
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ2__SHIFT__GFX09 0x0000001f
#define SX_DEBUG_BUSY_4__COL_DBIF0_FIFO_BUSY__SHIFT__GFX09 0x0000001b
#define SX_DEBUG_BUSY_4__COL_DBIF0_QUAD_FREE__SHIFT__GFX09 0x0000001c
#define SX_DEBUG_BUSY_4__COL_DBIF0_SENDFREE_BUSY__SHIFT__GFX09 0x0000001a
#define SX_DEBUG_BUSY_4__COL_DBIF1_FIFO_BUSY__SHIFT__GFX09 0x00000018
#define SX_DEBUG_BUSY_4__COL_DBIF1_QUAD_FREE__SHIFT__GFX09 0x00000019
#define SX_DEBUG_BUSY_4__COL_DBIF1_SENDFREE_BUSY__SHIFT__GFX09 0x00000017
#define SX_DEBUG_BUSY_4__COL_DBIF2_FIFO_BUSY__SHIFT__GFX09 0x00000015
#define SX_DEBUG_BUSY_4__COL_DBIF2_QUAD_FREE__SHIFT__GFX09 0x00000016
#define SX_DEBUG_BUSY_4__COL_DBIF2_SENDFREE_BUSY__SHIFT__GFX09 0x00000014
#define SX_DEBUG_BUSY_4__COL_DBIF3_FIFO_BUSY__SHIFT__GFX09 0x00000012
#define SX_DEBUG_BUSY_4__COL_DBIF3_QUAD_FREE__SHIFT__GFX09 0x00000013
#define SX_DEBUG_BUSY_4__COL_DBIF3_SENDFREE_BUSY__SHIFT__GFX09 0x00000011
#define SX_DEBUG_BUSY_4__COL_REQ0_BUSY__SHIFT__GFX09    0x0000000f
#define SX_DEBUG_BUSY_4__COL_REQ0_CREDIT_BUSY__SHIFT__GFX09 0x00000010
#define SX_DEBUG_BUSY_4__COL_REQ0_FREECNT_NE0__SHIFT__GFX09 0x0000000d
#define SX_DEBUG_BUSY_4__COL_REQ0_IDLE__SHIFT__GFX09    0x0000000e
#define SX_DEBUG_BUSY_4__COL_REQ1_BUSY__SHIFT__GFX09    0x0000000b
#define SX_DEBUG_BUSY_4__COL_REQ1_CREDIT_BUSY__SHIFT__GFX09 0x0000000c
#define SX_DEBUG_BUSY_4__COL_REQ1_FREECNT_NE0__SHIFT__GFX09 0x00000009
#define SX_DEBUG_BUSY_4__COL_REQ1_IDLE__SHIFT__GFX09    0x0000000a
#define SX_DEBUG_BUSY_4__COL_REQ2_BUSY__SHIFT__GFX09    0x00000007
#define SX_DEBUG_BUSY_4__COL_REQ2_CREDIT_BUSY__SHIFT__GFX09 0x00000008
#define SX_DEBUG_BUSY_4__COL_REQ2_FREECNT_NE0__SHIFT__GFX09 0x00000005
#define SX_DEBUG_BUSY_4__COL_REQ2_IDLE__SHIFT__GFX09    0x00000006
#define SX_DEBUG_BUSY_4__COL_REQ3_BUSY__SHIFT__GFX09    0x00000003
#define SX_DEBUG_BUSY_4__COL_REQ3_CREDIT_BUSY__SHIFT__GFX09 0x00000004
#define SX_DEBUG_BUSY_4__COL_REQ3_FREECNT_NE0__SHIFT__GFX09 0x00000001
#define SX_DEBUG_BUSY_4__COL_REQ3_IDLE__SHIFT__GFX09    0x00000002
#define SX_DEBUG_BUSY_4__COL_SCBD_BUSY__SHIFT__GFX09    0x00000000
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ1_ADJ__SHIFT__GFX09 0x00000013
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ1__SHIFT__GFX09 0x00000012
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ2__SHIFT__GFX09 0x00000014
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ3__SHIFT__GFX09 0x00000015
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ4__SHIFT__GFX09 0x00000016
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ5__SHIFT__GFX09 0x00000017
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALID_O__SHIFT__GFX09 0x00000018
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ1_ADJ__SHIFT__GFX09 0x0000000c
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ1__SHIFT__GFX09 0x0000000b
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ2__SHIFT__GFX09 0x0000000d
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ3__SHIFT__GFX09 0x0000000e
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ4__SHIFT__GFX09 0x0000000f
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ5__SHIFT__GFX09 0x00000010
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALID_O__SHIFT__GFX09 0x00000011
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ1_ADJ__SHIFT__GFX09 0x00000005
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ1__SHIFT__GFX09 0x00000004
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ2__SHIFT__GFX09 0x00000006
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ3__SHIFT__GFX09 0x00000007
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ4__SHIFT__GFX09 0x00000008
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ5__SHIFT__GFX09 0x00000009
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALID_O__SHIFT__GFX09 0x0000000a
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ3__SHIFT__GFX09 0x00000000
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ4__SHIFT__GFX09 0x00000001
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ5__SHIFT__GFX09 0x00000002
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALID_O__SHIFT__GFX09 0x00000003
#define SX_DEBUG_BUSY_5__RESERVED__SHIFT__GFX09         0x00000019
#define SX_DEBUG_BUSY__ADDR_BUSYORVAL__SHIFT            0x0000001f
#define SX_DEBUG_BUSY__CMD_BUSYORVAL__SHIFT             0x0000001e
#define SX_DEBUG_BUSY__PA_SX_BUSY__SHIFT                0x00000002
#define SX_DEBUG_BUSY__PCCMD_VALID__SHIFT               0x0000001b
#define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY__SHIFT        0x00000013
#define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY__SHIFT        0x00000012
#define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY__SHIFT        0x00000011
#define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY__SHIFT        0x00000010
#define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY__SHIFT        0x0000000f
#define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY__SHIFT        0x0000000e
#define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY__SHIFT        0x0000000d
#define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY__SHIFT        0x0000000c
#define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY__SHIFT        0x0000000b
#define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY__SHIFT        0x0000000a
#define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY__SHIFT        0x00000009
#define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY__SHIFT        0x00000008
#define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY__SHIFT        0x00000007
#define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY__SHIFT        0x00000006
#define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY__SHIFT        0x00000005
#define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY__SHIFT        0x00000004
#define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS__SHIFT        0x00000000
#define SX_DEBUG_BUSY__POS_INMUX_VALID__SHIFT__GFX09    0x00000014
#define SX_DEBUG_BUSY__POS_REQUESTER_BUSY__SHIFT        0x00000001
#define SX_DEBUG_BUSY__POS_SCBD_BUSY__SHIFT             0x00000003
#define SX_DEBUG_BUSY__VDATA0_VALID__SHIFT              0x0000001d
#define SX_DEBUG_BUSY__VDATA1_VALID__SHIFT              0x0000001c
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1__SHIFT__GFX09    0x0000001a
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2__SHIFT__GFX09    0x00000019
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3__SHIFT__GFX09    0x00000018
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1__SHIFT__GFX09    0x00000017
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2__SHIFT__GFX09    0x00000016
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3__SHIFT__GFX09    0x00000015
#define SX_MRT0_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT0_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT0_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT0_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT0_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT0_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_MRT1_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT1_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT1_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT1_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT1_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT1_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_MRT2_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT2_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT2_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT2_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT2_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT2_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_MRT3_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT3_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT3_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT3_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT3_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT3_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_MRT4_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT4_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT4_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT4_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT4_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT4_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_MRT5_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT5_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT5_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT5_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT5_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT5_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_MRT6_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT6_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT6_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT6_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT6_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT6_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_MRT7_BLEND_OPT__ALPHA_COMB_FCN__SHIFT        0x00000018
#define SX_MRT7_BLEND_OPT__ALPHA_DST_OPT__SHIFT         0x00000014
#define SX_MRT7_BLEND_OPT__ALPHA_SRC_OPT__SHIFT         0x00000010
#define SX_MRT7_BLEND_OPT__COLOR_COMB_FCN__SHIFT        0x00000008
#define SX_MRT7_BLEND_OPT__COLOR_DST_OPT__SHIFT         0x00000004
#define SX_MRT7_BLEND_OPT__COLOR_SRC_OPT__SHIFT         0x00000000
#define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2__SHIFT 0x00000000
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3__SHIFT 0x0000000a
#define SX_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT        0x00000014
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1__SHIFT 0x0000000a
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2__SHIFT 0x00000000
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3__SHIFT 0x0000000a
#define SX_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT        0x00000014
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1__SHIFT 0x0000000a
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT        0x00000014
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1__SHIFT 0x0000000a
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define SX_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT        0x00000014
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1__SHIFT 0x0000000a
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT__SHIFT 0x00000000
#define SX_PS_DOWNCONVERT__MRT0__SHIFT                  0x00000000
#define SX_PS_DOWNCONVERT__MRT1__SHIFT                  0x00000004
#define SX_PS_DOWNCONVERT__MRT2__SHIFT                  0x00000008
#define SX_PS_DOWNCONVERT__MRT3__SHIFT                  0x0000000c
#define SX_PS_DOWNCONVERT__MRT4__SHIFT                  0x00000010
#define SX_PS_DOWNCONVERT__MRT5__SHIFT                  0x00000014
#define SX_PS_DOWNCONVERT__MRT6__SHIFT                  0x00000018
#define SX_PS_DOWNCONVERT__MRT7__SHIFT                  0x0000001c
#define TA_BC_BASE_ADDR_HI__ADDRESS__SHIFT              0x00000000
#define TA_BC_BASE_ADDR__ADDRESS__SHIFT                 0x00000000
#define TA_CGTT_CTRL__OFF_HYSTERESIS__SHIFT             0x00000004
#define TA_CGTT_CTRL__ON_DELAY__SHIFT                   0x00000000
#define TA_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT             0x0000001f
#define TA_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT             0x0000001e
#define TA_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT             0x0000001d
#define TA_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT             0x0000001c
#define TA_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT             0x0000001b
#define TA_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT             0x0000001a
#define TA_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT             0x00000019
#define TA_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT             0x00000018
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE0__SHIFT       0x00000017
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE1__SHIFT       0x00000016
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE2__SHIFT       0x00000015
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE3__SHIFT       0x00000014
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE4__SHIFT       0x00000013
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE5__SHIFT       0x00000012
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE6__SHIFT       0x00000011
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE7__SHIFT       0x00000010
#define TA_CNTL_AUX__ANISO_ERROR_FP_VBIAS__SHIFT        0x0000000c
#define TA_CNTL_AUX__ANISO_HALF_THRESH__SHIFT           0x0000000a
#define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE__SHIFT__GFX09   0x00000013
#define TA_CNTL_AUX__ANISO_RATIO_LUT__SHIFT             0x00000011
#define TA_CNTL_AUX__ANISO_STEP_ORDER__SHIFT            0x0000000d
#define TA_CNTL_AUX__ANISO_STEP__SHIFT                  0x0000000e
#define TA_CNTL_AUX__ANISO_TAP__SHIFT                   0x00000012
#define TA_CNTL_AUX__ANISO_WEIGHT_MODE__SHIFT           0x00000010
#define TA_CNTL_AUX__ARRAY_ROUND_MODE__SHIFT            0x0000001e
#define TA_CNTL_AUX__CUBEMAP_SLICE_CLAMP__SHIFT         0x0000001c
#define TA_CNTL_AUX__DETERMINISM_DFMT_NFMT_DISABLE__SHIFT 0x0000001a
#define TA_CNTL_AUX__DETERMINISM_MISC_DISABLE__SHIFT    0x00000016
#define TA_CNTL_AUX__DETERMINISM_OPCODE_STRICT_DISABLE__SHIFT 0x00000015
#define TA_CNTL_AUX__DETERMINISM_RESERVED_DISABLE__SHIFT 0x00000014
#define TA_CNTL_AUX__DETERMINISM_SAMPLER_MSAA_DISABLE__SHIFT 0x00000018
#define TA_CNTL_AUX__DETERMINISM_SAMPLE_C_DFMT_DISABLE__SHIFT 0x00000017
#define TA_CNTL_AUX__DETERMINISM_WRITEOP_READFMT_DISABLE__SHIFT 0x00000019
#define TA_CNTL_AUX__DISABLE_DWORD_X2_COALESCE__SHIFT   0x0000001b
#define TA_CNTL_AUX__DISABLE_GATHER4_BC_SWIZZLE__SHIFT  0x00000007
#define TA_CNTL_AUX__GATHERH_DST_SEL__SHIFT             0x00000006
#define TA_CNTL_AUX__MINMAG_UNNORM__SHIFT               0x0000000f
#define TA_CNTL_AUX__NONIMG_ANISO_BYPASS__SHIFT__GFX09  0x00000009
#define TA_CNTL_AUX__RESERVED__SHIFT                    0x00000001
#define TA_CNTL_AUX__SCOAL_DSWIZZLE_N__SHIFT            0x00000000
#define TA_CNTL_AUX__TFAULT_EN_OVERRIDE__SHIFT          0x00000005
#define TA_CNTL_AUX__TRUNC_SMALL_NEG__SHIFT             0x0000001d
#define TA_CNTL__ALIGNER_CREDIT__SHIFT                  0x00000010
#define TA_CNTL__FX_XNACK_CREDIT__SHIFT                 0x00000000
#define TA_CNTL__SQ_XNACK_CREDIT__SHIFT__GFX09          0x00000009
#define TA_CNTL__TC_DATA_CREDIT__SHIFT__GFX09           0x0000000d
#define TA_CNTL__TD_FIFO_CREDIT__SHIFT                  0x00000016
#define TA_CS_BC_BASE_ADDR_HI__ADDRESS__SHIFT           0x00000000
#define TA_CS_BC_BASE_ADDR__ADDRESS__SHIFT              0x00000000
#define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT      0x0000001c
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT      0x00000018
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT       0x00000000
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT       0x0000000a
#define TA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT        0x00000014
#define TA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT       0x00000018
#define TA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define TA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT        0x0000000a
#define TA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define TA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT        0x00000014
#define TA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define TA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define TA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define TA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define TA_RESERVED_010C__Unused__SHIFT                 0x00000000
#define TA_SCRATCH__SCRATCH__SHIFT                      0x00000000
#define TA_STATUS__AL_BUSY__SHIFT                       0x0000001e
#define TA_STATUS__BUSY__SHIFT                          0x0000001f
#define TA_STATUS__FA_BUSY__SHIFT                       0x0000001d
#define TA_STATUS__FA_LFIFO_EMPTYB__SHIFT               0x00000015
#define TA_STATUS__FA_PFIFO_EMPTYB__SHIFT               0x00000014
#define TA_STATUS__FA_SFIFO_EMPTYB__SHIFT               0x00000016
#define TA_STATUS__FG_BUSY__SHIFT                       0x00000019
#define TA_STATUS__FG_LFIFO_EMPTYB__SHIFT               0x0000000d
#define TA_STATUS__FG_PFIFO_EMPTYB__SHIFT               0x0000000c
#define TA_STATUS__FG_SFIFO_EMPTYB__SHIFT               0x0000000e
#define TA_STATUS__FL_BUSY__SHIFT                       0x0000001b
#define TA_STATUS__FL_LFIFO_EMPTYB__SHIFT               0x00000011
#define TA_STATUS__FL_PFIFO_EMPTYB__SHIFT               0x00000010
#define TA_STATUS__FL_SFIFO_EMPTYB__SHIFT               0x00000012
#define TA_STATUS__IN_BUSY__SHIFT                       0x00000018
#define TA_STATUS__LA_BUSY__SHIFT                       0x0000001a
#define TA_STATUS__TA_BUSY__SHIFT                       0x0000001c
#define TCA_BURST_CTRL__CPF_DISABLE__SHIFT__GFX09       0x00000006
#define TCA_BURST_CTRL__CPG_DISABLE__SHIFT__GFX09       0x00000007
#define TCA_BURST_CTRL__IA_DISABLE__SHIFT__GFX09        0x00000008
#define TCA_BURST_CTRL__MAX_BURST__SHIFT__GFX09         0x00000000
#define TCA_BURST_CTRL__PA_DISABLE__SHIFT__GFX09        0x0000000e
#define TCA_BURST_CTRL__RB_DISABLE__SHIFT__GFX09        0x00000003
#define TCA_BURST_CTRL__RLC_DISABLE__SHIFT__GFX09       0x0000000d
#define TCA_BURST_CTRL__SQC_DISABLE__SHIFT__GFX09       0x00000005
#define TCA_BURST_CTRL__SQG_DISABLE__SHIFT__GFX09       0x0000000a
#define TCA_BURST_CTRL__TCP_DISABLE__SHIFT__GFX09       0x00000004
#define TCA_BURST_CTRL__TPI_DISABLE__SHIFT__GFX09       0x0000000c
#define TCA_BURST_CTRL__UTCL2_DISABLE__SHIFT__GFX09     0x0000000b
#define TCA_BURST_CTRL__WD_DISABLE__SHIFT__GFX09        0x00000009
#define TCA_BURST_MASK__ADDR_MASK__SHIFT__GFX09         0x00000000
#define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT__GFX09 0x00000004
#define TCA_CGTT_SCLK_CTRL__ON_DELAY__SHIFT__GFX09      0x00000000
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT__GFX09 0x0000001f
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT__GFX09 0x0000001e
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT__GFX09 0x0000001d
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT__GFX09 0x0000001c
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT__GFX09 0x0000001b
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT__GFX09 0x0000001a
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT__GFX09 0x00000019
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT__GFX09 0x00000018
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT__GFX09 0x00000017
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT__GFX09 0x00000016
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT__GFX09 0x00000015
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT__GFX09 0x00000014
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT__GFX09 0x00000013
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT__GFX09 0x00000012
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT__GFX09 0x00000011
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT__GFX09 0x00000010
#define TCA_CTRL__DISABLE_RB_ONLY_TCA_ARBITER__SHIFT__GFX09 0x00000007
#define TCA_CTRL__DISABLE_UTCL2_PRIORITY__SHIFT__GFX09  0x00000006
#define TCA_CTRL__HOLE_TIMEOUT__SHIFT__GFX09            0x00000000
#define TCA_CTRL__RB_AS_TCI__SHIFT__GFX09               0x00000005
#define TCA_CTRL__RB_STILL_4_PHASE__SHIFT__GFX09        0x00000004
#define TCA_DSM_CNTL2__HOLE_FIFO_SED_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000000
#define TCA_DSM_CNTL2__HOLE_FIFO_SED_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000002
#define TCA_DSM_CNTL2__INJECT_DELAY__SHIFT__GFX09       0x0000001a
#define TCA_DSM_CNTL2__REQ_FIFO_SED_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000003
#define TCA_DSM_CNTL2__REQ_FIFO_SED_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000005
#define TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000000
#define TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000002
#define TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000003
#define TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000005
#define TCA_EDC_CNT__HOLE_FIFO_SED_COUNT__SHIFT__GFX09  0x00000000
#define TCA_EDC_CNT__REQ_FIFO_SED_COUNT__SHIFT__GFX09   0x00000002
#define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__GFX09 0x00000018
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__GFX09 0x0000001c
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__GFX09 0x0000000a
#define TCA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__GFX09 0x00000018
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__GFX09 0x0000001c
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__GFX09 0x0000000a
#define TCA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCA_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT__GFX09 0x00000004
#define TCC_CGTT_SCLK_CTRL__ON_DELAY__SHIFT__GFX09      0x00000000
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT__GFX09 0x0000001f
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT__GFX09 0x0000001e
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT__GFX09 0x0000001d
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT__GFX09 0x0000001c
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT__GFX09 0x0000001b
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT__GFX09 0x0000001a
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT__GFX09 0x00000019
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT__GFX09 0x00000018
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT__GFX09 0x00000017
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT__GFX09 0x00000016
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT__GFX09 0x00000015
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT__GFX09 0x00000014
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT__GFX09 0x00000013
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT__GFX09 0x00000012
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT__GFX09 0x00000011
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT__GFX09 0x00000010
#define TCC_CTRL2__PROBE_FIFO_SIZE__SHIFT__GFX09        0x00000000
#define TCC_CTRL__CACHE_SIZE__SHIFT__GFX09              0x00000000
#define TCC_CTRL__LATENCY_FIFO_SIZE__SHIFT__GFX09       0x00000010
#define TCC_CTRL__LINEAR_SET_HASH__SHIFT__GFX09         0x00000015
#define TCC_CTRL__MDC_SECTOR_SIZE__SHIFT__GFX09         0x0000001a
#define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE__SHIFT__GFX09  0x0000001c
#define TCC_CTRL__MDC_SIZE__SHIFT__GFX09                0x00000018
#define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE__SHIFT__GFX09 0x00000008
#define TCC_CTRL__RATE__SHIFT__GFX09                    0x00000002
#define TCC_CTRL__SRC_FIFO_SIZE__SHIFT__GFX09           0x0000000c
#define TCC_CTRL__WRITEBACK_MARGIN__SHIFT__GFX09        0x00000004
#define TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000001b
#define TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000001d
#define TCC_DSM_CNTL2A__IN_USE_DEC_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000000
#define TCC_DSM_CNTL2A__IN_USE_DEC_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000002
#define TCC_DSM_CNTL2A__IN_USE_TRANSFER_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000003
#define TCC_DSM_CNTL2A__IN_USE_TRANSFER_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000005
#define TCC_DSM_CNTL2A__RETURN_CONTROL_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000009
#define TCC_DSM_CNTL2A__RETURN_CONTROL_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000b
#define TCC_DSM_CNTL2A__RETURN_DATA_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000006
#define TCC_DSM_CNTL2A__RETURN_DATA_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000008
#define TCC_DSM_CNTL2A__SRC_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000015
#define TCC_DSM_CNTL2A__SRC_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000018
#define TCC_DSM_CNTL2A__SRC_FIFO_NEXT_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000001a
#define TCC_DSM_CNTL2A__SRC_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000017
#define TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000c
#define TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000e
#define TCC_DSM_CNTL2A__WRITE_CACHE_READ_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000012
#define TCC_DSM_CNTL2A__WRITE_CACHE_READ_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000014
#define TCC_DSM_CNTL2A__WRITE_RETURN_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000f
#define TCC_DSM_CNTL2A__WRITE_RETURN_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000011
#define TCC_DSM_CNTL2B__LATENCY_FIFO_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000000
#define TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000003
#define TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000005
#define TCC_DSM_CNTL2B__LATENCY_FIFO_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000002
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000003
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000005
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000006
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000008
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000009
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000b
#define TCC_DSM_CNTL2__CACHE_DATA_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000000
#define TCC_DSM_CNTL2__CACHE_DATA_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000002
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000c
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY__SHIFT__GFX09 0x0000000e
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x0000000f
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000011
#define TCC_DSM_CNTL2__HIGH_RATE_TAG_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000012
#define TCC_DSM_CNTL2__HIGH_RATE_TAG_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000014
#define TCC_DSM_CNTL2__INJECT_DELAY__SHIFT__GFX09       0x0000001a
#define TCC_DSM_CNTL2__LOW_RATE_TAG_ENABLE_ERROR_INJECT__SHIFT__GFX09 0x00000015
#define TCC_DSM_CNTL2__LOW_RATE_TAG_SELECT_INJECT_DELAY__SHIFT__GFX09 0x00000017
#define TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000012
#define TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000014
#define TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000015
#define TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000017
#define TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x0000000f
#define TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000011
#define TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x0000001b
#define TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000001d
#define TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000018
#define TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000001a
#define TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000000
#define TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000002
#define TCC_DSM_CNTLA__SRC_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x0000000c
#define TCC_DSM_CNTLA__SRC_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000000e
#define TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000003
#define TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000005
#define TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000009
#define TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000000b
#define TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000006
#define TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000008
#define TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000003
#define TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000005
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000006
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000008
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000009
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000000b
#define TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000000
#define TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000002
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x0000000c
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000000e
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x0000000f
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000011
#define TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000012
#define TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000014
#define TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000018
#define TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000001a
#define TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x0000001b
#define TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x0000001d
#define TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_DATA_SEL__SHIFT__GFX09 0x00000015
#define TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE__SHIFT__GFX09 0x00000017
#define TCC_EDC_CNT2__CACHE_TAG_PROBE_FIFO_SED_COUNT__SHIFT__GFX09 0x00000008
#define TCC_EDC_CNT2__LATENCY_FIFO_NEXT_RAM_SED_COUNT__SHIFT__GFX09 0x00000006
#define TCC_EDC_CNT2__SRC_FIFO_NEXT_RAM_SED_COUNT__SHIFT__GFX09 0x00000004
#define TCC_EDC_CNT2__WRITE_CACHE_READ_SED_COUNT__SHIFT__GFX09 0x00000002
#define TCC_EDC_CNT2__WRITE_RETURN_SED_COUNT__SHIFT__GFX09 0x00000000
#define TCC_EDC_CNT__CACHE_DATA_DED_COUNT__SHIFT__GFX09 0x00000002
#define TCC_EDC_CNT__CACHE_DATA_SEC_COUNT__SHIFT__GFX09 0x00000000
#define TCC_EDC_CNT__CACHE_DIRTY_DED_COUNT__SHIFT__GFX09 0x00000006
#define TCC_EDC_CNT__CACHE_DIRTY_SEC_COUNT__SHIFT__GFX09 0x00000004
#define TCC_EDC_CNT__HIGH_RATE_TAG_DED_COUNT__SHIFT__GFX09 0x0000000a
#define TCC_EDC_CNT__HIGH_RATE_TAG_SEC_COUNT__SHIFT__GFX09 0x00000008
#define TCC_EDC_CNT__IN_USE_DEC_SED_COUNT__SHIFT__GFX09 0x00000014
#define TCC_EDC_CNT__IN_USE_TRANSFER_SED_COUNT__SHIFT__GFX09 0x00000016
#define TCC_EDC_CNT__LATENCY_FIFO_SED_COUNT__SHIFT__GFX09 0x00000018
#define TCC_EDC_CNT__LOW_RATE_TAG_DED_COUNT__SHIFT__GFX09 0x0000000e
#define TCC_EDC_CNT__LOW_RATE_TAG_SEC_COUNT__SHIFT__GFX09 0x0000000c
#define TCC_EDC_CNT__RETURN_CONTROL_SED_COUNT__SHIFT__GFX09 0x0000001c
#define TCC_EDC_CNT__RETURN_DATA_SED_COUNT__SHIFT__GFX09 0x0000001a
#define TCC_EDC_CNT__SRC_FIFO_DED_COUNT__SHIFT__GFX09   0x00000012
#define TCC_EDC_CNT__SRC_FIFO_SEC_COUNT__SHIFT__GFX09   0x00000010
#define TCC_EDC_CNT__UC_ATOMIC_FIFO_SED_COUNT__SHIFT__GFX09 0x0000001e
#define TCC_EXE_DISABLE__EXE_DISABLE__SHIFT__GFX09      0x00000001
#define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__GFX09 0x00000018
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__GFX09 0x0000001c
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__GFX09 0x0000000a
#define TCC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__GFX09 0x00000018
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__GFX09 0x0000001c
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__GFX09 0x0000000a
#define TCC_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCC_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define TCC_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define TCC_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define TCC_REDUNDANCY__MC_SEL0__SHIFT__GFX09           0x00000000
#define TCC_REDUNDANCY__MC_SEL1__SHIFT__GFX09           0x00000001
#define TCC_SOFT_RESET__HALT_FOR_RESET__SHIFT__GFX09    0x00000000
#define TCC_WBINVL2__DONE__SHIFT__GFX09                 0x00000004
#define TCI_CNTL_1__REQ_FIFO_DEPTH__SHIFT               0x00000010
#define TCI_CNTL_1__WBINVL1_NUM_CYCLES__SHIFT           0x00000000
#define TCI_CNTL_1__WDATA_RAM_DEPTH__SHIFT              0x00000018
#define TCI_CNTL_2__L1_INVAL_ON_WBINVL2__SHIFT          0x00000000
#define TCI_CNTL_2__TCA_MAX_CREDIT__SHIFT               0x00000001
#define TCI_STATUS__TCI_BUSY__SHIFT                     0x00000000
#define TCP_ADDR_CONFIG__COLHI_WIDTH__SHIFT__GFX09      0x00000006
#define TCP_ADDR_CONFIG__NUM_BANKS__SHIFT__GFX09        0x00000004
#define TCP_ADDR_CONFIG__NUM_TCC_BANKS__SHIFT__GFX09    0x00000000
#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI__SHIFT__GFX09   0x00000009
#define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC__SHIFT__GFX09  0x00000000
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS__SHIFT     0x00000008
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT__SHIFT 0x00000018
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS__SHIFT  0x00000000
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT__SHIFT 0x00000010
#define TCP_CHAN_STEER_HI__CHAN8__SHIFT__GFX09          0x00000000
#define TCP_CHAN_STEER_HI__CHAN9__SHIFT__GFX09          0x00000004
#define TCP_CHAN_STEER_HI__CHANA__SHIFT__GFX09          0x00000008
#define TCP_CHAN_STEER_HI__CHANB__SHIFT__GFX09          0x0000000c
#define TCP_CHAN_STEER_HI__CHANC__SHIFT__GFX09          0x00000010
#define TCP_CHAN_STEER_HI__CHAND__SHIFT__GFX09          0x00000014
#define TCP_CHAN_STEER_HI__CHANE__SHIFT__GFX09          0x00000018
#define TCP_CHAN_STEER_HI__CHANF__SHIFT__GFX09          0x0000001c
#define TCP_CHAN_STEER_LO__CHAN0__SHIFT__GFX09          0x00000000
#define TCP_CHAN_STEER_LO__CHAN1__SHIFT__GFX09          0x00000004
#define TCP_CHAN_STEER_LO__CHAN2__SHIFT__GFX09          0x00000008
#define TCP_CHAN_STEER_LO__CHAN3__SHIFT__GFX09          0x0000000c
#define TCP_CHAN_STEER_LO__CHAN4__SHIFT__GFX09          0x00000010
#define TCP_CHAN_STEER_LO__CHAN5__SHIFT__GFX09          0x00000014
#define TCP_CHAN_STEER_LO__CHAN6__SHIFT__GFX09          0x00000018
#define TCP_CHAN_STEER_LO__CHAN7__SHIFT__GFX09          0x0000001c
#define TCP_CNTL2__LS_DISABLE_CLOCKS__SHIFT             0x00000000
#define TCP_CNTL__DISABLE_Z_MAP__SHIFT                  0x0000001c
#define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE__SHIFT         0x00000005
#define TCP_CNTL__FLAT_BUF_HASH_ENABLE__SHIFT__GFX09    0x00000004
#define TCP_CNTL__FORCE_EOW_TAGRAM_CNT__SHIFT           0x00000016
#define TCP_CNTL__FORCE_EOW_TOTAL_CNT__SHIFT            0x0000000f
#define TCP_CNTL__FORCE_HIT__SHIFT                      0x00000000
#define TCP_CNTL__FORCE_MISS__SHIFT                     0x00000001
#define TCP_CNTL__INV_ALL_VMIDS__SHIFT__GFX09           0x0000001d
#define TCP_CNTL__L1_SIZE__SHIFT__GFX09                 0x00000002
#define TCP_CREDIT__LFIFO_CREDIT__SHIFT__GFX09          0x00000000
#define TCP_CREDIT__REQ_FIFO_CREDIT__SHIFT              0x00000010
#define TCP_CREDIT__TD_CREDIT__SHIFT                    0x0000001d
#define TCP_EDC_CNT__DED_COUNT__SHIFT                   0x00000010
#define TCP_EDC_CNT__LFIFO_SED_COUNT__SHIFT             0x00000008
#define TCP_EDC_CNT__SEC_COUNT__SHIFT                   0x00000000
#define TCP_GATCL1_CNTL__FORCE_IN_ORDER__SHIFT__GFX09   0x0000001b
#define TCP_GATCL1_CNTL__FORCE_MISS__SHIFT__GFX09       0x0000001a
#define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000019
#define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2__SHIFT__GFX09 0x0000001e
#define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2__SHIFT__GFX09 0x0000001c
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0__SHIFT__GFX09 0x00000000
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1__SHIFT__GFX09 0x00000001
#define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A__SHIFT__GFX09 0x00000002
#define TCP_INVALIDATE__START__SHIFT                    0x00000000
#define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define TCP_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT       0x00000014
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT      0x00000018
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT     0x0000001c
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT     0x00000018
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT      0x00000000
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT      0x0000000a
#define TCP_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT       0x00000014
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT      0x00000018
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT       0x0000000a
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT       0x00000014
#define TCP_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT      0x00000000
#define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT      0x00000000
#define TCP_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT       0x00000014
#define TCP_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT       0x0000001c
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT        0x00000000
#define TCP_PERFCOUNTER_FILTER_EN__ADDR_MODE__SHIFT__GFX09 0x0000000b
#define TCP_PERFCOUNTER_FILTER_EN__BUFFER__SHIFT        0x00000000
#define TCP_PERFCOUNTER_FILTER_EN__DATA_FORMAT__SHIFT   0x00000003
#define TCP_PERFCOUNTER_FILTER_EN__DIM__SHIFT           0x00000002
#define TCP_PERFCOUNTER_FILTER_EN__FLAT__SHIFT          0x00000001
#define TCP_PERFCOUNTER_FILTER_EN__NUM_FORMAT__SHIFT    0x00000004
#define TCP_PERFCOUNTER_FILTER_EN__NUM_SAMPLES__SHIFT   0x00000006
#define TCP_PERFCOUNTER_FILTER_EN__OPCODE_TYPE__SHIFT   0x00000007
#define TCP_PERFCOUNTER_FILTER_EN__SW_MODE__SHIFT       0x00000005
#define TCP_PERFCOUNTER_FILTER__ADDR_MODE__SHIFT__GFX09 0x0000001c
#define TCP_PERFCOUNTER_FILTER__BUFFER__SHIFT           0x00000000
#define TCP_PERFCOUNTER_FILTER__DATA_FORMAT__SHIFT      0x00000005
#define TCP_PERFCOUNTER_FILTER__DIM__SHIFT              0x00000002
#define TCP_PERFCOUNTER_FILTER__FLAT__SHIFT             0x00000001
#define TCP_STATUS__ADRS_BUSY__SHIFT                    0x00000002
#define TCP_STATUS__CNTRL_BUSY__SHIFT                   0x00000004
#define TCP_STATUS__FORMAT_BUSY__SHIFT                  0x00000007
#define TCP_STATUS__INPUT_BUSY__SHIFT                   0x00000001
#define TCP_STATUS__LFIFO_BUSY__SHIFT                   0x00000005
#define TCP_STATUS__READ_BUSY__SHIFT                    0x00000006
#define TCP_STATUS__TAGRAMS_BUSY__SHIFT                 0x00000003
#define TCP_STATUS__TCP_BUSY__SHIFT                     0x00000000
#define TCP_STATUS__VM_BUSY__SHIFT                      0x00000008
#define TCP_UTCL1_CNTL1__CLIENTID__SHIFT__GFX09         0x00000007
#define TCP_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT__GFX09 0x00000019
#define TCP_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT__GFX09 0x00000000
#define TCP_UTCL1_CNTL1__FORCE_MISS__SHIFT__GFX09       0x0000001a
#define TCP_UTCL1_CNTL1__GPUVM_64K_DEFAULT__SHIFT__GFX09 0x00000001
#define TCP_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT__GFX09  0x00000002
#define TCP_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT__GFX09 0x0000001e
#define TCP_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT__GFX09 0x0000001c
#define TCP_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT__GFX09 0x00000017
#define TCP_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT__GFX09   0x00000018
#define TCP_UTCL1_CNTL1__REG_INV_VMID__SHIFT__GFX09     0x00000013
#define TCP_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT__GFX09  0x00000005
#define TCP_UTCL1_CNTL1__RESP_MODE__SHIFT__GFX09        0x00000003
#define TCP_UTCL1_CNTL2__ANY_LINE_VALID__SHIFT__GFX09   0x0000000a
#define TCP_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT__GFX09 0x0000001a
#define TCP_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT__GFX09 0x0000000f
#define TCP_UTCL1_CNTL2__FORCE_SNOOP__SHIFT__GFX09      0x0000000e
#define TCP_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT__GFX09   0x0000000c
#define TCP_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT__GFX09   0x00000009
#define TCP_UTCL1_CNTL2__SPARE__SHIFT__GFX09            0x00000000
#define TCP_UTCL1_STATUS__FAULT_DETECTED__SHIFT__GFX09  0x00000000
#define TCP_UTCL1_STATUS__PRT_DETECTED__SHIFT__GFX09    0x00000002
#define TCP_UTCL1_STATUS__RETRY_DETECTED__SHIFT__GFX09  0x00000001
#define TCP_WATCH0_ADDR_H__ADDR__SHIFT                  0x00000000
#define TCP_WATCH0_CNTL__ATC__SHIFT__GFX09              0x0000001c
#define TCP_WATCH0_CNTL__MASK__SHIFT                    0x00000000
#define TCP_WATCH0_CNTL__MODE__SHIFT                    0x0000001d
#define TCP_WATCH0_CNTL__VALID__SHIFT                   0x0000001f
#define TCP_WATCH0_CNTL__VMID__SHIFT                    0x00000018
#define TCP_WATCH1_ADDR_H__ADDR__SHIFT                  0x00000000
#define TCP_WATCH1_CNTL__ATC__SHIFT__GFX09              0x0000001c
#define TCP_WATCH1_CNTL__MASK__SHIFT                    0x00000000
#define TCP_WATCH1_CNTL__MODE__SHIFT                    0x0000001d
#define TCP_WATCH1_CNTL__VALID__SHIFT                   0x0000001f
#define TCP_WATCH1_CNTL__VMID__SHIFT                    0x00000018
#define TCP_WATCH2_ADDR_H__ADDR__SHIFT                  0x00000000
#define TCP_WATCH2_CNTL__ATC__SHIFT__GFX09              0x0000001c
#define TCP_WATCH2_CNTL__MASK__SHIFT                    0x00000000
#define TCP_WATCH2_CNTL__MODE__SHIFT                    0x0000001d
#define TCP_WATCH2_CNTL__VALID__SHIFT                   0x0000001f
#define TCP_WATCH2_CNTL__VMID__SHIFT                    0x00000018
#define TCP_WATCH3_ADDR_H__ADDR__SHIFT                  0x00000000
#define TCP_WATCH3_CNTL__ATC__SHIFT__GFX09              0x0000001c
#define TCP_WATCH3_CNTL__MASK__SHIFT                    0x00000000
#define TCP_WATCH3_CNTL__MODE__SHIFT                    0x0000001d
#define TCP_WATCH3_CNTL__VALID__SHIFT                   0x0000001f
#define TCP_WATCH3_CNTL__VMID__SHIFT                    0x00000018
#define TC_CFG_L1_LOAD_POLICY0__POLICY_0__SHIFT__GFX09  0x00000000
#define TC_CFG_L1_LOAD_POLICY0__POLICY_10__SHIFT__GFX09 0x00000014
#define TC_CFG_L1_LOAD_POLICY0__POLICY_11__SHIFT__GFX09 0x00000016
#define TC_CFG_L1_LOAD_POLICY0__POLICY_12__SHIFT__GFX09 0x00000018
#define TC_CFG_L1_LOAD_POLICY0__POLICY_13__SHIFT__GFX09 0x0000001a
#define TC_CFG_L1_LOAD_POLICY0__POLICY_14__SHIFT__GFX09 0x0000001c
#define TC_CFG_L1_LOAD_POLICY0__POLICY_15__SHIFT__GFX09 0x0000001e
#define TC_CFG_L1_LOAD_POLICY0__POLICY_1__SHIFT__GFX09  0x00000002
#define TC_CFG_L1_LOAD_POLICY0__POLICY_2__SHIFT__GFX09  0x00000004
#define TC_CFG_L1_LOAD_POLICY0__POLICY_3__SHIFT__GFX09  0x00000006
#define TC_CFG_L1_LOAD_POLICY0__POLICY_4__SHIFT__GFX09  0x00000008
#define TC_CFG_L1_LOAD_POLICY0__POLICY_5__SHIFT__GFX09  0x0000000a
#define TC_CFG_L1_LOAD_POLICY0__POLICY_6__SHIFT__GFX09  0x0000000c
#define TC_CFG_L1_LOAD_POLICY0__POLICY_7__SHIFT__GFX09  0x0000000e
#define TC_CFG_L1_LOAD_POLICY0__POLICY_8__SHIFT__GFX09  0x00000010
#define TC_CFG_L1_LOAD_POLICY0__POLICY_9__SHIFT__GFX09  0x00000012
#define TC_CFG_L1_LOAD_POLICY1__POLICY_16__SHIFT__GFX09 0x00000000
#define TC_CFG_L1_LOAD_POLICY1__POLICY_17__SHIFT__GFX09 0x00000002
#define TC_CFG_L1_LOAD_POLICY1__POLICY_18__SHIFT__GFX09 0x00000004
#define TC_CFG_L1_LOAD_POLICY1__POLICY_19__SHIFT__GFX09 0x00000006
#define TC_CFG_L1_LOAD_POLICY1__POLICY_20__SHIFT__GFX09 0x00000008
#define TC_CFG_L1_LOAD_POLICY1__POLICY_21__SHIFT__GFX09 0x0000000a
#define TC_CFG_L1_LOAD_POLICY1__POLICY_22__SHIFT__GFX09 0x0000000c
#define TC_CFG_L1_LOAD_POLICY1__POLICY_23__SHIFT__GFX09 0x0000000e
#define TC_CFG_L1_LOAD_POLICY1__POLICY_24__SHIFT__GFX09 0x00000010
#define TC_CFG_L1_LOAD_POLICY1__POLICY_25__SHIFT__GFX09 0x00000012
#define TC_CFG_L1_LOAD_POLICY1__POLICY_26__SHIFT__GFX09 0x00000014
#define TC_CFG_L1_LOAD_POLICY1__POLICY_27__SHIFT__GFX09 0x00000016
#define TC_CFG_L1_LOAD_POLICY1__POLICY_28__SHIFT__GFX09 0x00000018
#define TC_CFG_L1_LOAD_POLICY1__POLICY_29__SHIFT__GFX09 0x0000001a
#define TC_CFG_L1_LOAD_POLICY1__POLICY_30__SHIFT__GFX09 0x0000001c
#define TC_CFG_L1_LOAD_POLICY1__POLICY_31__SHIFT__GFX09 0x0000001e
#define TC_CFG_L1_STORE_POLICY__POLICY_0__SHIFT__GFX09  0x00000000
#define TC_CFG_L1_STORE_POLICY__POLICY_10__SHIFT__GFX09 0x0000000a
#define TC_CFG_L1_STORE_POLICY__POLICY_11__SHIFT__GFX09 0x0000000b
#define TC_CFG_L1_STORE_POLICY__POLICY_12__SHIFT__GFX09 0x0000000c
#define TC_CFG_L1_STORE_POLICY__POLICY_13__SHIFT__GFX09 0x0000000d
#define TC_CFG_L1_STORE_POLICY__POLICY_14__SHIFT__GFX09 0x0000000e
#define TC_CFG_L1_STORE_POLICY__POLICY_15__SHIFT__GFX09 0x0000000f
#define TC_CFG_L1_STORE_POLICY__POLICY_16__SHIFT__GFX09 0x00000010
#define TC_CFG_L1_STORE_POLICY__POLICY_17__SHIFT__GFX09 0x00000011
#define TC_CFG_L1_STORE_POLICY__POLICY_18__SHIFT__GFX09 0x00000012
#define TC_CFG_L1_STORE_POLICY__POLICY_19__SHIFT__GFX09 0x00000013
#define TC_CFG_L1_STORE_POLICY__POLICY_1__SHIFT__GFX09  0x00000001
#define TC_CFG_L1_STORE_POLICY__POLICY_20__SHIFT__GFX09 0x00000014
#define TC_CFG_L1_STORE_POLICY__POLICY_21__SHIFT__GFX09 0x00000015
#define TC_CFG_L1_STORE_POLICY__POLICY_22__SHIFT__GFX09 0x00000016
#define TC_CFG_L1_STORE_POLICY__POLICY_23__SHIFT__GFX09 0x00000017
#define TC_CFG_L1_STORE_POLICY__POLICY_24__SHIFT__GFX09 0x00000018
#define TC_CFG_L1_STORE_POLICY__POLICY_25__SHIFT__GFX09 0x00000019
#define TC_CFG_L1_STORE_POLICY__POLICY_26__SHIFT__GFX09 0x0000001a
#define TC_CFG_L1_STORE_POLICY__POLICY_27__SHIFT__GFX09 0x0000001b
#define TC_CFG_L1_STORE_POLICY__POLICY_28__SHIFT__GFX09 0x0000001c
#define TC_CFG_L1_STORE_POLICY__POLICY_29__SHIFT__GFX09 0x0000001d
#define TC_CFG_L1_STORE_POLICY__POLICY_2__SHIFT__GFX09  0x00000002
#define TC_CFG_L1_STORE_POLICY__POLICY_30__SHIFT__GFX09 0x0000001e
#define TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT__GFX09 0x0000001f
#define TC_CFG_L1_STORE_POLICY__POLICY_3__SHIFT__GFX09  0x00000003
#define TC_CFG_L1_STORE_POLICY__POLICY_4__SHIFT__GFX09  0x00000004
#define TC_CFG_L1_STORE_POLICY__POLICY_5__SHIFT__GFX09  0x00000005
#define TC_CFG_L1_STORE_POLICY__POLICY_6__SHIFT__GFX09  0x00000006
#define TC_CFG_L1_STORE_POLICY__POLICY_7__SHIFT__GFX09  0x00000007
#define TC_CFG_L1_STORE_POLICY__POLICY_8__SHIFT__GFX09  0x00000008
#define TC_CFG_L1_STORE_POLICY__POLICY_9__SHIFT__GFX09  0x00000009
#define TC_CFG_L1_VOLATILE__VOL__SHIFT__GFX09           0x00000000
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_0__SHIFT__GFX09 0x00000000
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_10__SHIFT__GFX09 0x00000014
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_11__SHIFT__GFX09 0x00000016
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_12__SHIFT__GFX09 0x00000018
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_13__SHIFT__GFX09 0x0000001a
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_14__SHIFT__GFX09 0x0000001c
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_15__SHIFT__GFX09 0x0000001e
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_1__SHIFT__GFX09 0x00000002
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_2__SHIFT__GFX09 0x00000004
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_3__SHIFT__GFX09 0x00000006
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_4__SHIFT__GFX09 0x00000008
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_5__SHIFT__GFX09 0x0000000a
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_6__SHIFT__GFX09 0x0000000c
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_7__SHIFT__GFX09 0x0000000e
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_8__SHIFT__GFX09 0x00000010
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_9__SHIFT__GFX09 0x00000012
#define TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT__GFX09  0x00000000
#define TC_CFG_L2_LOAD_POLICY0__POLICY_10__SHIFT__GFX09 0x00000014
#define TC_CFG_L2_LOAD_POLICY0__POLICY_11__SHIFT__GFX09 0x00000016
#define TC_CFG_L2_LOAD_POLICY0__POLICY_12__SHIFT__GFX09 0x00000018
#define TC_CFG_L2_LOAD_POLICY0__POLICY_13__SHIFT__GFX09 0x0000001a
#define TC_CFG_L2_LOAD_POLICY0__POLICY_14__SHIFT__GFX09 0x0000001c
#define TC_CFG_L2_LOAD_POLICY0__POLICY_15__SHIFT__GFX09 0x0000001e
#define TC_CFG_L2_LOAD_POLICY0__POLICY_1__SHIFT__GFX09  0x00000002
#define TC_CFG_L2_LOAD_POLICY0__POLICY_2__SHIFT__GFX09  0x00000004
#define TC_CFG_L2_LOAD_POLICY0__POLICY_3__SHIFT__GFX09  0x00000006
#define TC_CFG_L2_LOAD_POLICY0__POLICY_4__SHIFT__GFX09  0x00000008
#define TC_CFG_L2_LOAD_POLICY0__POLICY_5__SHIFT__GFX09  0x0000000a
#define TC_CFG_L2_LOAD_POLICY0__POLICY_6__SHIFT__GFX09  0x0000000c
#define TC_CFG_L2_LOAD_POLICY0__POLICY_7__SHIFT__GFX09  0x0000000e
#define TC_CFG_L2_LOAD_POLICY0__POLICY_8__SHIFT__GFX09  0x00000010
#define TC_CFG_L2_LOAD_POLICY0__POLICY_9__SHIFT__GFX09  0x00000012
#define TC_CFG_L2_LOAD_POLICY1__POLICY_16__SHIFT__GFX09 0x00000000
#define TC_CFG_L2_LOAD_POLICY1__POLICY_17__SHIFT__GFX09 0x00000002
#define TC_CFG_L2_LOAD_POLICY1__POLICY_18__SHIFT__GFX09 0x00000004
#define TC_CFG_L2_LOAD_POLICY1__POLICY_19__SHIFT__GFX09 0x00000006
#define TC_CFG_L2_LOAD_POLICY1__POLICY_20__SHIFT__GFX09 0x00000008
#define TC_CFG_L2_LOAD_POLICY1__POLICY_21__SHIFT__GFX09 0x0000000a
#define TC_CFG_L2_LOAD_POLICY1__POLICY_22__SHIFT__GFX09 0x0000000c
#define TC_CFG_L2_LOAD_POLICY1__POLICY_23__SHIFT__GFX09 0x0000000e
#define TC_CFG_L2_LOAD_POLICY1__POLICY_24__SHIFT__GFX09 0x00000010
#define TC_CFG_L2_LOAD_POLICY1__POLICY_25__SHIFT__GFX09 0x00000012
#define TC_CFG_L2_LOAD_POLICY1__POLICY_26__SHIFT__GFX09 0x00000014
#define TC_CFG_L2_LOAD_POLICY1__POLICY_27__SHIFT__GFX09 0x00000016
#define TC_CFG_L2_LOAD_POLICY1__POLICY_28__SHIFT__GFX09 0x00000018
#define TC_CFG_L2_LOAD_POLICY1__POLICY_29__SHIFT__GFX09 0x0000001a
#define TC_CFG_L2_LOAD_POLICY1__POLICY_30__SHIFT__GFX09 0x0000001c
#define TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT__GFX09 0x0000001e
#define TC_CFG_L2_STORE_POLICY0__POLICY_0__SHIFT__GFX09 0x00000000
#define TC_CFG_L2_STORE_POLICY0__POLICY_10__SHIFT__GFX09 0x00000014
#define TC_CFG_L2_STORE_POLICY0__POLICY_11__SHIFT__GFX09 0x00000016
#define TC_CFG_L2_STORE_POLICY0__POLICY_12__SHIFT__GFX09 0x00000018
#define TC_CFG_L2_STORE_POLICY0__POLICY_13__SHIFT__GFX09 0x0000001a
#define TC_CFG_L2_STORE_POLICY0__POLICY_14__SHIFT__GFX09 0x0000001c
#define TC_CFG_L2_STORE_POLICY0__POLICY_15__SHIFT__GFX09 0x0000001e
#define TC_CFG_L2_STORE_POLICY0__POLICY_1__SHIFT__GFX09 0x00000002
#define TC_CFG_L2_STORE_POLICY0__POLICY_2__SHIFT__GFX09 0x00000004
#define TC_CFG_L2_STORE_POLICY0__POLICY_3__SHIFT__GFX09 0x00000006
#define TC_CFG_L2_STORE_POLICY0__POLICY_4__SHIFT__GFX09 0x00000008
#define TC_CFG_L2_STORE_POLICY0__POLICY_5__SHIFT__GFX09 0x0000000a
#define TC_CFG_L2_STORE_POLICY0__POLICY_6__SHIFT__GFX09 0x0000000c
#define TC_CFG_L2_STORE_POLICY0__POLICY_7__SHIFT__GFX09 0x0000000e
#define TC_CFG_L2_STORE_POLICY0__POLICY_8__SHIFT__GFX09 0x00000010
#define TC_CFG_L2_STORE_POLICY0__POLICY_9__SHIFT__GFX09 0x00000012
#define TC_CFG_L2_STORE_POLICY1__POLICY_16__SHIFT__GFX09 0x00000000
#define TC_CFG_L2_STORE_POLICY1__POLICY_17__SHIFT__GFX09 0x00000002
#define TC_CFG_L2_STORE_POLICY1__POLICY_18__SHIFT__GFX09 0x00000004
#define TC_CFG_L2_STORE_POLICY1__POLICY_19__SHIFT__GFX09 0x00000006
#define TC_CFG_L2_STORE_POLICY1__POLICY_20__SHIFT__GFX09 0x00000008
#define TC_CFG_L2_STORE_POLICY1__POLICY_21__SHIFT__GFX09 0x0000000a
#define TC_CFG_L2_STORE_POLICY1__POLICY_22__SHIFT__GFX09 0x0000000c
#define TC_CFG_L2_STORE_POLICY1__POLICY_23__SHIFT__GFX09 0x0000000e
#define TC_CFG_L2_STORE_POLICY1__POLICY_24__SHIFT__GFX09 0x00000010
#define TC_CFG_L2_STORE_POLICY1__POLICY_25__SHIFT__GFX09 0x00000012
#define TC_CFG_L2_STORE_POLICY1__POLICY_26__SHIFT__GFX09 0x00000014
#define TC_CFG_L2_STORE_POLICY1__POLICY_27__SHIFT__GFX09 0x00000016
#define TC_CFG_L2_STORE_POLICY1__POLICY_28__SHIFT__GFX09 0x00000018
#define TC_CFG_L2_STORE_POLICY1__POLICY_29__SHIFT__GFX09 0x0000001a
#define TC_CFG_L2_STORE_POLICY1__POLICY_30__SHIFT__GFX09 0x0000001c
#define TC_CFG_L2_STORE_POLICY1__POLICY_31__SHIFT__GFX09 0x0000001e
#define TC_CFG_L2_VOLATILE__VOL__SHIFT__GFX09           0x00000000
#define TD_CGTT_CTRL__OFF_HYSTERESIS__SHIFT             0x00000004
#define TD_CGTT_CTRL__ON_DELAY__SHIFT                   0x00000000
#define TD_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT             0x0000001f
#define TD_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT             0x0000001e
#define TD_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT             0x0000001d
#define TD_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT             0x0000001c
#define TD_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT             0x0000001b
#define TD_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT             0x0000001a
#define TD_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT             0x00000019
#define TD_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT             0x00000018
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE0__SHIFT       0x00000017
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE1__SHIFT       0x00000016
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE2__SHIFT       0x00000015
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE3__SHIFT       0x00000014
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE4__SHIFT       0x00000013
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE5__SHIFT       0x00000012
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE6__SHIFT       0x00000011
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE7__SHIFT       0x00000010
#define TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT__SHIFT      0x00000017
#define TD_CNTL__DISABLE_MM_QNAN_COMPARE_RESULT__SHIFT__GFX09 0x00000018
#define TD_CNTL__DISABLE_POWER_THROTTLE__SHIFT          0x00000014
#define TD_CNTL__ENABLE_ROUND_TO_ZERO__SHIFT            0x00000015
#define TD_CNTL__EXTEND_LDS_STALL__SHIFT                0x00000009
#define TD_CNTL__GATHER4_DX9_MODE__SHIFT                0x00000013
#define TD_CNTL__GATHER4_FLOAT_MODE__SHIFT              0x00000010
#define TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT          0x0000000b
#define TD_CNTL__LD_FLOAT_MODE__SHIFT                   0x00000012
#define TD_CNTL__PAD_STALL_EN__SHIFT                    0x00000008
#define TD_CNTL__PRECISION_COMPATIBILITY__SHIFT         0x0000000f
#define TD_CNTL__SYNC_PHASE_SH__SHIFT                   0x00000000
#define TD_CNTL__SYNC_PHASE_VC_SMX__SHIFT               0x00000004
#define TD_DSM_CNTL2__TD_CS_FIFO_ENABLE_ERROR_INJECT__SHIFT 0x00000006
#define TD_DSM_CNTL2__TD_CS_FIFO_SELECT_INJECT_DELAY__SHIFT 0x00000008
#define TD_DSM_CNTL2__TD_INJECT_DELAY__SHIFT            0x0000001a
#define TD_DSM_CNTL2__TD_SS_FIFO_HI_ENABLE_ERROR_INJECT__SHIFT 0x00000003
#define TD_DSM_CNTL2__TD_SS_FIFO_HI_SELECT_INJECT_DELAY__SHIFT 0x00000005
#define TD_DSM_CNTL2__TD_SS_FIFO_LO_ENABLE_ERROR_INJECT__SHIFT 0x00000000
#define TD_DSM_CNTL2__TD_SS_FIFO_LO_SELECT_INJECT_DELAY__SHIFT 0x00000002
#define TD_DSM_CNTL__TD_CS_FIFO_DSM_IRRITATOR_DATA__SHIFT 0x00000006
#define TD_DSM_CNTL__TD_CS_FIFO_ENABLE_SINGLE_WRITE__SHIFT 0x00000008
#define TD_DSM_CNTL__TD_SS_FIFO_HI_DSM_IRRITATOR_DATA__SHIFT 0x00000003
#define TD_DSM_CNTL__TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE__SHIFT 0x00000005
#define TD_DSM_CNTL__TD_SS_FIFO_LO_DSM_IRRITATOR_DATA__SHIFT 0x00000000
#define TD_DSM_CNTL__TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE__SHIFT 0x00000002
#define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT      0x0000001c
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT      0x00000018
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT       0x00000000
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT       0x0000000a
#define TD_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT        0x00000014
#define TD_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT       0x00000018
#define TD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT        0x0000001c
#define TD_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT        0x0000000a
#define TD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT         0x00000000
#define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT       0x00000000
#define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT       0x00000000
#define TD_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT        0x00000014
#define TD_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define TD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT        0x0000001c
#define TD_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define TD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT         0x00000000
#define TD_SCRATCH__SCRATCH__SHIFT                      0x00000000
#define TD_STATUS__BUSY__SHIFT                          0x0000001f
#define UTCL2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT__GFX09 0x0000000f
#define UTCL2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT__GFX09 0x00000004
#define UTCL2_CGTT_CLK_CTRL__ON_DELAY__SHIFT__GFX09     0x00000000
#define UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_EXTRA__SHIFT__GFX09 0x0000000c
#define UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT__GFX09 0x00000018
#define UTCL2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT__GFX09 0x00000010
#define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT    0x00000006
#define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT 0x00000000
#define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT__SHIFT 0x00000004
#define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD__SHIFT 0x0000000b
#define VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_EOI__SHIFT 0x0000001d
#define VGT_CACHE_INVALIDATION__ENABLE_PING_PONG__SHIFT 0x00000015
#define VGT_CACHE_INVALIDATION__EN_WAVE_MERGE__SHIFT    0x0000001c
#define VGT_CACHE_INVALIDATION__ES_LIMIT__SHIFT         0x00000010
#define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN__SHIFT 0x0000000c
#define VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_1__SHIFT  0x00000016
#define VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_2__SHIFT  0x00000019
#define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH__SHIFT 0x0000000d
#define VGT_CACHE_INVALIDATION__USE_GS_DONE__SHIFT      0x00000009
#define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER__SHIFT 0x00000005
#define VGT_CNTL_STATUS__VGT_BUSY__SHIFT                0x00000000
#define VGT_CNTL_STATUS__VGT_GS_BUSY__SHIFT             0x00000007
#define VGT_CNTL_STATUS__VGT_HS_BUSY__SHIFT             0x00000008
#define VGT_CNTL_STATUS__VGT_OUT_BUSY__SHIFT            0x00000002
#define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY__SHIFT       0x00000001
#define VGT_CNTL_STATUS__VGT_PI_BUSY__SHIFT             0x00000006
#define VGT_CNTL_STATUS__VGT_PRIMGEN_BUSY__SHIFT        0x0000000a
#define VGT_CNTL_STATUS__VGT_PT_BUSY__SHIFT             0x00000003
#define VGT_CNTL_STATUS__VGT_TE11_BUSY__SHIFT           0x00000009
#define VGT_CNTL_STATUS__VGT_TE_BUSY__SHIFT             0x00000004
#define VGT_CNTL_STATUS__VGT_VR_BUSY__SHIFT             0x00000005
#define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX__SHIFT     0x00000000
#define VGT_DMA_BASE_HI__BASE_ADDR__SHIFT               0x00000000
#define VGT_DMA_BASE__BASE_ADDR__SHIFT                  0x00000000
#define VGT_DMA_CONTROL__EN_INST_OPT_ADV__SHIFT__GFX09  0x00000016
#define VGT_DMA_CONTROL__EN_INST_OPT_BASIC__SHIFT__GFX09 0x00000015
#define VGT_DMA_CONTROL__HW_USE_ONLY__SHIFT__GFX09      0x00000017
#define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP__SHIFT        0x00000011
#define VGT_DMA_CONTROL__PRIMGROUP_SIZE__SHIFT          0x00000000
#define VGT_DMA_CONTROL__SWITCH_ON_EOI__SHIFT           0x00000013
#define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP__SHIFT        0x00000014
#define VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH__SHIFT__GFX09 0x00000009
#define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH__SHIFT 0x00000000
#define VGT_DMA_EVENT_INITIATOR__ADDRESS_HI__SHIFT      0x0000000a
#define VGT_DMA_EVENT_INITIATOR__EVENT_TYPE__SHIFT      0x00000000
#define VGT_DMA_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT  0x0000001b
#define VGT_DMA_INDEX_TYPE__BUF_TYPE__SHIFT             0x00000004
#define VGT_DMA_INDEX_TYPE__INDEX_TYPE__SHIFT           0x00000000
#define VGT_DMA_INDEX_TYPE__NOT_EOP__SHIFT              0x00000009
#define VGT_DMA_INDEX_TYPE__PRIMGEN_EN__SHIFT__GFX09    0x00000008
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY__SHIFT         0x00000006
#define VGT_DMA_INDEX_TYPE__REQ_PATH__SHIFT             0x0000000a
#define VGT_DMA_INDEX_TYPE__SWAP_MODE__SHIFT            0x00000002
#define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT    0x00000008
#define VGT_DMA_MAX_SIZE__MAX_SIZE__SHIFT               0x00000000
#define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES__SHIFT     0x00000000
#define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT        0x00000000
#define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH__SHIFT 0x00000000
#define VGT_DMA_SIZE__NUM_INDICES__SHIFT                0x00000000
#define VGT_DRAW_INITIATOR__GRBM_SKEW_NO_DEC__SHIFT     0x00000008
#define VGT_DRAW_INITIATOR__MAJOR_MODE__SHIFT           0x00000002
#define VGT_DRAW_INITIATOR__NOT_EOP__SHIFT              0x00000005
#define VGT_DRAW_INITIATOR__REG_RT_INDEX__SHIFT         0x0000001d
#define VGT_DRAW_INITIATOR__SOURCE_SELECT__SHIFT        0x00000000
#define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX__SHIFT       0x00000004
#define VGT_DRAW_INITIATOR__UNROLLED_INST__SHIFT        0x00000007
#define VGT_DRAW_INITIATOR__USE_OPAQUE__SHIFT           0x00000006
#define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH__SHIFT 0x00000000
#define VGT_ENHANCE__MISC__SHIFT                        0x00000000
#define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE__SHIFT         0x00000000
#define VGT_ES_PER_GS__ES_PER_GS__SHIFT                 0x00000000
#define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW__SHIFT       0x00000000
#define VGT_EVENT_INITIATOR__ADDRESS_HI__SHIFT          0x0000000a
#define VGT_EVENT_INITIATOR__EVENT_TYPE__SHIFT          0x00000000
#define VGT_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT      0x0000001b
#define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH__SHIFT        0x00000008
#define VGT_FIFO_DEPTHS__RESERVED_0__SHIFT              0x00000007
#define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH__SHIFT    0x00000000
#define VGT_GROUP_DECR__DECR__SHIFT                     0x00000000
#define VGT_GROUP_FIRST_DECR__FIRST_DECR__SHIFT         0x00000000
#define VGT_GROUP_PRIM_TYPE__PRIM_ORDER__SHIFT          0x00000010
#define VGT_GROUP_PRIM_TYPE__PRIM_TYPE__SHIFT           0x00000000
#define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER__SHIFT        0x0000000e
#define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS__SHIFT        0x0000000f
#define VGT_GROUP_VECT_0_CNTL__COMP_W_EN__SHIFT         0x00000003
#define VGT_GROUP_VECT_0_CNTL__COMP_X_EN__SHIFT         0x00000000
#define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN__SHIFT         0x00000001
#define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN__SHIFT         0x00000002
#define VGT_GROUP_VECT_0_CNTL__SHIFT__SHIFT             0x00000010
#define VGT_GROUP_VECT_0_CNTL__STRIDE__SHIFT            0x00000008
#define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV__SHIFT        0x00000018
#define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET__SHIFT      0x0000001c
#define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV__SHIFT        0x00000000
#define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET__SHIFT      0x00000004
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV__SHIFT        0x00000008
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET__SHIFT      0x0000000c
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV__SHIFT        0x00000010
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET__SHIFT      0x00000014
#define VGT_GROUP_VECT_1_CNTL__COMP_W_EN__SHIFT         0x00000003
#define VGT_GROUP_VECT_1_CNTL__COMP_X_EN__SHIFT         0x00000000
#define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN__SHIFT         0x00000001
#define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN__SHIFT         0x00000002
#define VGT_GROUP_VECT_1_CNTL__SHIFT__SHIFT             0x00000010
#define VGT_GROUP_VECT_1_CNTL__STRIDE__SHIFT            0x00000008
#define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV__SHIFT        0x00000018
#define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET__SHIFT      0x0000001c
#define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV__SHIFT        0x00000000
#define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET__SHIFT      0x00000004
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV__SHIFT        0x00000008
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET__SHIFT      0x0000000c
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV__SHIFT        0x00000010
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET__SHIFT      0x00000014
#define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE__SHIFT         0x00000000
#define VGT_GSVS_RING_OFFSET_1__OFFSET__SHIFT           0x00000000
#define VGT_GSVS_RING_OFFSET_2__OFFSET__SHIFT           0x00000000
#define VGT_GSVS_RING_OFFSET_3__OFFSET__SHIFT           0x00000000
#define VGT_GSVS_RING_SIZE__MEM_SIZE__SHIFT             0x00000000
#define VGT_GS_INSTANCE_CNT__CNT__SHIFT                 0x00000002
#define VGT_GS_INSTANCE_CNT__ENABLE__SHIFT              0x00000000
#define VGT_GS_MAX_PRIMS_PER_SUBGROUP__MAX_PRIMS_PER_SUBGROUP__SHIFT__GFX09 0x00000000
#define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT__SHIFT        0x00000000
#define VGT_GS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT          0x00000000
#define VGT_GS_MODE__CUT_MODE__SHIFT                    0x00000004
#define VGT_GS_MODE__ES_PASSTHRU__SHIFT                 0x0000000d
#define VGT_GS_MODE__ES_WRITE_OPTIMIZE__SHIFT           0x00000013
#define VGT_GS_MODE__GS_C_PACK_EN__SHIFT                0x0000000b
#define VGT_GS_MODE__GS_WRITE_OPTIMIZE__SHIFT           0x00000014
#define VGT_GS_MODE__MODE__SHIFT                        0x00000000
#define VGT_GS_MODE__ONCHIP__SHIFT                      0x00000015
#define VGT_GS_MODE__PARTIAL_THD_AT_EOI__SHIFT          0x00000011
#define VGT_GS_MODE__RESERVED_0__SHIFT                  0x00000003
#define VGT_GS_MODE__RESERVED_1__SHIFT                  0x00000006
#define VGT_GS_MODE__RESERVED_2__SHIFT                  0x0000000c
#define VGT_GS_MODE__RESERVED_3__SHIFT__GFX09           0x0000000e
#define VGT_GS_MODE__RESERVED_4__SHIFT__GFX09           0x0000000f
#define VGT_GS_MODE__RESERVED_5__SHIFT__GFX09           0x00000010
#define VGT_GS_MODE__SUPPRESS_CUTS__SHIFT               0x00000012
#define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP__SHIFT  0x00000000
#define VGT_GS_ONCHIP_CNTL__GS_INST_PRIMS_IN_SUBGRP__SHIFT 0x00000016
#define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP__SHIFT  0x0000000b
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1__SHIFT     0x00000008
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2__SHIFT     0x00000010
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3__SHIFT     0x00000016
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE__SHIFT       0x00000000
#define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM__SHIFT 0x0000001f
#define VGT_GS_PER_ES__GS_PER_ES__SHIFT                 0x00000000
#define VGT_GS_PER_VS__GS_PER_VS__SHIFT                 0x00000000
#define VGT_GS_VERTEX_REUSE__VERT_REUSE__SHIFT          0x00000000
#define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE__SHIFT         0x00000000
#define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE__SHIFT         0x00000000
#define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE__SHIFT         0x00000000
#define VGT_GS_VERT_ITEMSIZE__ITEMSIZE__SHIFT           0x00000000
#define VGT_HOS_CNTL__TESS_MODE__SHIFT                  0x00000000
#define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS__SHIFT         0x00000000
#define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS__SHIFT         0x00000000
#define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH__SHIFT         0x00000000
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING__SHIFT  0x00000000
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY__SHIFT 0x00000009
#define VGT_IMMED_DATA__DATA__SHIFT                     0x00000000
#define VGT_INDEX_TYPE__INDEX_TYPE__SHIFT               0x00000000
#define VGT_INDEX_TYPE__PRIMGEN_EN__SHIFT__GFX09        0x00000008
#define VGT_INDX_OFFSET__INDX_OFFSET__SHIFT             0x00000000
#define VGT_INSTANCE_BASE_ID__INSTANCE_BASE_ID__SHIFT   0x00000000
#define VGT_INSTANCE_STEP_RATE_0__STEP_RATE__SHIFT      0x00000000
#define VGT_INSTANCE_STEP_RATE_1__STEP_RATE__SHIFT      0x00000000
#define VGT_LAST_COPY_STATE__DST_STATE_ID__SHIFT        0x00000010
#define VGT_LAST_COPY_STATE__SRC_STATE_ID__SHIFT        0x00000000
#define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT        0x00000008
#define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP__SHIFT       0x0000000e
#define VGT_LS_HS_CONFIG__NUM_PATCHES__SHIFT            0x00000000
#define VGT_MAX_VTX_INDX__MAX_INDX__SHIFT               0x00000000
#define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES__SHIFT       0x00000000
#define VGT_MIN_VTX_INDX__MIN_INDX__SHIFT               0x00000000
#define VGT_MULTI_PRIM_IB_RESET_EN__MATCH_ALL_BITS__SHIFT 0x00000001
#define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN__SHIFT     0x00000000
#define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX__SHIFT 0x00000000
#define VGT_NUM_INDICES__NUM_INDICES__SHIFT             0x00000000
#define VGT_NUM_INSTANCES__NUM_INSTANCES__SHIFT         0x00000000
#define VGT_OUTPUT_PATH_CNTL__PATH_SELECT__SHIFT        0x00000000
#define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST__SHIFT       0x00000000
#define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT__GFX09 0x0000001c
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT__GFX09 0x00000018
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT__GFX09 0x0000000a
#define VGT_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT__GFX09 0x0000001c
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT__GFX09 0x00000018
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT__GFX09 0x0000000a
#define VGT_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT__GFX09 0x00000014
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT__GFX09 0x00000018
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT__GFX09 0x0000000a
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define VGT_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define VGT_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__GFX09 0x00000000
#define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK__SHIFT__GFX09 0x00000000
#define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI__SHIFT 0x00000001
#define VGT_PRIMITIVEID_EN__NGG_DISABLE_PROVOK_REUSE__SHIFT 0x00000002
#define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN__SHIFT       0x00000000
#define VGT_PRIMITIVEID_RESET__VALUE__SHIFT             0x00000000
#define VGT_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT            0x00000000
#define VGT_RESET_DEBUG__GS_DISABLE__SHIFT              0x00000000
#define VGT_RESET_DEBUG__TESS_DISABLE__SHIFT            0x00000001
#define VGT_RESET_DEBUG__WD_DISABLE__SHIFT              0x00000002
#define VGT_REUSE_OFF__REUSE_OFF__SHIFT                 0x00000000
#define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN__SHIFT   0x00000009
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0__SHIFT 0x0000000a
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1__SHIFT 0x0000000b
#define VGT_SHADER_STAGES_EN__ES_EN__SHIFT              0x00000003
#define VGT_SHADER_STAGES_EN__GS_EN__SHIFT              0x00000005
#define VGT_SHADER_STAGES_EN__GS_FAST_LAUNCH__SHIFT     0x00000013
#define VGT_SHADER_STAGES_EN__HS_EN__SHIFT              0x00000002
#define VGT_SHADER_STAGES_EN__LS_EN__SHIFT              0x00000000
#define VGT_SHADER_STAGES_EN__MAX_PRIMGRP_IN_WAVE__SHIFT 0x0000000f
#define VGT_SHADER_STAGES_EN__ORDERED_ID_MODE__SHIFT    0x0000000e
#define VGT_SHADER_STAGES_EN__PRIMGEN_EN__SHIFT         0x0000000d
#define VGT_SHADER_STAGES_EN__VS_EN__SHIFT              0x00000006
#define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN__SHIFT      0x0000000c
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN__SHIFT 0x00000000
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN__SHIFT 0x00000004
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN__SHIFT 0x00000008
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN__SHIFT 0x0000000c
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE__SHIFT   0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET__SHIFT      0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_0__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_1__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_2__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_BUFFER_SIZE_3__SIZE__SHIFT          0x00000000
#define VGT_STRMOUT_CONFIG__EN_PRIMS_NEEDED_CNT__SHIFT  0x00000007
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK__SHIFT     0x00000008
#define VGT_STRMOUT_CONFIG__RAST_STREAM__SHIFT          0x00000004
#define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN__SHIFT       0x00000000
#define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN__SHIFT       0x00000001
#define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN__SHIFT       0x00000002
#define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN__SHIFT       0x00000003
#define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK__SHIFT 0x0000001f
#define VGT_STRMOUT_DELAY__SE0_WD_DELAY__SHIFT          0x00000008
#define VGT_STRMOUT_DELAY__SE1_WD_DELAY__SHIFT          0x0000000b
#define VGT_STRMOUT_DELAY__SE2_WD_DELAY__SHIFT          0x0000000e
#define VGT_STRMOUT_DELAY__SE3_WD_DELAY__SHIFT          0x00000011
#define VGT_STRMOUT_DELAY__SKIP_DELAY__SHIFT            0x00000000
#define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE__SHIFT 0x00000000
#define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET__SHIFT   0x00000000
#define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE__SHIFT 0x00000000
#define VGT_STRMOUT_VTX_STRIDE_0__STRIDE__SHIFT         0x00000000
#define VGT_STRMOUT_VTX_STRIDE_1__STRIDE__SHIFT         0x00000000
#define VGT_STRMOUT_VTX_STRIDE_2__STRIDE__SHIFT         0x00000000
#define VGT_STRMOUT_VTX_STRIDE_3__STRIDE__SHIFT         0x00000000
#define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE__SHIFT 0x00000007
#define VGT_SYS_CONFIG__DUAL_CORE_EN__SHIFT             0x00000000
#define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP__SHIFT         0x00000001
#define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE__SHIFT     0x00000000
#define VGT_TESS_DISTRIBUTION__ACCUM_QUAD__SHIFT        0x00000010
#define VGT_TESS_DISTRIBUTION__ACCUM_TRI__SHIFT         0x00000008
#define VGT_TESS_DISTRIBUTION__DONUT_SPLIT__SHIFT       0x00000018
#define VGT_TESS_DISTRIBUTION__TRAP_SPLIT__SHIFT        0x0000001d
#define VGT_TF_MEMORY_BASE_HI__BASE_HI__SHIFT           0x00000000
#define VGT_TF_MEMORY_BASE__BASE__SHIFT                 0x00000000
#define VGT_TF_PARAM__DEPRECATED__SHIFT                 0x00000009
#define VGT_TF_PARAM__DISABLE_DONUTS__SHIFT             0x0000000e
#define VGT_TF_PARAM__DISTRIBUTION_MODE__SHIFT          0x00000011
#define VGT_TF_PARAM__PARTITIONING__SHIFT               0x00000002
#define VGT_TF_PARAM__RDREQ_POLICY__SHIFT               0x0000000f
#define VGT_TF_PARAM__RESERVED_REDUC_AXIS__SHIFT        0x00000008
#define VGT_TF_PARAM__TOPOLOGY__SHIFT                   0x00000005
#define VGT_TF_PARAM__TYPE__SHIFT                       0x00000000
#define VGT_TF_RING_SIZE__SIZE__SHIFT                   0x00000000
#define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH__SHIFT 0x00000000
#define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT          0x00000000
#define VGT_VTX_CNT_EN__VTX_CNT_EN__SHIFT               0x00000000
#define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT__SHIFT       0x00000000
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT0_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT0_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT0_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT10_CNTL__ENABLE_CONTEXT__SHIFT__GFX09 0x00000000
#define VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT10_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT10_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT10_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT10_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT11_CNTL__ENABLE_CONTEXT__SHIFT__GFX09 0x00000000
#define VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT11_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT11_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT11_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT11_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT12_CNTL__ENABLE_CONTEXT__SHIFT__GFX09 0x00000000
#define VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT12_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT12_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT12_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT12_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT13_CNTL__ENABLE_CONTEXT__SHIFT__GFX09 0x00000000
#define VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT13_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT13_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT13_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT13_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT14_CNTL__ENABLE_CONTEXT__SHIFT__GFX09 0x00000000
#define VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT14_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT14_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT14_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT14_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT15_CNTL__ENABLE_CONTEXT__SHIFT__GFX09 0x00000000
#define VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT15_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT15_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT15_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT15_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT1_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT1_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT1_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT2_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT2_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT2_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT2_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT2_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT3_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT3_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT3_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT3_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT3_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT4_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT4_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT4_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT4_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT4_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT5_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT5_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT5_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT5_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT5_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT6_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT6_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT6_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT6_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT6_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT7_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT7_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT7_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT7_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT7_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT8_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT8_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT8_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT8_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT8_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000b
#define VM_CONTEXT9_CNTL__ENABLE_CONTEXT__SHIFT__GFX09  0x00000000
#define VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000016
#define VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000015
#define VM_CONTEXT9_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT__GFX09 0x00000003
#define VM_CONTEXT9_CNTL__PAGE_TABLE_DEPTH__SHIFT__GFX09 0x00000001
#define VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000e
#define VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000009
#define VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000012
#define VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000011
#define VM_CONTEXT9_CNTL__RETRY_OTHER_FAULT__SHIFT__GFX09 0x00000008
#define VM_CONTEXT9_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT__GFX09 0x00000007
#define VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000010
#define VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x0000000f
#define VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000014
#define VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0__SHIFT__GFX09 0x00000000
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10__SHIFT__GFX09 0x0000000a
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11__SHIFT__GFX09 0x0000000b
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12__SHIFT__GFX09 0x0000000c
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13__SHIFT__GFX09 0x0000000d
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14__SHIFT__GFX09 0x0000000e
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15__SHIFT__GFX09 0x0000000f
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1__SHIFT__GFX09 0x00000001
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2__SHIFT__GFX09 0x00000002
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3__SHIFT__GFX09 0x00000003
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4__SHIFT__GFX09 0x00000004
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5__SHIFT__GFX09 0x00000005
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6__SHIFT__GFX09 0x00000006
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7__SHIFT__GFX09 0x00000007
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8__SHIFT__GFX09 0x00000008
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9__SHIFT__GFX09 0x00000009
#define VM_DUMMY_PAGE_FAULT_ADDR_HI32__DUMMY_PAGE_ADDR_HI4__SHIFT__GFX09 0x00000000
#define VM_DUMMY_PAGE_FAULT_ADDR_LO32__DUMMY_PAGE_ADDR_LO32__SHIFT__GFX09 0x00000000
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL__SHIFT__GFX09 0x00000001
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MSBS__SHIFT__GFX09 0x00000002
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG0_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG0_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG0_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG0_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG10_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG10_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG10_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG10_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG11_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG11_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG11_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG11_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG12_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG12_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG12_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG12_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG13_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG13_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG13_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG13_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG14_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG14_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG14_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG14_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG15_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG15_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG15_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG15_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG16_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG16_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG16_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG16_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG17_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG17_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG17_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG17_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG1_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG1_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG1_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG1_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG2_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG2_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG2_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG2_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG3_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG3_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG3_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG3_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG4_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG4_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG4_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG4_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG5_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG5_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG5_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG5_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG6_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG6_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG6_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG6_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG7_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG7_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG7_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG7_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG8_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG8_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG8_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG8_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG9_ACK__PER_VMID_INVALIDATE_ACK__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT__GFX09 0x00000001
#define VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__S_BIT__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG9_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000017
#define VM_INVALIDATE_ENG9_REQ__FLUSH_TYPE__SHIFT__GFX09 0x00000010
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L1_PTES__SHIFT__GFX09 0x00000016
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE0__SHIFT__GFX09 0x00000013
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE1__SHIFT__GFX09 0x00000014
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE2__SHIFT__GFX09 0x00000015
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PTES__SHIFT__GFX09 0x00000012
#define VM_INVALIDATE_ENG9_REQ__PER_VMID_INVALIDATE_REQ__SHIFT__GFX09 0x00000000
#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT__GFX09 0x00000000
#define VM_IOMMU_CONTROL_REGISTER__IOMMUEN__SHIFT__GFX09 0x00000000
#define VM_IOMMU_MMIO_CNTRL_1__MARC_EN__SHIFT__GFX09    0x00000008
#define VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__PERFOPTEN__SHIFT__GFX09 0x0000000d
#define VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE__SHIFT__GFX09 0x00000014
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE__SHIFT__GFX09 0x00000018
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT__GFX09 0x00000019
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID__SHIFT__GFX09 0x00000000
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID__SHIFT__GFX09 0x0000000a
#define VM_L2_BANK_SELECT_RESERVED_CID__ENABLE__SHIFT__GFX09 0x00000014
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE__SHIFT__GFX09 0x00000018
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT__GFX09 0x00000019
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID__SHIFT__GFX09 0x00000000
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID__SHIFT__GFX09 0x0000000a
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES__SHIFT__GFX09 0x00000000
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES__SHIFT__GFX09 0x00000001
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_PDE_CACHES__SHIFT__GFX09 0x00000002
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_ASSOC__SHIFT__GFX09 0x0000000c
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_BANK__SHIFT__GFX09 0x00000006
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_NUMBER__SHIFT__GFX09 0x00000009
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE__SHIFT__GFX09 0x00000003
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE__SHIFT__GFX09 0x00000004
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_PDE_CACHE__SHIFT__GFX09 0x00000005
#define VM_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT__GFX09 0x0000000f
#define VM_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT__GFX09 0x00000004
#define VM_L2_CGTT_CLK_CTRL__ON_DELAY__SHIFT__GFX09     0x00000000
#define VM_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT__GFX09 0x00000018
#define VM_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT__GFX09 0x00000010
#define VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION__SHIFT__GFX09 0x00000016
#define VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN__SHIFT__GFX09 0x00000015
#define VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS__SHIFT__GFX09 0x00000000
#define VM_L2_CNTL2__INVALIDATE_CACHE_MODE__SHIFT__GFX09 0x0000001a
#define VM_L2_CNTL2__INVALIDATE_L2_CACHE__SHIFT__GFX09  0x00000001
#define VM_L2_CNTL2__L2_PTE_CACHE_VMID_MODE__SHIFT__GFX09 0x00000017
#define VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE__SHIFT__GFX09 0x0000001c
#define VM_L2_CNTL3__BANK_SELECT__SHIFT__GFX09          0x00000000
#define VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY__SHIFT__GFX09 0x0000001f
#define VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE__SHIFT__GFX09 0x00000015
#define VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS__SHIFT__GFX09 0x0000001c
#define VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY__SHIFT__GFX09 0x00000014
#define VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE__SHIFT__GFX09 0x00000018
#define VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS__SHIFT__GFX09 0x0000001d
#define VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT__GFX09 0x0000000f
#define VM_L2_CNTL3__L2_CACHE_UPDATE_MODE__SHIFT__GFX09 0x00000006
#define VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT__GFX09 0x00000008
#define VM_L2_CNTL3__PDE_CACHE_FORCE_MISS__SHIFT__GFX09 0x0000001e
#define VM_L2_CNTL4__BPM_CGCGLS_OVERRIDE__SHIFT__GFX09  0x0000001c
#define VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT__SHIFT__GFX09 0x00000000
#define VM_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT__GFX09 0x00000008
#define VM_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT__GFX09 0x00000012
#define VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL__SHIFT__GFX09 0x00000006
#define VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL__SHIFT__GFX09 0x00000007
#define VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT__GFX09 0x00000013
#define VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT__GFX09 0x0000000f
#define VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY__SHIFT__GFX09 0x0000000b
#define VM_L2_CNTL__ENABLE_L2_CACHE__SHIFT__GFX09       0x00000000
#define VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING__SHIFT__GFX09 0x00000001
#define VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE__SHIFT__GFX09 0x0000000a
#define VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE__SHIFT__GFX09 0x00000009
#define VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE__SHIFT__GFX09 0x00000015
#define VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE__SHIFT__GFX09 0x00000004
#define VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE__SHIFT__GFX09 0x00000002
#define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT__GFX09 0x0000000c
#define VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE__SHIFT__GFX09 0x00000008
#define VM_L2_CNTL__L2_PTE_CACHE_ADDR_MODE__SHIFT__GFX09 0x0000001a
#define VM_L2_CNTL__PDE_FAULT_CLASSIFICATION__SHIFT__GFX09 0x00000012
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT__GFX09 0x00000000
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT__GFX09 0x00000000
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__PHYSICAL_PAGE_OFFSET_HI4__SHIFT__GFX09 0x00000000
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__PHYSICAL_PAGE_OFFSET_LO32__SHIFT__GFX09 0x00000000
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_0_RT_CLASS__SHIFT__GFX09 0x00000000
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_10_RT_CLASS__SHIFT__GFX09 0x0000000a
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_11_RT_CLASS__SHIFT__GFX09 0x0000000b
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_12_RT_CLASS__SHIFT__GFX09 0x0000000c
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_13_RT_CLASS__SHIFT__GFX09 0x0000000d
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_14_RT_CLASS__SHIFT__GFX09 0x0000000e
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_15_RT_CLASS__SHIFT__GFX09 0x0000000f
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_16_RT_CLASS__SHIFT__GFX09 0x00000010
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_17_RT_CLASS__SHIFT__GFX09 0x00000011
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_18_RT_CLASS__SHIFT__GFX09 0x00000012
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_19_RT_CLASS__SHIFT__GFX09 0x00000013
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_1_RT_CLASS__SHIFT__GFX09 0x00000001
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_20_RT_CLASS__SHIFT__GFX09 0x00000014
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_21_RT_CLASS__SHIFT__GFX09 0x00000015
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_22_RT_CLASS__SHIFT__GFX09 0x00000016
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_23_RT_CLASS__SHIFT__GFX09 0x00000017
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_24_RT_CLASS__SHIFT__GFX09 0x00000018
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_25_RT_CLASS__SHIFT__GFX09 0x00000019
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_26_RT_CLASS__SHIFT__GFX09 0x0000001a
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_27_RT_CLASS__SHIFT__GFX09 0x0000001b
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_28_RT_CLASS__SHIFT__GFX09 0x0000001c
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_29_RT_CLASS__SHIFT__GFX09 0x0000001d
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_2_RT_CLASS__SHIFT__GFX09 0x00000002
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_30_RT_CLASS__SHIFT__GFX09 0x0000001e
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_31_RT_CLASS__SHIFT__GFX09 0x0000001f
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_3_RT_CLASS__SHIFT__GFX09 0x00000003
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_4_RT_CLASS__SHIFT__GFX09 0x00000004
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_5_RT_CLASS__SHIFT__GFX09 0x00000005
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_6_RT_CLASS__SHIFT__GFX09 0x00000006
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_7_RT_CLASS__SHIFT__GFX09 0x00000007
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_8_RT_CLASS__SHIFT__GFX09 0x00000008
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_9_RT_CLASS__SHIFT__GFX09 0x00000009
#define VM_L2_PROTECTION_FAULT_ADDR_HI32__LOGICAL_PAGE_ADDR_HI4__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_ADDR_LO32__LOGICAL_PAGE_ADDR_LO32__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY__SHIFT__GFX09 0x00000012
#define VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE__SHIFT__GFX09 0x00000011
#define VM_L2_PROTECTION_FAULT_CNTL2__CLIENT_ID_PRT_FAULT_INTERRUPT__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_CNTL2__ENABLE_RETRY_FAULT_INTERRUPT__SHIFT__GFX09 0x00000013
#define VM_L2_PROTECTION_FAULT_CNTL2__OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT__SHIFT__GFX09 0x00000010
#define VM_L2_PROTECTION_FAULT_CNTL__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES__SHIFT__GFX09 0x00000001
#define VM_L2_PROTECTION_FAULT_CNTL__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_CNTL__CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT__GFX09 0x0000000d
#define VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_NO_RETRY_FAULT__SHIFT__GFX09 0x0000001e
#define VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_RETRY_FAULT__SHIFT__GFX09 0x0000001f
#define VM_L2_PROTECTION_FAULT_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000008
#define VM_L2_PROTECTION_FAULT_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000c
#define VM_L2_PROTECTION_FAULT_CNTL__NACK_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000007
#define VM_L2_PROTECTION_FAULT_CNTL__OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT__GFX09 0x0000001d
#define VM_L2_PROTECTION_FAULT_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000003
#define VM_L2_PROTECTION_FAULT_CNTL__PDE1_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000004
#define VM_L2_PROTECTION_FAULT_CNTL__PDE2_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000005
#define VM_L2_PROTECTION_FAULT_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000002
#define VM_L2_PROTECTION_FAULT_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000a
#define VM_L2_PROTECTION_FAULT_CNTL__TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000006
#define VM_L2_PROTECTION_FAULT_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x00000009
#define VM_L2_PROTECTION_FAULT_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT__GFX09 0x0000000b
#define VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__PHYSICAL_PAGE_ADDR_HI4__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__PHYSICAL_PAGE_ADDR_LO32__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_MM_CNTL3__VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_MM_CNTL4__VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_STATUS__ATOMIC__SHIFT__GFX09 0x00000013
#define VM_L2_PROTECTION_FAULT_STATUS__CID__SHIFT__GFX09 0x00000009
#define VM_L2_PROTECTION_FAULT_STATUS__MAPPING_ERROR__SHIFT__GFX09 0x00000008
#define VM_L2_PROTECTION_FAULT_STATUS__MORE_FAULTS__SHIFT__GFX09 0x00000000
#define VM_L2_PROTECTION_FAULT_STATUS__PERMISSION_FAULTS__SHIFT__GFX09 0x00000004
#define VM_L2_PROTECTION_FAULT_STATUS__RW__SHIFT__GFX09 0x00000012
#define VM_L2_PROTECTION_FAULT_STATUS__VFID__SHIFT__GFX09 0x00000019
#define VM_L2_PROTECTION_FAULT_STATUS__VF__SHIFT__GFX09 0x00000018
#define VM_L2_PROTECTION_FAULT_STATUS__VMID__SHIFT__GFX09 0x00000014
#define VM_L2_PROTECTION_FAULT_STATUS__WALKER_ERROR__SHIFT__GFX09 0x00000001
#define VM_L2_STATUS__CONTEXT_DOMAIN_BUSY__SHIFT__GFX09 0x00000001
#define VM_L2_STATUS__FOUND_4K_PTE_CACHE_PARITY_ERRORS__SHIFT__GFX09 0x00000011
#define VM_L2_STATUS__FOUND_BIGK_PTE_CACHE_PARITY_ERRORS__SHIFT__GFX09 0x00000012
#define VM_L2_STATUS__FOUND_PDE0_CACHE_PARITY_ERRORS__SHIFT__GFX09 0x00000013
#define VM_L2_STATUS__FOUND_PDE1_CACHE_PARITY_ERRORS__SHIFT__GFX09 0x00000014
#define VM_L2_STATUS__FOUND_PDE2_CACHE_PARITY_ERRORS__SHIFT__GFX09 0x00000015
#define VM_L2_STATUS__L2_BUSY__SHIFT__GFX09             0x00000000
#define VM_PCIE_ATS_CNTL_VF_0__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_10__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_11__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_12__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_13__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_14__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_15__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_1__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_2__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_3__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_4__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_5__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_6__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_7__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_8__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL_VF_9__ATC_ENABLE__SHIFT__GFX09 0x0000001f
#define VM_PCIE_ATS_CNTL__ATC_ENABLE__SHIFT__GFX09      0x0000001f
#define VM_PCIE_ATS_CNTL__STU__SHIFT__GFX09             0x00000010
#define WD_BUF_RESOURCE_1__INDEX_BUF_SIZE__SHIFT        0x00000010
#define WD_BUF_RESOURCE_1__POS_BUF_SIZE__SHIFT          0x00000000
#define WD_BUF_RESOURCE_2__ADDR_MODE__SHIFT             0x0000000f
#define WD_BUF_RESOURCE_2__CNTL_SB_BUF_SIZE__SHIFT      0x00000010
#define WD_BUF_RESOURCE_2__PARAM_BUF_SIZE__SHIFT        0x00000000
#define WD_CNTL_SB_BUF_BASE_HI__BASE_HI__SHIFT          0x00000000
#define WD_CNTL_SB_BUF_BASE__BASE__SHIFT                0x00000000
#define WD_CNTL_STATUS__WD_ADC_BUSY__SHIFT              0x00000003
#define WD_CNTL_STATUS__WD_BUSY__SHIFT                  0x00000000
#define WD_CNTL_STATUS__WD_SPL_DI_BUSY__SHIFT           0x00000002
#define WD_CNTL_STATUS__WD_SPL_DMA_BUSY__SHIFT          0x00000001
#define WD_ENHANCE__MISC__SHIFT                         0x00000000
#define WD_INDEX_BUF_BASE_HI__BASE_HI__SHIFT            0x00000000
#define WD_INDEX_BUF_BASE__BASE__SHIFT                  0x00000000
#define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define WD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define WD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define WD_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT__GFX09 0x00000000
#define WD_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT__GFX09 0x0000001c
#define WD_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT__GFX09  0x00000000
#define WD_POS_BUF_BASE_HI__BASE_HI__SHIFT              0x00000000
#define WD_POS_BUF_BASE__BASE__SHIFT                    0x00000000
#define WD_QOS__DRAW_STALL__SHIFT                       0x00000000
#define WD_UTCL1_CNTL__BYPASS__SHIFT                    0x00000019
#define WD_UTCL1_CNTL__DROP_MODE__SHIFT                 0x00000018
#define WD_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT__GFX09 0x0000001d
#define WD_UTCL1_CNTL__FORCE_SNOOP__SHIFT               0x0000001c
#define WD_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT           0x0000001b
#define WD_UTCL1_CNTL__INVALIDATE__SHIFT                0x0000001a
#define WD_UTCL1_CNTL__VMID_RESET_MODE__SHIFT           0x00000017
#define WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT      0x00000000
#define WD_UTCL1_STATUS__FAULT_DETECTED__SHIFT          0x00000000
#define WD_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT           0x00000008
#define WD_UTCL1_STATUS__PRT_DETECTED__SHIFT            0x00000002
#define WD_UTCL1_STATUS__PRT_UTCL1ID__SHIFT             0x00000018
#define WD_UTCL1_STATUS__RETRY_DETECTED__SHIFT          0x00000001
#define WD_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT           0x00000010
#define XPB_CLG_CFG0__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG0__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG0__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_CFG1__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG1__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG1__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_CFG2__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG2__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG2__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_CFG3__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG3__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG3__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_CFG4__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG4__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG4__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_CFG5__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG5__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG5__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_CFG6__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG6__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG6__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_CFG7__HOST_FLUSH__SHIFT                 0x0000000a
#define XPB_CLG_CFG7__P2P_BAR__SHIFT                    0x00000007
#define XPB_CLG_CFG7__WCB_NUM__SHIFT                    0x00000000
#define XPB_CLG_EXTRA_MSK_RD__MSK0_HIGH__SHIFT          0x00000000
#define XPB_CLG_EXTRA_MSK_RD__MSK0_LOW__SHIFT           0x00000006
#define XPB_CLG_EXTRA_MSK_RD__MSK1_HIGH__SHIFT          0x0000000b
#define XPB_CLG_EXTRA_MSK_RD__MSK1_LOW__SHIFT           0x00000011
#define XPB_CLG_EXTRA_MSK__MSK0_HIGH__SHIFT             0x00000000
#define XPB_CLG_EXTRA_MSK__MSK0_LOW__SHIFT              0x00000006
#define XPB_CLG_EXTRA_MSK__MSK1_HIGH__SHIFT             0x0000000b
#define XPB_CLG_EXTRA_MSK__MSK1_LOW__SHIFT              0x00000011
#define XPB_CLG_EXTRA_RD__CLG0_NUM__SHIFT               0x0000000c
#define XPB_CLG_EXTRA_RD__CLG1_NUM__SHIFT               0x0000001b
#define XPB_CLG_EXTRA_RD__CMP0_HIGH__SHIFT              0x00000000
#define XPB_CLG_EXTRA_RD__CMP0_LOW__SHIFT               0x00000006
#define XPB_CLG_EXTRA_RD__CMP1_HIGH__SHIFT              0x0000000f
#define XPB_CLG_EXTRA_RD__CMP1_LOW__SHIFT               0x00000015
#define XPB_CLG_EXTRA_RD__VLD0__SHIFT                   0x0000000b
#define XPB_CLG_EXTRA_RD__VLD1__SHIFT                   0x0000001a
#define XPB_CLG_EXTRA__CLG0_NUM__SHIFT                  0x0000000c
#define XPB_CLG_EXTRA__CLG1_NUM__SHIFT                  0x0000001b
#define XPB_CLG_EXTRA__CMP0_HIGH__SHIFT                 0x00000000
#define XPB_CLG_EXTRA__CMP0_LOW__SHIFT                  0x00000006
#define XPB_CLG_EXTRA__CMP1_HIGH__SHIFT                 0x0000000f
#define XPB_CLG_EXTRA__CMP1_LOW__SHIFT                  0x00000015
#define XPB_CLG_EXTRA__VLD0__SHIFT                      0x0000000b
#define XPB_CLG_EXTRA__VLD1__SHIFT                      0x0000001a
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC0_ID_MSK__SHIFT   0x00000000
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC1_ID_MSK__SHIFT   0x00000006
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC2_ID_MSK__SHIFT   0x0000000c
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC3_ID_MSK__SHIFT   0x00000012
#define XPB_CLG_GFX_MATCH__FARBIRC0_ID__SHIFT           0x00000000
#define XPB_CLG_GFX_MATCH__FARBIRC0_VLD__SHIFT          0x00000018
#define XPB_CLG_GFX_MATCH__FARBIRC1_ID__SHIFT           0x00000006
#define XPB_CLG_GFX_MATCH__FARBIRC1_VLD__SHIFT          0x00000019
#define XPB_CLG_GFX_MATCH__FARBIRC2_ID__SHIFT           0x0000000c
#define XPB_CLG_GFX_MATCH__FARBIRC2_VLD__SHIFT          0x0000001a
#define XPB_CLG_GFX_MATCH__FARBIRC3_ID__SHIFT           0x00000012
#define XPB_CLG_GFX_MATCH__FARBIRC3_VLD__SHIFT          0x0000001b
#define XPB_CLG_GFX_UNITID_MAPPING0__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_GFX_UNITID_MAPPING1__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_GFX_UNITID_MAPPING2__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_GFX_UNITID_MAPPING3__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_GFX_UNITID_MAPPING4__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_GFX_UNITID_MAPPING5__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_GFX_UNITID_MAPPING6__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_GFX_UNITID_MAPPING7__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_LOW__SHIFT  0x00000000
#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_VLD__SHIFT  0x00000005
#define XPB_CLG_MM_MATCH_MSK__FARBIRC0_ID_MSK__SHIFT    0x00000000
#define XPB_CLG_MM_MATCH_MSK__FARBIRC1_ID_MSK__SHIFT    0x00000006
#define XPB_CLG_MM_MATCH_MSK__FARBIRC2_ID_MSK__SHIFT__GFX09 0x0000000c
#define XPB_CLG_MM_MATCH_MSK__FARBIRC3_ID_MSK__SHIFT__GFX09 0x00000012
#define XPB_CLG_MM_MATCH__FARBIRC0_ID__SHIFT            0x00000000
#define XPB_CLG_MM_MATCH__FARBIRC1_ID__SHIFT            0x00000006
#define XPB_CLG_MM_MATCH__FARBIRC2_ID__SHIFT__GFX09     0x0000000c
#define XPB_CLG_MM_MATCH__FARBIRC2_VLD__SHIFT__GFX09    0x0000001a
#define XPB_CLG_MM_MATCH__FARBIRC3_ID__SHIFT__GFX09     0x00000012
#define XPB_CLG_MM_MATCH__FARBIRC3_VLD__SHIFT__GFX09    0x0000001b
#define XPB_CLG_MM_UNITID_MAPPING0__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_LOW__SHIFT   0x00000000
#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_VLD__SHIFT   0x00000005
#define XPB_CLG_MM_UNITID_MAPPING1__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_LOW__SHIFT   0x00000000
#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_VLD__SHIFT   0x00000005
#define XPB_CLG_MM_UNITID_MAPPING2__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_LOW__SHIFT   0x00000000
#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_VLD__SHIFT   0x00000005
#define XPB_CLG_MM_UNITID_MAPPING3__DEST_CLG_NUM__SHIFT 0x00000006
#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_LOW__SHIFT   0x00000000
#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_VLD__SHIFT   0x00000005
#define XPB_CLK_GAT__ENABLE__SHIFT                      0x00000012
#define XPB_CLK_GAT__MEM_LS_ENABLE__SHIFT               0x00000013
#define XPB_CLK_GAT__OFFDLY__SHIFT                      0x00000006
#define XPB_CLK_GAT__ONDLY__SHIFT                       0x00000000
#define XPB_CLK_GAT__RDYDLY__SHIFT                      0x0000000c
#define XPB_HST_CFG__BAR_UP_WR_CMD__SHIFT               0x00000000
#define XPB_INTF_CFG2__RPB_RDREQ_CRD__SHIFT             0x00000000
#define XPB_INTF_CFG__BIF_MEM_SNOOP_SEL__SHIFT          0x00000019
#define XPB_INTF_CFG__BIF_MEM_SNOOP_VAL__SHIFT          0x0000001a
#define XPB_INTF_CFG__BIF_REG_SNOOP_SEL__SHIFT          0x00000017
#define XPB_INTF_CFG__BIF_REG_SNOOP_VAL__SHIFT          0x00000018
#define XPB_INTF_CFG__MC_WRRET_ASK__SHIFT               0x00000008
#define XPB_INTF_CFG__RPB_WRREQ_CRD__SHIFT              0x00000000
#define XPB_INTF_CFG__XSP_ORDERING_SEL__SHIFT           0x0000001e
#define XPB_INTF_CFG__XSP_ORDERING_VAL__SHIFT           0x0000001f
#define XPB_INTF_CFG__XSP_REQ_CRD__SHIFT                0x00000010
#define XPB_INTF_CFG__XSP_SNOOP_SEL__SHIFT              0x0000001b
#define XPB_INTF_CFG__XSP_SNOOP_VAL__SHIFT              0x0000001d
#define XPB_INTF_STS__CNS_BUF_BUSY__SHIFT               0x00000012
#define XPB_INTF_STS__CNS_BUF_FULL__SHIFT               0x00000011
#define XPB_INTF_STS__HOP_ATTR_BUF_FULL__SHIFT          0x00000010
#define XPB_INTF_STS__HOP_DATA_BUF_FULL__SHIFT          0x0000000f
#define XPB_INTF_STS__RPB_RDREQ_CRD__SHIFT              0x00000013
#define XPB_INTF_STS__RPB_WRREQ_CRD__SHIFT              0x00000000
#define XPB_INTF_STS__XSP_REQ_CRD__SHIFT                0x00000008
#define XPB_LB_ADDR__CMP0__SHIFT                        0x00000000
#define XPB_LB_ADDR__CMP1__SHIFT                        0x00000014
#define XPB_LB_ADDR__MASK0__SHIFT                       0x0000000a
#define XPB_LB_ADDR__MASK1__SHIFT                       0x0000001a
#define XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM__SHIFT 0x00000000
#define XPB_MISC_CFG__FIELDNAME0__SHIFT                 0x00000000
#define XPB_MISC_CFG__FIELDNAME1__SHIFT                 0x00000008
#define XPB_MISC_CFG__FIELDNAME2__SHIFT                 0x00000010
#define XPB_MISC_CFG__FIELDNAME3__SHIFT                 0x00000018
#define XPB_MISC_CFG__TRIGGERNAME__SHIFT                0x0000001f
#define XPB_P2P_BAR0__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR0__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR0__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR0__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR0__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR0__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR0__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR0__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR1__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR1__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR1__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR1__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR1__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR1__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR1__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR1__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR2__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR2__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR2__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR2__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR2__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR2__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR2__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR2__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR3__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR3__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR3__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR3__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR3__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR3__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR3__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR3__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR4__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR4__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR4__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR4__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR4__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR4__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR4__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR4__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR5__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR5__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR5__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR5__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR5__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR5__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR5__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR5__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR6__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR6__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR6__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR6__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR6__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR6__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR6__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR6__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR7__ADDRESS__SHIFT                    0x00000010
#define XPB_P2P_BAR7__COMPRESS_DIS__SHIFT               0x0000000e
#define XPB_P2P_BAR7__HOST_FLUSH__SHIFT                 0x00000000
#define XPB_P2P_BAR7__MEM_SYS_BAR__SHIFT                0x00000008
#define XPB_P2P_BAR7__REG_SYS_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR7__RESERVED__SHIFT                   0x0000000f
#define XPB_P2P_BAR7__SEND_DIS__SHIFT                   0x0000000d
#define XPB_P2P_BAR7__VALID__SHIFT                      0x0000000c
#define XPB_P2P_BAR_CFG__ADDR_SIZE__SHIFT               0x00000000
#define XPB_P2P_BAR_CFG__ATC_TRANSLATED__SHIFT          0x0000000c
#define XPB_P2P_BAR_CFG__COMPRESS_DIS__SHIFT            0x00000008
#define XPB_P2P_BAR_CFG__RD_EN__SHIFT                   0x0000000b
#define XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR__SHIFT      0x0000000a
#define XPB_P2P_BAR_CFG__SEND_BAR__SHIFT                0x00000004
#define XPB_P2P_BAR_CFG__SEND_DIS__SHIFT                0x00000007
#define XPB_P2P_BAR_CFG__SNOOP__SHIFT                   0x00000006
#define XPB_P2P_BAR_CFG__UPDATE_DIS__SHIFT              0x00000009
#define XPB_P2P_BAR_DELTA_ABOVE__DELTA__SHIFT           0x00000008
#define XPB_P2P_BAR_DELTA_ABOVE__EN__SHIFT              0x00000000
#define XPB_P2P_BAR_DELTA_BELOW__DELTA__SHIFT           0x00000008
#define XPB_P2P_BAR_DELTA_BELOW__EN__SHIFT              0x00000000
#define XPB_P2P_BAR_SETUP__ADDRESS__SHIFT               0x00000010
#define XPB_P2P_BAR_SETUP__COMPRESS_DIS__SHIFT          0x0000000e
#define XPB_P2P_BAR_SETUP__REG_SYS_BAR__SHIFT           0x00000008
#define XPB_P2P_BAR_SETUP__RESERVED__SHIFT              0x0000000f
#define XPB_P2P_BAR_SETUP__SEL__SHIFT                   0x00000000
#define XPB_P2P_BAR_SETUP__SEND_DIS__SHIFT              0x0000000d
#define XPB_P2P_BAR_SETUP__VALID__SHIFT                 0x0000000c
#define XPB_PEER_SYS_BAR0__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR0__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR1__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR1__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR2__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR2__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR3__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR3__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR4__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR4__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR5__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR5__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR6__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR6__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR7__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR7__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR8__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR8__VALID__SHIFT                 0x00000000
#define XPB_PEER_SYS_BAR9__ADDR__SHIFT                  0x00000001
#define XPB_PEER_SYS_BAR9__VALID__SHIFT                 0x00000000
#define XPB_PERF_KNOBS__CNS_FIFO_DEPTH__SHIFT           0x00000000
#define XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH__SHIFT       0x00000006
#define XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH__SHIFT       0x0000000c
#define XPB_PIPE_STS__RET_BUF_FULL__SHIFT               0x00000017
#define XPB_PIPE_STS__WCB_ANY_PBUF__SHIFT               0x00000000
#define XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT__SHIFT       0x00000001
#define XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL__SHIFT     0x00000015
#define XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL__SHIFT    0x0000000f
#define XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL__SHIFT      0x00000011
#define XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL__SHIFT      0x00000013
#define XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT__SHIFT       0x00000008
#define XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL__SHIFT     0x00000016
#define XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL__SHIFT    0x00000010
#define XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL__SHIFT      0x00000012
#define XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL__SHIFT      0x00000014
#define XPB_PIPE_STS__XPB_CLK_BUSY_BITS__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP0__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP0__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP0__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP0__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP1__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP1__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP1__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP1__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP2__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP2__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP2__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP2__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP3__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP3__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP3__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP3__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP4__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP4__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP4__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP4__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP4__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP5__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP5__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP5__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP5__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP5__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP6__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP6__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP6__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP6__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP6__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP7__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP7__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP7__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP7__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP7__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP8__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP8__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP8__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP8__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP8__NMR__SHIFT                   0x00000000
#define XPB_RTR_DEST_MAP9__APRTR_SIZE__SHIFT            0x0000001a
#define XPB_RTR_DEST_MAP9__DEST_OFFSET__SHIFT           0x00000001
#define XPB_RTR_DEST_MAP9__DEST_SEL_RPB__SHIFT          0x00000018
#define XPB_RTR_DEST_MAP9__DEST_SEL__SHIFT              0x00000014
#define XPB_RTR_DEST_MAP9__NMR__SHIFT                   0x00000000
#define XPB_RTR_SRC_APRTR0__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR1__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR2__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR3__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR4__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR5__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR6__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR7__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR8__BASE_ADDR__SHIFT            0x00000000
#define XPB_RTR_SRC_APRTR9__BASE_ADDR__SHIFT            0x00000000
#define XPB_STICKY_W1C__BITS__SHIFT                     0x00000000
#define XPB_STICKY__BITS__SHIFT                         0x00000000
#define XPB_SUB_CTRL__RESET_CGR__SHIFT                  0x00000013
#define XPB_SUB_CTRL__RESET_CNS__SHIFT                  0x0000000a
#define XPB_SUB_CTRL__RESET_HOP__SHIFT                  0x00000010
#define XPB_SUB_CTRL__RESET_HST__SHIFT                  0x0000000f
#define XPB_SUB_CTRL__RESET_MAP__SHIFT                  0x0000000d
#define XPB_SUB_CTRL__RESET_RET__SHIFT                  0x0000000c
#define XPB_SUB_CTRL__RESET_RTR__SHIFT                  0x0000000b
#define XPB_SUB_CTRL__RESET_SID__SHIFT                  0x00000011
#define XPB_SUB_CTRL__RESET_SRB__SHIFT                  0x00000012
#define XPB_SUB_CTRL__RESET_WCB__SHIFT                  0x0000000e
#define XPB_SUB_CTRL__STALL_CNS_RTR_REQ__SHIFT          0x00000001
#define XPB_SUB_CTRL__STALL_HST_HOP_REQ__SHIFT          0x00000008
#define XPB_SUB_CTRL__STALL_MAP_WCB_REQ__SHIFT          0x00000004
#define XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND__SHIFT      0x00000006
#define XPB_SUB_CTRL__STALL_RTR_MAP_REQ__SHIFT          0x00000003
#define XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ__SHIFT        0x00000002
#define XPB_SUB_CTRL__STALL_WCB_HST_REQ__SHIFT          0x00000007
#define XPB_SUB_CTRL__STALL_WCB_SID_REQ__SHIFT          0x00000005
#define XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR__SHIFT     0x00000009
#define XPB_SUB_CTRL__WRREQ_BYPASS_XPB__SHIFT           0x00000000
#define XPB_WCB_STS__PBUF_VLD__SHIFT                    0x00000000
#define XPB_WCB_STS__WCB_HST_DATA_BUF_CNT__SHIFT        0x00000010
#define XPB_WCB_STS__WCB_SID_DATA_BUF_CNT__SHIFT        0x00000017
#define XPB_XDMA_PEER_SYS_BAR0__ADDR__SHIFT             0x00000001
#define XPB_XDMA_PEER_SYS_BAR0__VALID__SHIFT            0x00000000
#define XPB_XDMA_PEER_SYS_BAR1__ADDR__SHIFT             0x00000001
#define XPB_XDMA_PEER_SYS_BAR1__VALID__SHIFT            0x00000000
#define XPB_XDMA_PEER_SYS_BAR2__ADDR__SHIFT             0x00000001
#define XPB_XDMA_PEER_SYS_BAR2__VALID__SHIFT            0x00000000
#define XPB_XDMA_PEER_SYS_BAR3__ADDR__SHIFT             0x00000001
#define XPB_XDMA_PEER_SYS_BAR3__VALID__SHIFT            0x00000000
#define XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE__SHIFT       0x0000001a
#define XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET__SHIFT      0x00000001
#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT     0x00000018
#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL__SHIFT         0x00000014
#define XPB_XDMA_RTR_DEST_MAP0__NMR__SHIFT              0x00000000
#define XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE__SHIFT       0x0000001a
#define XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET__SHIFT      0x00000001
#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT     0x00000018
#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL__SHIFT         0x00000014
#define XPB_XDMA_RTR_DEST_MAP1__NMR__SHIFT              0x00000000
#define XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE__SHIFT       0x0000001a
#define XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET__SHIFT      0x00000001
#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT     0x00000018
#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL__SHIFT         0x00000014
#define XPB_XDMA_RTR_DEST_MAP2__NMR__SHIFT              0x00000000
#define XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE__SHIFT       0x0000001a
#define XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET__SHIFT      0x00000001
#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT     0x00000018
#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL__SHIFT         0x00000014
#define XPB_XDMA_RTR_DEST_MAP3__NMR__SHIFT              0x00000000
#define XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR__SHIFT       0x00000000
#define XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR__SHIFT       0x00000000
#define XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR__SHIFT       0x00000000
#define XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR__SHIFT       0x00000000
#define CB_COLOR0_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_COLOR1_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_COLOR2_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_COLOR3_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_COLOR4_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_COLOR5_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_COLOR6_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_COLOR7_VIEW__MIP_LEVEL__SHIFT__GFX09         0x00000018
#define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS__SHIFT__GFX09 0x0000001c
#define CB_HW_CONTROL_2__CHICKEN_BITS__SHIFT__GFX09     0x0000001c
#define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE__SHIFT__GFX09 0x00000010
#define CGTS_RD_CTRL_REG__REG_MUX_SEL__SHIFT__GFX09     0x00000008
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT__GFX09 0x0000001d
#define CP_DFY_CNTL__MTYPE__SHIFT__GFX09                0x00000002
#define CP_DFY_CNTL__POLICY__SHIFT__GFX09               0x00000000
#define CP_HQD_IQ_TIMER__QUEUE_TYPE__SHIFT__GFX09       0x00000019
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT__GFX09    0x00000011
#define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR__SHIFT__GFX09 0x00000019
#define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT__GFX09 0x00000004
#define CP_RB0_CNTL__BUF_SWAP__SHIFT__GFX09             0x00000011
#define CP_ROQ1_THRESHOLDS__R0_IB1_START__SHIFT__GFX09  0x00000010
#define CP_ROQ1_THRESHOLDS__R1_IB1_START__SHIFT__GFX09  0x00000018
#define CP_ROQ2_THRESHOLDS__R0_IB2_START__SHIFT__GFX09  0x00000008
#define CP_ROQ2_THRESHOLDS__R1_IB2_START__SHIFT__GFX09  0x00000010
#define DB_DEBUG4__ALWAYS_ON_RMI_CLK_EN__SHIFT__GFX09   0x00000007
#define DB_DEBUG4__DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE__SHIFT__GFX09 0x00000010
#define DB_DEBUG4__DISABLE_SEPARATE_DFSM_CLK__SHIFT__GFX09 0x0000000c
#define DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION__SHIFT__GFX09 0x00000005
#define DB_DEBUG4__ENABLE_DBCB_SLOW_FORMAT_COLLAPSE__SHIFT__GFX09 0x00000006
#define DB_FIFO_DEPTH1__MCC_DEPTH__SHIFT__GFX09         0x0000000a
#define DB_FIFO_DEPTH1__QC_DEPTH__SHIFT__GFX09          0x00000010
#define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH__SHIFT__GFX09  0x0000000f
#define DB_FREE_CACHELINES__FREE_HTILE_DEPTH__SHIFT__GFX09 0x00000014
#define DB_FREE_CACHELINES__FREE_PLANE_DEPTH__SHIFT__GFX09 0x00000007
#define DB_FREE_CACHELINES__FREE_Z_DEPTH__SHIFT__GFX09  0x0000000e
#define DB_STENCIL_INFO__FAULT_BEHAVIOR__SHIFT__GFX09   0x0000000d
#define DB_STENCIL_INFO__ITERATE_FLUSH__SHIFT__GFX09    0x0000000f
#define DB_WATERMARKS__DEPTH_CACHELINE_FREE__SHIFT__GFX09 0x00000014
#define DB_WATERMARKS__DEPTH_FLUSH__SHIFT__GFX09        0x00000005
#define DB_WATERMARKS__DEPTH_PENDING_FREE__SHIFT__GFX09 0x0000000f
#define DB_Z_INFO__FAULT_BEHAVIOR__SHIFT__GFX09         0x0000000d
#define DB_Z_INFO__ITERATE_FLUSH__SHIFT__GFX09          0x0000000f
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB1__SHIFT__GFX09 0x00000006
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB2__SHIFT__GFX09 0x0000000c
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB3__SHIFT__GFX09 0x00000012
#define DIDT_DB_EDC_STALL_DELAY_1__UNUSED__SHIFT__GFX09 0x00000018
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ1__SHIFT__GFX09 0x00000008
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ2__SHIFT__GFX09 0x00000010
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ3__SHIFT__GFX09 0x00000018
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ5__SHIFT__GFX09 0x00000008
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ6__SHIFT__GFX09 0x00000010
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ7__SHIFT__GFX09 0x00000018
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ9__SHIFT__GFX09 0x00000008
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP1__SHIFT__GFX09 0x00000008
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP2__SHIFT__GFX09 0x00000010
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP3__SHIFT__GFX09 0x00000018
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP5__SHIFT__GFX09 0x00000008
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP6__SHIFT__GFX09 0x00000010
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP7__SHIFT__GFX09 0x00000018
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP9__SHIFT__GFX09 0x00000008
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD1__SHIFT__GFX09 0x00000008
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD2__SHIFT__GFX09 0x00000010
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD3__SHIFT__GFX09 0x00000018
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD5__SHIFT__GFX09 0x00000008
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD6__SHIFT__GFX09 0x00000010
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD7__SHIFT__GFX09 0x00000018
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD9__SHIFT__GFX09 0x00000008
#define GC_CAC_CNTL__UNUSED_0__SHIFT__GFX09             0x0000001f
#define GC_CAC_OVRD_SQ__OVRRD_VALUE__SHIFT__GFX09       0x00000009
#define GC_CAC_OVRD_TD__OVRRD_VALUE__SHIFT__GFX09       0x00000006
#define GDS_ENHANCE2__UNUSED__SHIFT__GFX09              0x00000010
#define GDS_ENHANCE__UNUSED__SHIFT__GFX09               0x00000016
#define GDS_GWS_RESOURCE__HALTED__SHIFT__GFX09          0x0000001e
#define GDS_GWS_RESOURCE__HEAD_FLAG__SHIFT__GFX09       0x0000001d
#define GDS_GWS_RESOURCE__HEAD_VALID__SHIFT__GFX09      0x0000001c
#define GDS_GWS_RESOURCE__UNUSED1__SHIFT__GFX09         0x0000001f
#define GDS_OA_ADDRESS__CRAWLER_TYPE__SHIFT__GFX09      0x00000014
#define GDS_OA_ADDRESS__CRAWLER__SHIFT__GFX09           0x00000010
#define GDS_OA_ADDRESS__UNUSED__SHIFT__GFX09            0x00000016
#define IH_ACTIVE_FCN_ID__RESERVED__SHIFT__GFX09        0x00000004
#define IH_CID_REMAP_DATA__CLIENT_ID_REMAP__SHIFT__GFX09 0x00000010
#define IH_COOKIE_REC_VIOLATION_LOG__CLIENT_ID__SHIFT__GFX09 0x00000010
#define IH_COOKIE_REC_VIOLATION_LOG__INITIATOR_ID__SHIFT__GFX09 0x00000018
#define IH_DSM_MATCH_FCN_ID__PF_VF__SHIFT__GFX09        0x00000000
#define IH_DSM_MATCH_FCN_ID__VF_ID__SHIFT__GFX09        0x00000001
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_VF__SHIFT__GFX09 0x0000001c
#define IH_LAST_INT_INFO2__VF__SHIFT__GFX09             0x00000014
#define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH__SHIFT__GFX09 0x0000001a
#define PA_CL_VS_OUT_CNTL__USE_VTX_SHD_OBJPRIM_ID__SHIFT__GFX09 0x0000001b
#define PA_SC_ENHANCE_1__RSVD__SHIFT__GFX09             0x00000017
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL__SHIFT__GFX09 0x00000005
#define PA_SC_RASTER_CONFIG__SE_YSEL__SHIFT__GFX09      0x0000001d
#define RLC_CLK_CNTL__RESERVED__SHIFT__GFX09            0x00000002
#define RLC_CLK_CNTL__RLC_SPM_CLK_CNTL__SHIFT__GFX09    0x00000001
#define RLC_GPM_TIMER_CTRL__RESERVED__SHIFT__GFX09      0x00000004
#define RLC_GPM_TIMER_STAT__RESERVED__SHIFT__GFX09      0x00000004
#define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED__SHIFT__GFX09 0x00000004
#define RLC_LB_CNTL__RESERVED__SHIFT__GFX09             0x0000000c
#define RLC_RLCV_TIMER_CTRL__RESERVED__SHIFT__GFX09     0x00000001
#define RLC_RLCV_TIMER_STAT__RESERVED__SHIFT__GFX09     0x00000001
#define RLC_SPM_MC_CNTL__RESERVED__SHIFT__GFX09         0x0000000a
#define RLC_SPM_MC_CNTL__RLC_SPM_FED__SHIFT__GFX09      0x00000006
#define RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_OVER__SHIFT__GFX09 0x00000007
#define RLC_SPM_MC_CNTL__RLC_SPM_MTYPE__SHIFT__GFX09    0x00000008
#define RLC_SPM_MC_CNTL__RLC_SPM_PERF_CNTR__SHIFT__GFX09 0x00000005
#define RLC_SRM_ARAM_ADDR__RESERVED__SHIFT__GFX09       0x0000000c
#define RLC_SRM_DRAM_ADDR__RESERVED__SHIFT__GFX09       0x0000000c
#define RLC_STAT__RLC_GPM_BUSY__SHIFT__GFX09            0x00000001
#define RLC_STAT__RLC_SPM_BUSY__SHIFT__GFX09            0x00000002
#define RLC_STAT__RLC_SRM_BUSY__SHIFT__GFX09            0x00000003
#define RMI_GENERAL_CNTL1__POLICY_OVERRIDE__SHIFT__GFX09 0x0000000a
#define RMI_GENERAL_CNTL1__UTCL1_PROBE0_RR_ARB_BURST_HINT_EN__SHIFT__GFX09 0x0000000b
#define RMI_GENERAL_CNTL1__UTCL1_PROBE1_RR_ARB_BURST_HINT_EN__SHIFT__GFX09 0x0000000c
#define RPB_TAG_CONF__RPB_ATS_PR__SHIFT__GFX09          0x00000010
#define RPB_TAG_CONF__RPB_IO_WR__SHIFT__GFX09           0x00000008
#define SDMA0_ACTIVE_FCN_ID__RESERVED__SHIFT__GFX09     0x00000004
#define SDMA0_CONTEXT_REG_TYPE1__RESERVED__SHIFT__GFX09 0x00000016
#define SDMA0_PUB_REG_TYPE0__SDMA0_ACTIVE_FCN_ID__SHIFT__GFX09 0x00000007
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE0__SHIFT__GFX09 0x0000000b
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE1__SHIFT__GFX09 0x0000000c
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE2__SHIFT__GFX09 0x0000000d
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE3__SHIFT__GFX09 0x0000000e
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE0__SHIFT__GFX09 0x0000000f
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE1__SHIFT__GFX09 0x00000010
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE2__SHIFT__GFX09 0x00000011
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE3__SHIFT__GFX09 0x00000012
#define SDMA0_PUB_REG_TYPE0__SDMA0_VIRT_RESET_REQ__SHIFT__GFX09 0x00000009
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CNTL__SHIFT__GFX09 0x00000004
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_CNTL__SHIFT__GFX09 0x00000008
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_HI__SHIFT__GFX09 0x00000006
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_LO__SHIFT__GFX09 0x00000005
#define SDMA0_PUB_REG_TYPE3__RESERVED__SHIFT__GFX09     0x00000002
#define SDMA0_UTCL1_CNTL__INVACK_DELAY__SHIFT__GFX09    0x0000000e
#define SDMA0_UTCL1_CNTL__REDO_WATERMK__SHIFT__GFX09    0x0000000b
#define SDMA0_UTCL1_PAGE__USE_PT_SNOOP__SHIFT__GFX09    0x00000009
#define SDMA0_UTCL1_RD_STATUS__ADDR_RD_RTR__SHIFT__GFX09 0x0000001d
#define SDMA0_UTCL1_RD_STATUS__MERGE_STATE__SHIFT__GFX09 0x0000001a
#define SDMA0_UTCL1_RD_STATUS__NEXT_RD_VECTOR__SHIFT__GFX09 0x00000016
#define SDMA0_UTCL1_RD_STATUS__PAGE_FAULT__SHIFT__GFX09 0x00000012
#define SDMA0_UTCL1_RD_STATUS__PAGE_NULL__SHIFT__GFX09  0x00000013
#define SDMA0_UTCL1_RD_STATUS__REQL2_IDLE__SHIFT__GFX09 0x00000014
#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT__GFX09 0x00000001
#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL__SHIFT__GFX09 0x0000000a
#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT__GFX09 0x00000009
#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT__GFX09 0x00000005
#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL__SHIFT__GFX09 0x0000000e
#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT__GFX09 0x00000006
#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT__GFX09 0x0000000f
#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY__SHIFT__GFX09 0x00000002
#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL__SHIFT__GFX09 0x0000000b
#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT__GFX09 0x00000003
#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT__GFX09 0x0000000c
#define SDMA0_UTCL1_WR_STATUS__F32_WR_RTR__SHIFT__GFX09 0x00000015
#define SDMA0_UTCL1_WR_STATUS__MERGE_STATE__SHIFT__GFX09 0x00000019
#define SDMA0_UTCL1_WR_STATUS__NEXT_WR_VECTOR__SHIFT__GFX09 0x00000016
#define SDMA0_UTCL1_WR_STATUS__PAGE_FAULT__SHIFT__GFX09 0x00000012
#define SDMA0_UTCL1_WR_STATUS__PAGE_NULL__SHIFT__GFX09  0x00000013
#define SDMA0_UTCL1_WR_STATUS__REQL2_IDLE__SHIFT__GFX09 0x00000014
#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT__GFX09 0x00000001
#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL__SHIFT__GFX09 0x0000000a
#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT__GFX09 0x00000009
#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT__GFX09 0x00000005
#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL__SHIFT__GFX09 0x0000000e
#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT__GFX09 0x00000006
#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT__GFX09 0x0000000f
#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY__SHIFT__GFX09 0x00000002
#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL__SHIFT__GFX09 0x0000000b
#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT__GFX09 0x00000003
#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT__GFX09 0x0000000c
#define SDMA1_ACTIVE_FCN_ID__RESERVED__SHIFT__GFX09     0x00000004
#define SDMA1_CONTEXT_REG_TYPE1__RESERVED__SHIFT__GFX09 0x00000016
#define SDMA1_PUB_REG_TYPE0__SDMA1_ACTIVE_FCN_ID__SHIFT__GFX09 0x00000007
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE0__SHIFT__GFX09 0x0000000b
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE1__SHIFT__GFX09 0x0000000c
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE2__SHIFT__GFX09 0x0000000d
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE3__SHIFT__GFX09 0x0000000e
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE0__SHIFT__GFX09 0x0000000f
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE1__SHIFT__GFX09 0x00000010
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE2__SHIFT__GFX09 0x00000011
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE3__SHIFT__GFX09 0x00000012
#define SDMA1_PUB_REG_TYPE0__SDMA1_VIRT_RESET_REQ__SHIFT__GFX09 0x00000009
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CNTL__SHIFT__GFX09 0x00000004
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_CNTL__SHIFT__GFX09 0x00000008
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_HI__SHIFT__GFX09 0x00000006
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_LO__SHIFT__GFX09 0x00000005
#define SDMA1_PUB_REG_TYPE3__RESERVED__SHIFT__GFX09     0x00000002
#define SDMA1_UTCL1_CNTL__INVACK_DELAY__SHIFT__GFX09    0x0000000e
#define SDMA1_UTCL1_CNTL__REDO_WATERMK__SHIFT__GFX09    0x0000000b
#define SDMA1_UTCL1_PAGE__USE_PT_SNOOP__SHIFT__GFX09    0x00000009
#define SDMA1_UTCL1_RD_STATUS__ADDR_RD_RTR__SHIFT__GFX09 0x0000001d
#define SDMA1_UTCL1_RD_STATUS__MERGE_STATE__SHIFT__GFX09 0x0000001a
#define SDMA1_UTCL1_RD_STATUS__NEXT_RD_VECTOR__SHIFT__GFX09 0x00000016
#define SDMA1_UTCL1_RD_STATUS__PAGE_FAULT__SHIFT__GFX09 0x00000012
#define SDMA1_UTCL1_RD_STATUS__PAGE_NULL__SHIFT__GFX09  0x00000013
#define SDMA1_UTCL1_RD_STATUS__REQL2_IDLE__SHIFT__GFX09 0x00000014
#define SDMA1_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT__GFX09 0x00000001
#define SDMA1_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL__SHIFT__GFX09 0x0000000a
#define SDMA1_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT__GFX09 0x00000009
#define SDMA1_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT__GFX09 0x00000005
#define SDMA1_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL__SHIFT__GFX09 0x0000000e
#define SDMA1_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT__GFX09 0x00000006
#define SDMA1_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT__GFX09 0x0000000f
#define SDMA1_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY__SHIFT__GFX09 0x00000002
#define SDMA1_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL__SHIFT__GFX09 0x0000000b
#define SDMA1_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT__GFX09 0x00000003
#define SDMA1_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT__GFX09 0x0000000c
#define SDMA1_UTCL1_WR_STATUS__F32_WR_RTR__SHIFT__GFX09 0x00000015
#define SDMA1_UTCL1_WR_STATUS__MERGE_STATE__SHIFT__GFX09 0x00000019
#define SDMA1_UTCL1_WR_STATUS__NEXT_WR_VECTOR__SHIFT__GFX09 0x00000016
#define SDMA1_UTCL1_WR_STATUS__PAGE_FAULT__SHIFT__GFX09 0x00000012
#define SDMA1_UTCL1_WR_STATUS__PAGE_NULL__SHIFT__GFX09  0x00000013
#define SDMA1_UTCL1_WR_STATUS__REQL2_IDLE__SHIFT__GFX09 0x00000014
#define SDMA1_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT__GFX09 0x00000001
#define SDMA1_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL__SHIFT__GFX09 0x0000000a
#define SDMA1_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT__GFX09 0x00000009
#define SDMA1_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT__GFX09 0x00000005
#define SDMA1_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL__SHIFT__GFX09 0x0000000e
#define SDMA1_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT__GFX09 0x00000006
#define SDMA1_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT__GFX09 0x0000000f
#define SDMA1_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY__SHIFT__GFX09 0x00000002
#define SDMA1_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL__SHIFT__GFX09 0x0000000b
#define SDMA1_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT__GFX09 0x00000003
#define SDMA1_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT__GFX09 0x0000000c
#define SEM_CID_REMAP_DATA__CLIENT_ID_REMAP__SHIFT__GFX09 0x00000010
#define SEM_RESP_ACP__ADDR__SHIFT__GFX09                0x00000002
#define SEM_RESP_GC__ADDR__SHIFT__GFX09                 0x00000002
#define SEM_RESP_ISP__ADDR__SHIFT__GFX09                0x00000002
#define SEM_RESP_SDMA0__ADDR__SHIFT__GFX09              0x00000002
#define SEM_RESP_SDMA1__ADDR__SHIFT__GFX09              0x00000002
#define SEM_RESP_UVD__ADDR__SHIFT__GFX09                0x00000002
#define SEM_RESP_VCE_0__ADDR__SHIFT__GFX09              0x00000002
#define SEM_RESP_VCE_1__ADDR__SHIFT__GFX09              0x00000002
#define SEM_RESP_VP8__ADDR__SHIFT__GFX09                0x00000002
#define SE_CAC_CNTL__UNUSED_0__SHIFT__GFX09             0x0000001f
#define SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT__GFX09     0x00000003
#define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE__SHIFT__GFX09 0x00000006
#define SPI_DEBUG_BUSY__CS0_BUSY__SHIFT__GFX09          0x00000006
#define SPI_DEBUG_BUSY__CS1_BUSY__SHIFT__GFX09          0x00000007
#define SPI_DEBUG_BUSY__CS2_BUSY__SHIFT__GFX09          0x00000008
#define SPI_DEBUG_BUSY__CS3_BUSY__SHIFT__GFX09          0x00000009
#define SPI_DEBUG_BUSY__CS4_BUSY__SHIFT__GFX09          0x0000000a
#define SPI_DEBUG_BUSY__CS5_BUSY__SHIFT__GFX09          0x0000000b
#define SPI_DEBUG_BUSY__CS6_BUSY__SHIFT__GFX09          0x0000000c
#define SPI_DEBUG_BUSY__CS7_BUSY__SHIFT__GFX09          0x0000000d
#define SPI_DEBUG_BUSY__CSG_BUSY__SHIFT__GFX09          0x00000005
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY__SHIFT__GFX09  0x00000013
#define SPI_DEBUG_BUSY__GRBM_BUSY__SHIFT__GFX09         0x00000014
#define SPI_DEBUG_BUSY__GS_BUSY__SHIFT__GFX09           0x00000001
#define SPI_DEBUG_BUSY__HS_BUSY__SHIFT__GFX09           0x00000000
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY__SHIFT__GFX09  0x0000000e
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY__SHIFT__GFX09  0x0000000f
#define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY__SHIFT__GFX09   0x00000012
#define SPI_DEBUG_BUSY__PS0_BUSY__SHIFT__GFX09          0x00000003
#define SPI_DEBUG_BUSY__PS1_BUSY__SHIFT__GFX09          0x00000004
#define SPI_DEBUG_BUSY__SPIS_BUSY__SHIFT__GFX09         0x00000015
#define SPI_DEBUG_BUSY__VS_BUSY__SHIFT__GFX09           0x00000002
#define SPI_DSM_CNTL2__SPI_SR_MEM_INJECT_DELAY__SHIFT__GFX09 0x00000004
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MSB__SHIFT__GFX09 0x0000001c
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN__SHIFT__GFX09  0x00000007
#define SPI_SHADER_PGM_RSRC2_HS__LDS_SIZE__SHIFT__GFX09 0x00000010
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MSB__SHIFT__GFX09 0x0000001c
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MSB__SHIFT__GFX09 0x0000001c
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MSB__SHIFT__GFX09 0x0000001c
#define SPI_SHADER_PGM_RSRC4_GS__SPI_SHADER_LATE_ALLOC_GS__SHIFT__GFX09 0x00000007
#define SQ_IND_INDEX__AUTO_INCR__SHIFT__GFX09           0x0000000c
#define SQ_THREAD_TRACE_STATUS__BUSY__SHIFT__GFX09      0x0000001e
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE__SHIFT__GFX09 0x00000010
#define SQ_WAVE_MODE__DISABLE_PERF__SHIFT__GFX09        0x0000001a
#define SX_DEBUG_1__DEBUG_DATA__SHIFT__GFX09            0x0000000e
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY__SHIFT__GFX09 0x00000006
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY__SHIFT__GFX09 0x00000005
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY__SHIFT__GFX09 0x00000004
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY__SHIFT__GFX09 0x00000003
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY__SHIFT__GFX09 0x00000002
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY__SHIFT__GFX09 0x00000001
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY__SHIFT__GFX09 0x00000000
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY__SHIFT__GFX09 0x00000006
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY__SHIFT__GFX09 0x00000005
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY__SHIFT__GFX09 0x00000004
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY__SHIFT__GFX09 0x00000003
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY__SHIFT__GFX09 0x00000002
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY__SHIFT__GFX09 0x00000001
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY__SHIFT__GFX09 0x00000000
#define TCP_CNTL__ASTC_VE_MSB_TOLERANT__SHIFT__GFX09    0x0000001e
#define TCP_PERFCOUNTER_FILTER_EN__COMPRESSION_ENABLE__SHIFT__GFX09 0x0000000a
#define TCP_PERFCOUNTER_FILTER_EN__GLC__SHIFT__GFX09    0x00000008
#define TCP_PERFCOUNTER_FILTER_EN__SLC__SHIFT__GFX09    0x00000009
#define TCP_PERFCOUNTER_FILTER__COMPRESSION_ENABLE__SHIFT__GFX09 0x0000001b
#define TCP_PERFCOUNTER_FILTER__GLC__SHIFT__GFX09       0x00000019
#define TCP_PERFCOUNTER_FILTER__NUM_FORMAT__SHIFT__GFX09 0x0000000b
#define TCP_PERFCOUNTER_FILTER__NUM_SAMPLES__SHIFT__GFX09 0x00000014
#define TCP_PERFCOUNTER_FILTER__OPCODE_TYPE__SHIFT__GFX09 0x00000016
#define TCP_PERFCOUNTER_FILTER__SLC__SHIFT__GFX09       0x0000001a
#define TCP_PERFCOUNTER_FILTER__SW_MODE__SHIFT__GFX09   0x0000000f
#define TCP_WATCH0_ADDR_L__ADDR__SHIFT__GFX09           0x00000006
#define TCP_WATCH1_ADDR_L__ADDR__SHIFT__GFX09           0x00000006
#define TCP_WATCH2_ADDR_L__ADDR__SHIFT__GFX09           0x00000006
#define TCP_WATCH3_ADDR_L__ADDR__SHIFT__GFX09           0x00000006
#define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH__SHIFT__GFX09 0x00000016
#define XPB_CLG_MM_MATCH__FARBIRC0_VLD__SHIFT__GFX09    0x00000018
#define XPB_CLG_MM_MATCH__FARBIRC1_VLD__SHIFT__GFX09    0x00000019
