// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module RocketTile(	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
  input         auto_buffer_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_buffer_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_buffer_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_buffer_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_buffer_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_buffer_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_buffer_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_buffer_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_buffer_out_b_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_buffer_out_b_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_buffer_out_b_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_buffer_out_b_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_buffer_out_b_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_buffer_out_b_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_b_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_c_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_c_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_buffer_out_c_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_buffer_out_c_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_buffer_out_c_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_buffer_out_c_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_buffer_out_c_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_buffer_out_c_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_buffer_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_buffer_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_buffer_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_buffer_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_buffer_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [63:0] auto_buffer_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_e_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_e_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_buffer_out_e_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_wfi_out_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_int_local_in_3_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_int_local_in_2_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_int_local_in_1_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_int_local_in_1_1,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_int_local_in_0_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_hartid_in	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  reg         cam_busy;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21]
  wire        _core_io_imem_might_request;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [39:0] _core_io_imem_req_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_req_bits_speculative;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_sfence_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_sfence_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_sfence_bits_rs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [38:0] _core_io_imem_sfence_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_resp_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_btb_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [4:0]  _core_io_imem_btb_update_bits_prediction_entry;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [38:0] _core_io_imem_btb_update_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_btb_update_bits_isValid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [38:0] _core_io_imem_btb_update_bits_br_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_imem_btb_update_bits_cfiType;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_bht_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [7:0]  _core_io_imem_bht_update_bits_prediction_history;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [38:0] _core_io_imem_bht_update_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_bht_update_bits_branch;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_bht_update_bits_taken;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_bht_update_bits_mispredict;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_flush_icache;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_imem_progress;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_dmem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [39:0] _core_io_dmem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [7:0]  _core_io_dmem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [4:0]  _core_io_dmem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_dmem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_dmem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_dmem_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_dmem_req_bits_dv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_dmem_s1_kill;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [63:0] _core_io_dmem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [3:0]  _core_io_ptw_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [43:0] _core_io_ptw_ptbr_ppn;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_sfence_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_sfence_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_status_debug;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_status_prv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_status_mxr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_status_sum;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_ptw_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_ptw_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [29:0] _core_io_ptw_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_ptw_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [63:0] _core_io_ptw_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_fpu_inst;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [63:0] _core_io_fpu_fromint_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [2:0]  _core_io_fpu_fcsr_rm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_fpu_ll_resp_val;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [2:0]  _core_io_fpu_ll_resp_type;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [4:0]  _core_io_fpu_ll_resp_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [63:0] _core_io_fpu_ll_resp_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_fpu_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_fpu_killx;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_fpu_killm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [6:0]  _core_io_rocc_cmd_bits_inst_funct;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [4:0]  _core_io_rocc_cmd_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [4:0]  _core_io_rocc_cmd_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_inst_xd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_inst_xs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_inst_xs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [4:0]  _core_io_rocc_cmd_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [6:0]  _core_io_rocc_cmd_bits_inst_opcode;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [63:0] _core_io_rocc_cmd_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [63:0] _core_io_rocc_cmd_bits_rs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_debug;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_cease;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_wfi;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [31:0] _core_io_rocc_cmd_bits_status_isa;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_rocc_cmd_bits_status_dprv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_dv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_rocc_cmd_bits_status_prv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_v;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_mpv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_gva;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_tsr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_tw;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_tvm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_mxr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_sum;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_mprv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_rocc_cmd_bits_status_fs;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire [1:0]  _core_io_rocc_cmd_bits_status_mpp;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_spp;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_mpie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_spie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_mie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_cmd_bits_status_sie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_rocc_resp_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  wire        _respArb_io_in_0_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [4:0]  _respArb_io_in_0_q_io_deq_bits_rd;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [63:0] _respArb_io_in_0_q_io_deq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _dcIF_io_cache_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
  wire [63:0] _dcIF_io_cache_s1_data_data;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
  wire [7:0]  _dcIF_io_cache_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
  wire        _cmdRouter_io_in_ready;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_valid;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [6:0]  _cmdRouter_io_out_0_bits_inst_funct;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [4:0]  _cmdRouter_io_out_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [4:0]  _cmdRouter_io_out_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_inst_xd;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_inst_xs1;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_inst_xs2;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [4:0]  _cmdRouter_io_out_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [6:0]  _cmdRouter_io_out_0_bits_inst_opcode;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [63:0] _cmdRouter_io_out_0_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [63:0] _cmdRouter_io_out_0_bits_rs2;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_debug;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_cease;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_wfi;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [31:0] _cmdRouter_io_out_0_bits_status_isa;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_dprv;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_dv;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_prv;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_v;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_sd;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [22:0] _cmdRouter_io_out_0_bits_status_zero2;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_mpv;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_gva;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_mbe;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_sbe;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_sxl;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_uxl;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_sd_rv32;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [7:0]  _cmdRouter_io_out_0_bits_status_zero1;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_tsr;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_tw;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_tvm;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_mxr;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_sum;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_mprv;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_xs;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_fs;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_mpp;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire [1:0]  _cmdRouter_io_out_0_bits_status_vs;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_spp;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_mpie;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_ube;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_spie;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_upie;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_mie;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_hie;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_sie;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_out_0_bits_status_uie;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _cmdRouter_io_busy;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  wire        _respArb_io_in_0_ready;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
  wire        _respArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
  wire [4:0]  _respArb_io_out_bits_rd;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
  wire [63:0] _respArb_io_out_bits_data;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
  wire        _ptw_io_requestor_0_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [43:0] _ptw_io_requestor_0_resp_bits_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_resp_bits_level;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_resp_bits_homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [3:0]  _ptw_io_requestor_0_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_status_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_status_sum;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [43:0] _ptw_io_requestor_1_resp_bits_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_resp_bits_level;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_resp_bits_homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [3:0]  _ptw_io_requestor_1_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_status_prv;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [63:0] _ptw_io_requestor_1_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_mem_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [39:0] _ptw_io_mem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_mem_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _dcacheArb_io_requestor_0_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [63:0] _dcacheArb_io_requestor_0_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [7:0]  _dcacheArb_io_requestor_1_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [7:0]  _dcacheArb_io_requestor_2_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [1:0]  _dcacheArb_io_requestor_2_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [63:0] _dcacheArb_io_requestor_2_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [63:0] _dcacheArb_io_requestor_2_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_perf_release;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_2_perf_grant;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [39:0] _dcacheArb_io_mem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [7:0]  _dcacheArb_io_mem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [4:0]  _dcacheArb_io_mem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [1:0]  _dcacheArb_io_mem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [1:0]  _dcacheArb_io_mem_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [63:0] _dcacheArb_io_mem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [7:0]  _dcacheArb_io_mem_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _fpuOpt_io_fcsr_flags_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire [4:0]  _fpuOpt_io_fcsr_flags_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire [63:0] _fpuOpt_io_store_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire [63:0] _fpuOpt_io_toint_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_fcsr_rdy;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_nack_mem;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_illegal_rm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_dec_wen;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_dec_ren1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_dec_ren2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_dec_ren3;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_sboard_set;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _fpuOpt_io_sboard_clr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire [4:0]  _fpuOpt_io_sboard_clra;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  wire        _frontend_auto_icache_master_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [31:0] _frontend_auto_icache_master_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_btb_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_btb_bridx;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [4:0]  _frontend_io_cpu_resp_bits_btb_entry;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [7:0]  _frontend_io_cpu_resp_bits_btb_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [39:0] _frontend_io_cpu_resp_bits_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [31:0] _frontend_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_xcpt_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_xcpt_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_xcpt_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_ptw_req_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [26:0] _frontend_io_ptw_req_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _cam_cmd_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _cam_cmd_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [6:0]  _cam_cmd_q_io_deq_bits_inst_funct;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [4:0]  _cam_cmd_q_io_deq_bits_inst_rd;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [63:0] _cam_cmd_q_io_deq_bits_rs1;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [63:0] _cam_cmd_q_io_deq_bits_rs2;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _dcache_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [2:0]  _dcache_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [2:0]  _dcache_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [3:0]  _dcache_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [31:0] _dcache_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [7:0]  _dcache_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [63:0] _dcache_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_auto_out_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [2:0]  _dcache_auto_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [2:0]  _dcache_auto_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [3:0]  _dcache_auto_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_auto_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [31:0] _dcache_auto_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [63:0] _dcache_auto_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_auto_out_e_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [2:0]  _dcache_auto_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [7:0]  _dcache_io_cpu_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [1:0]  _dcache_io_cpu_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [63:0] _dcache_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [63:0] _dcache_io_cpu_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_perf_release;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_perf_grant;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [26:0] _dcache_io_ptw_req_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _intXbar_auto_anon_out_0;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _intXbar_auto_anon_out_1;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _intXbar_auto_anon_out_2;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _intXbar_auto_anon_out_3;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _intXbar_auto_anon_out_4;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _tlMasterXbar_auto_anon_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]  _tlMasterXbar_auto_anon_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]  _tlMasterXbar_auto_anon_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [63:0] _tlMasterXbar_auto_anon_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [1:0]  _tlMasterXbar_auto_anon_in_0_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]  _tlMasterXbar_auto_anon_in_0_b_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_b_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [31:0] _tlMasterXbar_auto_anon_in_0_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]  _tlMasterXbar_auto_anon_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [1:0]  _tlMasterXbar_auto_anon_in_0_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]  _tlMasterXbar_auto_anon_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]  _tlMasterXbar_auto_anon_in_0_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [63:0] _tlMasterXbar_auto_anon_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_e_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        cam_doLookupW = _cam_cmd_q_io_deq_bits_inst_funct == 7'h0;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:34:25, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        cam_doRst = _cam_cmd_q_io_deq_bits_inst_funct == 7'h1;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:34:25, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [2:0]  cam_count;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:44:22]
  reg  [2:0]  cam_ecycles;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:45:24]
  wire [12:0] cam_response;
  wire cam_valid;
  reg         wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36]
  // wire        cam_ = ~cam_busy & _cam_cmd_q_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, :62:16, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
  // wire        cam__0 = (|cam_count) | cam_;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:44:22, :51:{15,23}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  // wire        cam__1 = cam_count == cam_ecycles;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:44:22, :45:24, :56:15]
  CAM cam(clock,reset||cam_doRst,_cam_cmd_q_io_deq_valid,_cam_cmd_q_io_deq_bits_rs1,_cam_cmd_q_io_deq_bits_rs2,cam_busy,cam_valid,cam_response);
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      // cam_busy <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      // cam_count <= 3'h0;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:44:22]
      // cam_ecycles <= 3'h0;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:45:24]
      wfiNodeOut_0_REG <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      // cam_busy <= ~cam__1 & (cam__0 | cam_busy);	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, :51:{23,36}, :53:9, :56:{15,28}, :58:9]
      // if (cam__1) begin	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:56:15]
      //   cam_count <= 3'h0;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:44:22]
      //   cam_ecycles <= 3'h3;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:45:24]
      // end
      // else begin	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:56:15]
      //   if (cam__0)	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:51:23]
      //     cam_count <= cam_count + 3'h1;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:44:22, :52:20]
      //   if (cam_ & (cam_doLookupW | _cam_cmd_q_io_deq_bits_inst_funct == 7'h1))	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:34:25, :37:21, :47:{18,32}, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
      //     cam_ecycles <= 3'h5;	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:45:24]
      // end
      wfiNodeOut_0_REG <= _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
        cam_busy = _RANDOM[/*Zero width*/ 1'b0][0];	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
        cam_count = _RANDOM[/*Zero width*/ 1'b0][3:1];	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, :44:22, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
        cam_ecycles = _RANDOM[/*Zero width*/ 1'b0][6:4];	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, :45:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
        wfiNodeOut_0_REG = _RANDOM[/*Zero width*/ 1'b0][7];	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k3z4c tlMasterXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .clock                         (clock),
    .reset                         (reset),
    .auto_anon_in_1_a_ready        (_tlMasterXbar_auto_anon_in_1_a_ready),
    .auto_anon_in_1_a_valid        (_frontend_auto_icache_master_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .auto_anon_in_1_a_bits_address (_frontend_auto_icache_master_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .auto_anon_in_1_d_valid        (_tlMasterXbar_auto_anon_in_1_d_valid),
    .auto_anon_in_1_d_bits_opcode  (_tlMasterXbar_auto_anon_in_1_d_bits_opcode),
    .auto_anon_in_1_d_bits_size    (_tlMasterXbar_auto_anon_in_1_d_bits_size),
    .auto_anon_in_1_d_bits_data    (_tlMasterXbar_auto_anon_in_1_d_bits_data),
    .auto_anon_in_1_d_bits_corrupt (_tlMasterXbar_auto_anon_in_1_d_bits_corrupt),
    .auto_anon_in_0_a_ready        (_tlMasterXbar_auto_anon_in_0_a_ready),
    .auto_anon_in_0_a_valid        (_dcache_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_opcode  (_dcache_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_param   (_dcache_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_size    (_dcache_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_source  (_dcache_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_address (_dcache_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_mask    (_dcache_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_data    (_dcache_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_b_ready        (_dcache_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_b_valid        (_tlMasterXbar_auto_anon_in_0_b_valid),
    .auto_anon_in_0_b_bits_param   (_tlMasterXbar_auto_anon_in_0_b_bits_param),
    .auto_anon_in_0_b_bits_size    (_tlMasterXbar_auto_anon_in_0_b_bits_size),
    .auto_anon_in_0_b_bits_source  (_tlMasterXbar_auto_anon_in_0_b_bits_source),
    .auto_anon_in_0_b_bits_address (_tlMasterXbar_auto_anon_in_0_b_bits_address),
    .auto_anon_in_0_c_ready        (_tlMasterXbar_auto_anon_in_0_c_ready),
    .auto_anon_in_0_c_valid        (_dcache_auto_out_c_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_c_bits_opcode  (_dcache_auto_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_c_bits_param   (_dcache_auto_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_c_bits_size    (_dcache_auto_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_c_bits_source  (_dcache_auto_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_c_bits_address (_dcache_auto_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_c_bits_data    (_dcache_auto_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_d_ready        (_dcache_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_d_valid        (_tlMasterXbar_auto_anon_in_0_d_valid),
    .auto_anon_in_0_d_bits_opcode  (_tlMasterXbar_auto_anon_in_0_d_bits_opcode),
    .auto_anon_in_0_d_bits_param   (_tlMasterXbar_auto_anon_in_0_d_bits_param),
    .auto_anon_in_0_d_bits_size    (_tlMasterXbar_auto_anon_in_0_d_bits_size),
    .auto_anon_in_0_d_bits_source  (_tlMasterXbar_auto_anon_in_0_d_bits_source),
    .auto_anon_in_0_d_bits_sink    (_tlMasterXbar_auto_anon_in_0_d_bits_sink),
    .auto_anon_in_0_d_bits_denied  (_tlMasterXbar_auto_anon_in_0_d_bits_denied),
    .auto_anon_in_0_d_bits_data    (_tlMasterXbar_auto_anon_in_0_d_bits_data),
    .auto_anon_in_0_e_ready        (_tlMasterXbar_auto_anon_in_0_e_ready),
    .auto_anon_in_0_e_valid        (_dcache_auto_out_e_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_e_bits_sink    (_dcache_auto_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_out_a_ready         (auto_buffer_out_a_ready),
    .auto_anon_out_a_valid         (auto_buffer_out_a_valid),
    .auto_anon_out_a_bits_opcode   (auto_buffer_out_a_bits_opcode),
    .auto_anon_out_a_bits_param    (auto_buffer_out_a_bits_param),
    .auto_anon_out_a_bits_size     (auto_buffer_out_a_bits_size),
    .auto_anon_out_a_bits_source   (auto_buffer_out_a_bits_source),
    .auto_anon_out_a_bits_address  (auto_buffer_out_a_bits_address),
    .auto_anon_out_a_bits_mask     (auto_buffer_out_a_bits_mask),
    .auto_anon_out_a_bits_data     (auto_buffer_out_a_bits_data),
    .auto_anon_out_b_ready         (auto_buffer_out_b_ready),
    .auto_anon_out_b_valid         (auto_buffer_out_b_valid),
    .auto_anon_out_b_bits_opcode   (auto_buffer_out_b_bits_opcode),
    .auto_anon_out_b_bits_param    (auto_buffer_out_b_bits_param),
    .auto_anon_out_b_bits_size     (auto_buffer_out_b_bits_size),
    .auto_anon_out_b_bits_source   (auto_buffer_out_b_bits_source),
    .auto_anon_out_b_bits_address  (auto_buffer_out_b_bits_address),
    .auto_anon_out_b_bits_mask     (auto_buffer_out_b_bits_mask),
    .auto_anon_out_b_bits_corrupt  (auto_buffer_out_b_bits_corrupt),
    .auto_anon_out_c_ready         (auto_buffer_out_c_ready),
    .auto_anon_out_c_valid         (auto_buffer_out_c_valid),
    .auto_anon_out_c_bits_opcode   (auto_buffer_out_c_bits_opcode),
    .auto_anon_out_c_bits_param    (auto_buffer_out_c_bits_param),
    .auto_anon_out_c_bits_size     (auto_buffer_out_c_bits_size),
    .auto_anon_out_c_bits_source   (auto_buffer_out_c_bits_source),
    .auto_anon_out_c_bits_address  (auto_buffer_out_c_bits_address),
    .auto_anon_out_c_bits_data     (auto_buffer_out_c_bits_data),
    .auto_anon_out_d_ready         (auto_buffer_out_d_ready),
    .auto_anon_out_d_valid         (auto_buffer_out_d_valid),
    .auto_anon_out_d_bits_opcode   (auto_buffer_out_d_bits_opcode),
    .auto_anon_out_d_bits_param    (auto_buffer_out_d_bits_param),
    .auto_anon_out_d_bits_size     (auto_buffer_out_d_bits_size),
    .auto_anon_out_d_bits_source   (auto_buffer_out_d_bits_source),
    .auto_anon_out_d_bits_sink     (auto_buffer_out_d_bits_sink),
    .auto_anon_out_d_bits_denied   (auto_buffer_out_d_bits_denied),
    .auto_anon_out_d_bits_data     (auto_buffer_out_d_bits_data),
    .auto_anon_out_d_bits_corrupt  (auto_buffer_out_d_bits_corrupt),
    .auto_anon_out_e_ready         (auto_buffer_out_e_ready),
    .auto_anon_out_e_valid         (auto_buffer_out_e_valid),
    .auto_anon_out_e_bits_sink     (auto_buffer_out_e_bits_sink)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  IntXbar_i4_o1 intXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .auto_anon_in_3_0 (auto_int_local_in_3_0),
    .auto_anon_in_2_0 (auto_int_local_in_2_0),
    .auto_anon_in_1_0 (auto_int_local_in_1_0),
    .auto_anon_in_1_1 (auto_int_local_in_1_1),
    .auto_anon_in_0_0 (auto_int_local_in_0_0),
    .auto_anon_out_0  (_intXbar_auto_anon_out_0),
    .auto_anon_out_1  (_intXbar_auto_anon_out_1),
    .auto_anon_out_2  (_intXbar_auto_anon_out_2),
    .auto_anon_out_3  (_intXbar_auto_anon_out_3),
    .auto_anon_out_4  (_intXbar_auto_anon_out_4)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  DCache dcache (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .clock                             (clock),
    .reset                             (reset),
    .auto_out_a_ready                  (_tlMasterXbar_auto_anon_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_a_valid                  (_dcache_auto_out_a_valid),
    .auto_out_a_bits_opcode            (_dcache_auto_out_a_bits_opcode),
    .auto_out_a_bits_param             (_dcache_auto_out_a_bits_param),
    .auto_out_a_bits_size              (_dcache_auto_out_a_bits_size),
    .auto_out_a_bits_source            (_dcache_auto_out_a_bits_source),
    .auto_out_a_bits_address           (_dcache_auto_out_a_bits_address),
    .auto_out_a_bits_mask              (_dcache_auto_out_a_bits_mask),
    .auto_out_a_bits_data              (_dcache_auto_out_a_bits_data),
    .auto_out_b_ready                  (_dcache_auto_out_b_ready),
    .auto_out_b_valid                  (_tlMasterXbar_auto_anon_in_0_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_param             (_tlMasterXbar_auto_anon_in_0_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_size              (_tlMasterXbar_auto_anon_in_0_b_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_source            (_tlMasterXbar_auto_anon_in_0_b_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_b_bits_address           (_tlMasterXbar_auto_anon_in_0_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_c_ready                  (_tlMasterXbar_auto_anon_in_0_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_c_valid                  (_dcache_auto_out_c_valid),
    .auto_out_c_bits_opcode            (_dcache_auto_out_c_bits_opcode),
    .auto_out_c_bits_param             (_dcache_auto_out_c_bits_param),
    .auto_out_c_bits_size              (_dcache_auto_out_c_bits_size),
    .auto_out_c_bits_source            (_dcache_auto_out_c_bits_source),
    .auto_out_c_bits_address           (_dcache_auto_out_c_bits_address),
    .auto_out_c_bits_data              (_dcache_auto_out_c_bits_data),
    .auto_out_d_ready                  (_dcache_auto_out_d_ready),
    .auto_out_d_valid                  (_tlMasterXbar_auto_anon_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_opcode            (_tlMasterXbar_auto_anon_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_param             (_tlMasterXbar_auto_anon_in_0_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_size              (_tlMasterXbar_auto_anon_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_source            (_tlMasterXbar_auto_anon_in_0_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_sink              (_tlMasterXbar_auto_anon_in_0_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_denied            (_tlMasterXbar_auto_anon_in_0_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_data              (_tlMasterXbar_auto_anon_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_e_ready                  (_tlMasterXbar_auto_anon_in_0_e_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_e_valid                  (_dcache_auto_out_e_valid),
    .auto_out_e_bits_sink              (_dcache_auto_out_e_bits_sink),
    .io_cpu_req_ready                  (_dcache_io_cpu_req_ready),
    .io_cpu_req_valid                  (_dcacheArb_io_mem_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_addr              (_dcacheArb_io_mem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_tag               (_dcacheArb_io_mem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_cmd               (_dcacheArb_io_mem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_size              (_dcacheArb_io_mem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_signed            (_dcacheArb_io_mem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_dprv              (_dcacheArb_io_mem_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_dv                (_dcacheArb_io_mem_req_bits_dv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_phys              (_dcacheArb_io_mem_req_bits_phys),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s1_kill                    (_dcacheArb_io_mem_s1_kill),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s1_data_data               (_dcacheArb_io_mem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s1_data_mask               (_dcacheArb_io_mem_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s2_nack                    (_dcache_io_cpu_s2_nack),
    .io_cpu_resp_valid                 (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr             (/* unused */),
    .io_cpu_resp_bits_tag              (_dcache_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd              (/* unused */),
    .io_cpu_resp_bits_size             (_dcache_io_cpu_resp_bits_size),
    .io_cpu_resp_bits_signed           (/* unused */),
    .io_cpu_resp_bits_dprv             (/* unused */),
    .io_cpu_resp_bits_dv               (/* unused */),
    .io_cpu_resp_bits_data             (_dcache_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask             (/* unused */),
    .io_cpu_resp_bits_replay           (_dcache_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data         (_dcache_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass (_dcache_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_data_raw         (/* unused */),
    .io_cpu_resp_bits_store_data       (/* unused */),
    .io_cpu_replay_next                (_dcache_io_cpu_replay_next),
    .io_cpu_s2_xcpt_ma_ld              (_dcache_io_cpu_s2_xcpt_ma_ld),
    .io_cpu_s2_xcpt_ma_st              (_dcache_io_cpu_s2_xcpt_ma_st),
    .io_cpu_s2_xcpt_pf_ld              (_dcache_io_cpu_s2_xcpt_pf_ld),
    .io_cpu_s2_xcpt_pf_st              (_dcache_io_cpu_s2_xcpt_pf_st),
    .io_cpu_s2_xcpt_ae_ld              (_dcache_io_cpu_s2_xcpt_ae_ld),
    .io_cpu_s2_xcpt_ae_st              (_dcache_io_cpu_s2_xcpt_ae_st),
    .io_cpu_ordered                    (_dcache_io_cpu_ordered),
    .io_cpu_perf_release               (_dcache_io_cpu_perf_release),
    .io_cpu_perf_grant                 (_dcache_io_cpu_perf_grant),
    .io_ptw_req_ready                  (_ptw_io_requestor_0_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_req_valid                  (_dcache_io_ptw_req_valid),
    .io_ptw_req_bits_bits_addr         (_dcache_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa     (_dcache_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid                 (_ptw_io_requestor_0_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_ae_ptw           (_ptw_io_requestor_0_resp_bits_ae_ptw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_ae_final         (_ptw_io_requestor_0_resp_bits_ae_final),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pf               (_ptw_io_requestor_0_resp_bits_pf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_gf               (_ptw_io_requestor_0_resp_bits_gf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_hr               (_ptw_io_requestor_0_resp_bits_hr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_hw               (_ptw_io_requestor_0_resp_bits_hw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_hx               (_ptw_io_requestor_0_resp_bits_hx),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_ppn          (_ptw_io_requestor_0_resp_bits_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_d            (_ptw_io_requestor_0_resp_bits_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_a            (_ptw_io_requestor_0_resp_bits_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_g            (_ptw_io_requestor_0_resp_bits_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_u            (_ptw_io_requestor_0_resp_bits_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_x            (_ptw_io_requestor_0_resp_bits_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_w            (_ptw_io_requestor_0_resp_bits_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_r            (_ptw_io_requestor_0_resp_bits_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_v            (_ptw_io_requestor_0_resp_bits_pte_v),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_level            (_ptw_io_requestor_0_resp_bits_level),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_homogeneous      (_ptw_io_requestor_0_resp_bits_homogeneous),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_ptbr_mode                  (_ptw_io_requestor_0_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_status_debug               (_ptw_io_requestor_0_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_status_mxr                 (_ptw_io_requestor_0_status_mxr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_status_sum                 (_ptw_io_requestor_0_status_sum),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_l                (_ptw_io_requestor_0_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_a                (_ptw_io_requestor_0_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_x                (_ptw_io_requestor_0_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_w                (_ptw_io_requestor_0_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_r                (_ptw_io_requestor_0_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_addr                 (_ptw_io_requestor_0_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_mask                 (_ptw_io_requestor_0_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_l                (_ptw_io_requestor_0_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_a                (_ptw_io_requestor_0_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_x                (_ptw_io_requestor_0_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_w                (_ptw_io_requestor_0_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_r                (_ptw_io_requestor_0_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_addr                 (_ptw_io_requestor_0_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_mask                 (_ptw_io_requestor_0_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_l                (_ptw_io_requestor_0_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_a                (_ptw_io_requestor_0_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_x                (_ptw_io_requestor_0_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_w                (_ptw_io_requestor_0_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_r                (_ptw_io_requestor_0_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_addr                 (_ptw_io_requestor_0_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_mask                 (_ptw_io_requestor_0_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_l                (_ptw_io_requestor_0_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_a                (_ptw_io_requestor_0_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_x                (_ptw_io_requestor_0_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_w                (_ptw_io_requestor_0_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_r                (_ptw_io_requestor_0_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_addr                 (_ptw_io_requestor_0_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_mask                 (_ptw_io_requestor_0_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_l                (_ptw_io_requestor_0_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_a                (_ptw_io_requestor_0_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_x                (_ptw_io_requestor_0_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_w                (_ptw_io_requestor_0_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_r                (_ptw_io_requestor_0_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_addr                 (_ptw_io_requestor_0_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_mask                 (_ptw_io_requestor_0_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_l                (_ptw_io_requestor_0_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_a                (_ptw_io_requestor_0_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_x                (_ptw_io_requestor_0_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_w                (_ptw_io_requestor_0_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_r                (_ptw_io_requestor_0_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_addr                 (_ptw_io_requestor_0_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_mask                 (_ptw_io_requestor_0_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_l                (_ptw_io_requestor_0_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_a                (_ptw_io_requestor_0_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_x                (_ptw_io_requestor_0_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_w                (_ptw_io_requestor_0_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_r                (_ptw_io_requestor_0_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_addr                 (_ptw_io_requestor_0_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_mask                 (_ptw_io_requestor_0_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_l                (_ptw_io_requestor_0_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_a                (_ptw_io_requestor_0_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_x                (_ptw_io_requestor_0_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_w                (_ptw_io_requestor_0_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_r                (_ptw_io_requestor_0_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_addr                 (_ptw_io_requestor_0_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_mask                 (_ptw_io_requestor_0_pmp_7_mask)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  );	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  Queue2_RoCCCommand cam_cmd_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (_cam_cmd_q_io_enq_ready),
    .io_enq_valid               (_cmdRouter_io_out_0_valid),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_funct     (_cmdRouter_io_out_0_bits_inst_funct),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_rs2       (_cmdRouter_io_out_0_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_rs1       (_cmdRouter_io_out_0_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_xd        (_cmdRouter_io_out_0_bits_inst_xd),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_xs1       (_cmdRouter_io_out_0_bits_inst_xs1),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_xs2       (_cmdRouter_io_out_0_bits_inst_xs2),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_rd        (_cmdRouter_io_out_0_bits_inst_rd),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_inst_opcode    (_cmdRouter_io_out_0_bits_inst_opcode),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_rs1            (_cmdRouter_io_out_0_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_rs2            (_cmdRouter_io_out_0_bits_rs2),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_debug   (_cmdRouter_io_out_0_bits_status_debug),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_cease   (_cmdRouter_io_out_0_bits_status_cease),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_wfi     (_cmdRouter_io_out_0_bits_status_wfi),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_isa     (_cmdRouter_io_out_0_bits_status_isa),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_dprv    (_cmdRouter_io_out_0_bits_status_dprv),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_dv      (_cmdRouter_io_out_0_bits_status_dv),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_prv     (_cmdRouter_io_out_0_bits_status_prv),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_v       (_cmdRouter_io_out_0_bits_status_v),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_sd      (_cmdRouter_io_out_0_bits_status_sd),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_zero2   (_cmdRouter_io_out_0_bits_status_zero2),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_mpv     (_cmdRouter_io_out_0_bits_status_mpv),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_gva     (_cmdRouter_io_out_0_bits_status_gva),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_mbe     (_cmdRouter_io_out_0_bits_status_mbe),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_sbe     (_cmdRouter_io_out_0_bits_status_sbe),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_sxl     (_cmdRouter_io_out_0_bits_status_sxl),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_uxl     (_cmdRouter_io_out_0_bits_status_uxl),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_sd_rv32 (_cmdRouter_io_out_0_bits_status_sd_rv32),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_zero1   (_cmdRouter_io_out_0_bits_status_zero1),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_tsr     (_cmdRouter_io_out_0_bits_status_tsr),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_tw      (_cmdRouter_io_out_0_bits_status_tw),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_tvm     (_cmdRouter_io_out_0_bits_status_tvm),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_mxr     (_cmdRouter_io_out_0_bits_status_mxr),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_sum     (_cmdRouter_io_out_0_bits_status_sum),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_mprv    (_cmdRouter_io_out_0_bits_status_mprv),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_xs      (_cmdRouter_io_out_0_bits_status_xs),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_fs      (_cmdRouter_io_out_0_bits_status_fs),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_mpp     (_cmdRouter_io_out_0_bits_status_mpp),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_vs      (_cmdRouter_io_out_0_bits_status_vs),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_spp     (_cmdRouter_io_out_0_bits_status_spp),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_mpie    (_cmdRouter_io_out_0_bits_status_mpie),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_ube     (_cmdRouter_io_out_0_bits_status_ube),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_spie    (_cmdRouter_io_out_0_bits_status_spie),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_upie    (_cmdRouter_io_out_0_bits_status_upie),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_mie     (_cmdRouter_io_out_0_bits_status_mie),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_hie     (_cmdRouter_io_out_0_bits_status_hie),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_sie     (_cmdRouter_io_out_0_bits_status_sie),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_enq_bits_status_uie     (_cmdRouter_io_out_0_bits_status_uie),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_deq_ready               (~cam_busy),	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, :62:16]
    .io_deq_valid               (_cam_cmd_q_io_deq_valid),
    .io_deq_bits_inst_funct     (_cam_cmd_q_io_deq_bits_inst_funct),
    .io_deq_bits_inst_rs2       (/* unused */),
    .io_deq_bits_inst_rs1       (/* unused */),
    .io_deq_bits_inst_xd        (/* unused */),
    .io_deq_bits_inst_xs1       (/* unused */),
    .io_deq_bits_inst_xs2       (/* unused */),
    .io_deq_bits_inst_rd        (_cam_cmd_q_io_deq_bits_inst_rd),
    .io_deq_bits_inst_opcode    (/* unused */),
    .io_deq_bits_rs1            (_cam_cmd_q_io_deq_bits_rs1),
    .io_deq_bits_rs2            (_cam_cmd_q_io_deq_bits_rs2),
    .io_deq_bits_status_debug   (/* unused */),
    .io_deq_bits_status_cease   (/* unused */),
    .io_deq_bits_status_wfi     (/* unused */),
    .io_deq_bits_status_isa     (/* unused */),
    .io_deq_bits_status_dprv    (/* unused */),
    .io_deq_bits_status_dv      (/* unused */),
    .io_deq_bits_status_prv     (/* unused */),
    .io_deq_bits_status_v       (/* unused */),
    .io_deq_bits_status_sd      (/* unused */),
    .io_deq_bits_status_zero2   (/* unused */),
    .io_deq_bits_status_mpv     (/* unused */),
    .io_deq_bits_status_gva     (/* unused */),
    .io_deq_bits_status_mbe     (/* unused */),
    .io_deq_bits_status_sbe     (/* unused */),
    .io_deq_bits_status_sxl     (/* unused */),
    .io_deq_bits_status_uxl     (/* unused */),
    .io_deq_bits_status_sd_rv32 (/* unused */),
    .io_deq_bits_status_zero1   (/* unused */),
    .io_deq_bits_status_tsr     (/* unused */),
    .io_deq_bits_status_tw      (/* unused */),
    .io_deq_bits_status_tvm     (/* unused */),
    .io_deq_bits_status_mxr     (/* unused */),
    .io_deq_bits_status_sum     (/* unused */),
    .io_deq_bits_status_mprv    (/* unused */),
    .io_deq_bits_status_xs      (/* unused */),
    .io_deq_bits_status_fs      (/* unused */),
    .io_deq_bits_status_mpp     (/* unused */),
    .io_deq_bits_status_vs      (/* unused */),
    .io_deq_bits_status_spp     (/* unused */),
    .io_deq_bits_status_mpie    (/* unused */),
    .io_deq_bits_status_ube     (/* unused */),
    .io_deq_bits_status_spie    (/* unused */),
    .io_deq_bits_status_upie    (/* unused */),
    .io_deq_bits_status_mie     (/* unused */),
    .io_deq_bits_status_hie     (/* unused */),
    .io_deq_bits_status_sie     (/* unused */),
    .io_deq_bits_status_uie     (/* unused */)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Frontend frontend (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_icache_master_out_a_ready            (_tlMasterXbar_auto_anon_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_a_valid            (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address     (_frontend_auto_icache_master_out_a_bits_address),
    .auto_icache_master_out_d_valid            (_tlMasterXbar_auto_anon_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_opcode      (_tlMasterXbar_auto_anon_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_size        (_tlMasterXbar_auto_anon_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_data        (_tlMasterXbar_auto_anon_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_corrupt     (_tlMasterXbar_auto_anon_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .io_cpu_might_request                      (_core_io_imem_might_request),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_req_valid                          (_core_io_imem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_req_bits_pc                        (_core_io_imem_req_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_req_bits_speculative               (_core_io_imem_req_bits_speculative),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_sfence_valid                       (_core_io_imem_sfence_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_sfence_bits_rs1                    (_core_io_imem_sfence_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_sfence_bits_rs2                    (_core_io_imem_sfence_bits_rs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_sfence_bits_addr                   (_core_io_imem_sfence_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_resp_ready                         (_core_io_imem_resp_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_resp_valid                         (_frontend_io_cpu_resp_valid),
    .io_cpu_resp_bits_btb_taken                (_frontend_io_cpu_resp_bits_btb_taken),
    .io_cpu_resp_bits_btb_bridx                (_frontend_io_cpu_resp_bits_btb_bridx),
    .io_cpu_resp_bits_btb_entry                (_frontend_io_cpu_resp_bits_btb_entry),
    .io_cpu_resp_bits_btb_bht_history          (_frontend_io_cpu_resp_bits_btb_bht_history),
    .io_cpu_resp_bits_pc                       (_frontend_io_cpu_resp_bits_pc),
    .io_cpu_resp_bits_data                     (_frontend_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_xcpt_pf_inst             (_frontend_io_cpu_resp_bits_xcpt_pf_inst),
    .io_cpu_resp_bits_xcpt_gf_inst             (_frontend_io_cpu_resp_bits_xcpt_gf_inst),
    .io_cpu_resp_bits_xcpt_ae_inst             (_frontend_io_cpu_resp_bits_xcpt_ae_inst),
    .io_cpu_resp_bits_replay                   (_frontend_io_cpu_resp_bits_replay),
    .io_cpu_btb_update_valid                   (_core_io_imem_btb_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_btb_update_bits_prediction_entry   (_core_io_imem_btb_update_bits_prediction_entry),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_btb_update_bits_pc                 (_core_io_imem_btb_update_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_btb_update_bits_isValid            (_core_io_imem_btb_update_bits_isValid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_btb_update_bits_br_pc              (_core_io_imem_btb_update_bits_br_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_btb_update_bits_cfiType            (_core_io_imem_btb_update_bits_cfiType),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_bht_update_valid                   (_core_io_imem_bht_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_bht_update_bits_prediction_history (_core_io_imem_bht_update_bits_prediction_history),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_bht_update_bits_pc                 (_core_io_imem_bht_update_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_bht_update_bits_branch             (_core_io_imem_bht_update_bits_branch),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_bht_update_bits_taken              (_core_io_imem_bht_update_bits_taken),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_bht_update_bits_mispredict         (_core_io_imem_bht_update_bits_mispredict),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_flush_icache                       (_core_io_imem_flush_icache),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_cpu_progress                           (_core_io_imem_progress),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_ptw_req_ready                          (_ptw_io_requestor_1_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_req_valid                          (_frontend_io_ptw_req_valid),
    .io_ptw_req_bits_valid                     (_frontend_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr                 (_frontend_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa             (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid                         (_ptw_io_requestor_1_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_ae_ptw                   (_ptw_io_requestor_1_resp_bits_ae_ptw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_ae_final                 (_ptw_io_requestor_1_resp_bits_ae_final),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pf                       (_ptw_io_requestor_1_resp_bits_pf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_gf                       (_ptw_io_requestor_1_resp_bits_gf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_hr                       (_ptw_io_requestor_1_resp_bits_hr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_hw                       (_ptw_io_requestor_1_resp_bits_hw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_hx                       (_ptw_io_requestor_1_resp_bits_hx),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_ppn                  (_ptw_io_requestor_1_resp_bits_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_d                    (_ptw_io_requestor_1_resp_bits_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_a                    (_ptw_io_requestor_1_resp_bits_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_g                    (_ptw_io_requestor_1_resp_bits_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_u                    (_ptw_io_requestor_1_resp_bits_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_x                    (_ptw_io_requestor_1_resp_bits_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_w                    (_ptw_io_requestor_1_resp_bits_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_r                    (_ptw_io_requestor_1_resp_bits_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_pte_v                    (_ptw_io_requestor_1_resp_bits_pte_v),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_level                    (_ptw_io_requestor_1_resp_bits_level),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_resp_bits_homogeneous              (_ptw_io_requestor_1_resp_bits_homogeneous),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_ptbr_mode                          (_ptw_io_requestor_1_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_status_debug                       (_ptw_io_requestor_1_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_status_prv                         (_ptw_io_requestor_1_status_prv),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_l                        (_ptw_io_requestor_1_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_a                        (_ptw_io_requestor_1_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_x                        (_ptw_io_requestor_1_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_w                        (_ptw_io_requestor_1_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_r                        (_ptw_io_requestor_1_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_addr                         (_ptw_io_requestor_1_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_mask                         (_ptw_io_requestor_1_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_l                        (_ptw_io_requestor_1_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_a                        (_ptw_io_requestor_1_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_x                        (_ptw_io_requestor_1_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_w                        (_ptw_io_requestor_1_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_r                        (_ptw_io_requestor_1_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_addr                         (_ptw_io_requestor_1_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_mask                         (_ptw_io_requestor_1_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_l                        (_ptw_io_requestor_1_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_a                        (_ptw_io_requestor_1_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_x                        (_ptw_io_requestor_1_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_w                        (_ptw_io_requestor_1_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_r                        (_ptw_io_requestor_1_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_addr                         (_ptw_io_requestor_1_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_mask                         (_ptw_io_requestor_1_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_l                        (_ptw_io_requestor_1_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_a                        (_ptw_io_requestor_1_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_x                        (_ptw_io_requestor_1_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_w                        (_ptw_io_requestor_1_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_r                        (_ptw_io_requestor_1_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_addr                         (_ptw_io_requestor_1_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_mask                         (_ptw_io_requestor_1_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_l                        (_ptw_io_requestor_1_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_a                        (_ptw_io_requestor_1_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_x                        (_ptw_io_requestor_1_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_w                        (_ptw_io_requestor_1_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_r                        (_ptw_io_requestor_1_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_addr                         (_ptw_io_requestor_1_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_mask                         (_ptw_io_requestor_1_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_l                        (_ptw_io_requestor_1_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_a                        (_ptw_io_requestor_1_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_x                        (_ptw_io_requestor_1_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_w                        (_ptw_io_requestor_1_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_r                        (_ptw_io_requestor_1_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_addr                         (_ptw_io_requestor_1_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_mask                         (_ptw_io_requestor_1_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_l                        (_ptw_io_requestor_1_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_a                        (_ptw_io_requestor_1_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_x                        (_ptw_io_requestor_1_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_w                        (_ptw_io_requestor_1_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_r                        (_ptw_io_requestor_1_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_addr                         (_ptw_io_requestor_1_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_mask                         (_ptw_io_requestor_1_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_l                        (_ptw_io_requestor_1_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_a                        (_ptw_io_requestor_1_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_x                        (_ptw_io_requestor_1_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_w                        (_ptw_io_requestor_1_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_r                        (_ptw_io_requestor_1_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_addr                         (_ptw_io_requestor_1_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_mask                         (_ptw_io_requestor_1_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_customCSRs_csrs_0_value            (_ptw_io_requestor_1_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  FPU fpuOpt (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .clock               (clock),
    .reset               (reset),
    .io_inst             (_core_io_fpu_inst),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_fromint_data     (_core_io_fpu_fromint_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_fcsr_rm          (_core_io_fpu_fcsr_rm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_fcsr_flags_valid (_fpuOpt_io_fcsr_flags_valid),
    .io_fcsr_flags_bits  (_fpuOpt_io_fcsr_flags_bits),
    .io_store_data       (_fpuOpt_io_store_data),
    .io_toint_data       (_fpuOpt_io_toint_data),
    .io_ll_resp_val      (_core_io_fpu_ll_resp_val),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_ll_resp_type     (_core_io_fpu_ll_resp_type),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_ll_resp_tag      (_core_io_fpu_ll_resp_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_ll_resp_data     (_core_io_fpu_ll_resp_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_valid            (_core_io_fpu_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_fcsr_rdy         (_fpuOpt_io_fcsr_rdy),
    .io_nack_mem         (_fpuOpt_io_nack_mem),
    .io_illegal_rm       (_fpuOpt_io_illegal_rm),
    .io_killx            (_core_io_fpu_killx),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_killm            (_core_io_fpu_killm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dec_wen          (_fpuOpt_io_dec_wen),
    .io_dec_ren1         (_fpuOpt_io_dec_ren1),
    .io_dec_ren2         (_fpuOpt_io_dec_ren2),
    .io_dec_ren3         (_fpuOpt_io_dec_ren3),
    .io_sboard_set       (_fpuOpt_io_sboard_set),
    .io_sboard_clr       (_fpuOpt_io_sboard_clr),
    .io_sboard_clra      (_fpuOpt_io_sboard_clra)
  );	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
  HellaCacheArbiter dcacheArb (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .clock                                     (clock),
    .io_requestor_0_req_ready                  (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid                  (_ptw_io_mem_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_requestor_0_req_bits_addr              (_ptw_io_mem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_requestor_0_s1_kill                    (_ptw_io_mem_s1_kill),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_requestor_0_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_requestor_1_req_ready                  (_dcacheArb_io_requestor_1_req_ready),
    .io_requestor_1_req_valid                  (_dcIF_io_cache_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
    .io_requestor_1_s1_data_data               (_dcIF_io_cache_s1_data_data),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
    .io_requestor_1_s1_data_mask               (_dcIF_io_cache_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
    .io_requestor_1_s2_nack                    (_dcacheArb_io_requestor_1_s2_nack),
    .io_requestor_1_resp_valid                 (_dcacheArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_tag              (_dcacheArb_io_requestor_1_resp_bits_tag),
    .io_requestor_1_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),
    .io_requestor_1_s2_xcpt_ma_st              (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),
    .io_requestor_1_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),
    .io_requestor_1_s2_xcpt_pf_st              (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),
    .io_requestor_1_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),
    .io_requestor_1_s2_xcpt_ae_st              (_dcacheArb_io_requestor_1_s2_xcpt_ae_st),
    .io_requestor_2_req_ready                  (_dcacheArb_io_requestor_2_req_ready),
    .io_requestor_2_req_valid                  (_core_io_dmem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_req_bits_addr              (_core_io_dmem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_req_bits_tag               (_core_io_dmem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_req_bits_cmd               (_core_io_dmem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_req_bits_size              (_core_io_dmem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_req_bits_signed            (_core_io_dmem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_req_bits_dprv              (_core_io_dmem_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_req_bits_dv                (_core_io_dmem_req_bits_dv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_s1_kill                    (_core_io_dmem_s1_kill),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_s1_data_data               (_core_io_dmem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_requestor_2_s2_nack                    (_dcacheArb_io_requestor_2_s2_nack),
    .io_requestor_2_resp_valid                 (_dcacheArb_io_requestor_2_resp_valid),
    .io_requestor_2_resp_bits_tag              (_dcacheArb_io_requestor_2_resp_bits_tag),
    .io_requestor_2_resp_bits_size             (_dcacheArb_io_requestor_2_resp_bits_size),
    .io_requestor_2_resp_bits_data             (_dcacheArb_io_requestor_2_resp_bits_data),
    .io_requestor_2_resp_bits_replay           (_dcacheArb_io_requestor_2_resp_bits_replay),
    .io_requestor_2_resp_bits_has_data         (_dcacheArb_io_requestor_2_resp_bits_has_data),
    .io_requestor_2_resp_bits_data_word_bypass (_dcacheArb_io_requestor_2_resp_bits_data_word_bypass),
    .io_requestor_2_replay_next                (_dcacheArb_io_requestor_2_replay_next),
    .io_requestor_2_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_2_s2_xcpt_ma_ld),
    .io_requestor_2_s2_xcpt_ma_st              (_dcacheArb_io_requestor_2_s2_xcpt_ma_st),
    .io_requestor_2_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_2_s2_xcpt_pf_ld),
    .io_requestor_2_s2_xcpt_pf_st              (_dcacheArb_io_requestor_2_s2_xcpt_pf_st),
    .io_requestor_2_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_2_s2_xcpt_ae_ld),
    .io_requestor_2_s2_xcpt_ae_st              (_dcacheArb_io_requestor_2_s2_xcpt_ae_st),
    .io_requestor_2_ordered                    (_dcacheArb_io_requestor_2_ordered),
    .io_requestor_2_perf_release               (_dcacheArb_io_requestor_2_perf_release),
    .io_requestor_2_perf_grant                 (_dcacheArb_io_requestor_2_perf_grant),
    .io_mem_req_ready                          (_dcache_io_cpu_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_req_valid                          (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_req_bits_dprv                      (_dcacheArb_io_mem_req_bits_dprv),
    .io_mem_req_bits_dv                        (_dcacheArb_io_mem_req_bits_dv),
    .io_mem_req_bits_phys                      (_dcacheArb_io_mem_req_bits_phys),
    .io_mem_s1_kill                            (_dcacheArb_io_mem_s1_kill),
    .io_mem_s1_data_data                       (_dcacheArb_io_mem_s1_data_data),
    .io_mem_s1_data_mask                       (_dcacheArb_io_mem_s1_data_mask),
    .io_mem_s2_nack                            (_dcache_io_cpu_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_valid                         (_dcache_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_size                     (_dcache_io_cpu_resp_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_data_word_bypass         (_dcache_io_cpu_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_replay_next                        (_dcache_io_cpu_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_ordered                            (_dcache_io_cpu_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_perf_release                       (_dcache_io_cpu_perf_release),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_perf_grant                         (_dcache_io_cpu_perf_grant)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  );	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  PTW ptw (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_requestor_0_req_ready               (_ptw_io_requestor_0_req_ready),
    .io_requestor_0_req_valid               (_dcache_io_ptw_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_requestor_0_req_bits_bits_addr      (_dcache_io_ptw_req_bits_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_requestor_0_req_bits_bits_need_gpa  (_dcache_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_requestor_0_resp_valid              (_ptw_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_ae_ptw        (_ptw_io_requestor_0_resp_bits_ae_ptw),
    .io_requestor_0_resp_bits_ae_final      (_ptw_io_requestor_0_resp_bits_ae_final),
    .io_requestor_0_resp_bits_pf            (_ptw_io_requestor_0_resp_bits_pf),
    .io_requestor_0_resp_bits_gf            (_ptw_io_requestor_0_resp_bits_gf),
    .io_requestor_0_resp_bits_hr            (_ptw_io_requestor_0_resp_bits_hr),
    .io_requestor_0_resp_bits_hw            (_ptw_io_requestor_0_resp_bits_hw),
    .io_requestor_0_resp_bits_hx            (_ptw_io_requestor_0_resp_bits_hx),
    .io_requestor_0_resp_bits_pte_ppn       (_ptw_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_d         (_ptw_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a         (_ptw_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g         (_ptw_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u         (_ptw_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x         (_ptw_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w         (_ptw_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r         (_ptw_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v         (_ptw_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_resp_bits_level         (_ptw_io_requestor_0_resp_bits_level),
    .io_requestor_0_resp_bits_homogeneous   (_ptw_io_requestor_0_resp_bits_homogeneous),
    .io_requestor_0_ptbr_mode               (_ptw_io_requestor_0_ptbr_mode),
    .io_requestor_0_status_debug            (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_status_mxr              (_ptw_io_requestor_0_status_mxr),
    .io_requestor_0_status_sum              (_ptw_io_requestor_0_status_sum),
    .io_requestor_0_pmp_0_cfg_l             (_ptw_io_requestor_0_pmp_0_cfg_l),
    .io_requestor_0_pmp_0_cfg_a             (_ptw_io_requestor_0_pmp_0_cfg_a),
    .io_requestor_0_pmp_0_cfg_x             (_ptw_io_requestor_0_pmp_0_cfg_x),
    .io_requestor_0_pmp_0_cfg_w             (_ptw_io_requestor_0_pmp_0_cfg_w),
    .io_requestor_0_pmp_0_cfg_r             (_ptw_io_requestor_0_pmp_0_cfg_r),
    .io_requestor_0_pmp_0_addr              (_ptw_io_requestor_0_pmp_0_addr),
    .io_requestor_0_pmp_0_mask              (_ptw_io_requestor_0_pmp_0_mask),
    .io_requestor_0_pmp_1_cfg_l             (_ptw_io_requestor_0_pmp_1_cfg_l),
    .io_requestor_0_pmp_1_cfg_a             (_ptw_io_requestor_0_pmp_1_cfg_a),
    .io_requestor_0_pmp_1_cfg_x             (_ptw_io_requestor_0_pmp_1_cfg_x),
    .io_requestor_0_pmp_1_cfg_w             (_ptw_io_requestor_0_pmp_1_cfg_w),
    .io_requestor_0_pmp_1_cfg_r             (_ptw_io_requestor_0_pmp_1_cfg_r),
    .io_requestor_0_pmp_1_addr              (_ptw_io_requestor_0_pmp_1_addr),
    .io_requestor_0_pmp_1_mask              (_ptw_io_requestor_0_pmp_1_mask),
    .io_requestor_0_pmp_2_cfg_l             (_ptw_io_requestor_0_pmp_2_cfg_l),
    .io_requestor_0_pmp_2_cfg_a             (_ptw_io_requestor_0_pmp_2_cfg_a),
    .io_requestor_0_pmp_2_cfg_x             (_ptw_io_requestor_0_pmp_2_cfg_x),
    .io_requestor_0_pmp_2_cfg_w             (_ptw_io_requestor_0_pmp_2_cfg_w),
    .io_requestor_0_pmp_2_cfg_r             (_ptw_io_requestor_0_pmp_2_cfg_r),
    .io_requestor_0_pmp_2_addr              (_ptw_io_requestor_0_pmp_2_addr),
    .io_requestor_0_pmp_2_mask              (_ptw_io_requestor_0_pmp_2_mask),
    .io_requestor_0_pmp_3_cfg_l             (_ptw_io_requestor_0_pmp_3_cfg_l),
    .io_requestor_0_pmp_3_cfg_a             (_ptw_io_requestor_0_pmp_3_cfg_a),
    .io_requestor_0_pmp_3_cfg_x             (_ptw_io_requestor_0_pmp_3_cfg_x),
    .io_requestor_0_pmp_3_cfg_w             (_ptw_io_requestor_0_pmp_3_cfg_w),
    .io_requestor_0_pmp_3_cfg_r             (_ptw_io_requestor_0_pmp_3_cfg_r),
    .io_requestor_0_pmp_3_addr              (_ptw_io_requestor_0_pmp_3_addr),
    .io_requestor_0_pmp_3_mask              (_ptw_io_requestor_0_pmp_3_mask),
    .io_requestor_0_pmp_4_cfg_l             (_ptw_io_requestor_0_pmp_4_cfg_l),
    .io_requestor_0_pmp_4_cfg_a             (_ptw_io_requestor_0_pmp_4_cfg_a),
    .io_requestor_0_pmp_4_cfg_x             (_ptw_io_requestor_0_pmp_4_cfg_x),
    .io_requestor_0_pmp_4_cfg_w             (_ptw_io_requestor_0_pmp_4_cfg_w),
    .io_requestor_0_pmp_4_cfg_r             (_ptw_io_requestor_0_pmp_4_cfg_r),
    .io_requestor_0_pmp_4_addr              (_ptw_io_requestor_0_pmp_4_addr),
    .io_requestor_0_pmp_4_mask              (_ptw_io_requestor_0_pmp_4_mask),
    .io_requestor_0_pmp_5_cfg_l             (_ptw_io_requestor_0_pmp_5_cfg_l),
    .io_requestor_0_pmp_5_cfg_a             (_ptw_io_requestor_0_pmp_5_cfg_a),
    .io_requestor_0_pmp_5_cfg_x             (_ptw_io_requestor_0_pmp_5_cfg_x),
    .io_requestor_0_pmp_5_cfg_w             (_ptw_io_requestor_0_pmp_5_cfg_w),
    .io_requestor_0_pmp_5_cfg_r             (_ptw_io_requestor_0_pmp_5_cfg_r),
    .io_requestor_0_pmp_5_addr              (_ptw_io_requestor_0_pmp_5_addr),
    .io_requestor_0_pmp_5_mask              (_ptw_io_requestor_0_pmp_5_mask),
    .io_requestor_0_pmp_6_cfg_l             (_ptw_io_requestor_0_pmp_6_cfg_l),
    .io_requestor_0_pmp_6_cfg_a             (_ptw_io_requestor_0_pmp_6_cfg_a),
    .io_requestor_0_pmp_6_cfg_x             (_ptw_io_requestor_0_pmp_6_cfg_x),
    .io_requestor_0_pmp_6_cfg_w             (_ptw_io_requestor_0_pmp_6_cfg_w),
    .io_requestor_0_pmp_6_cfg_r             (_ptw_io_requestor_0_pmp_6_cfg_r),
    .io_requestor_0_pmp_6_addr              (_ptw_io_requestor_0_pmp_6_addr),
    .io_requestor_0_pmp_6_mask              (_ptw_io_requestor_0_pmp_6_mask),
    .io_requestor_0_pmp_7_cfg_l             (_ptw_io_requestor_0_pmp_7_cfg_l),
    .io_requestor_0_pmp_7_cfg_a             (_ptw_io_requestor_0_pmp_7_cfg_a),
    .io_requestor_0_pmp_7_cfg_x             (_ptw_io_requestor_0_pmp_7_cfg_x),
    .io_requestor_0_pmp_7_cfg_w             (_ptw_io_requestor_0_pmp_7_cfg_w),
    .io_requestor_0_pmp_7_cfg_r             (_ptw_io_requestor_0_pmp_7_cfg_r),
    .io_requestor_0_pmp_7_addr              (_ptw_io_requestor_0_pmp_7_addr),
    .io_requestor_0_pmp_7_mask              (_ptw_io_requestor_0_pmp_7_mask),
    .io_requestor_1_req_ready               (_ptw_io_requestor_1_req_ready),
    .io_requestor_1_req_valid               (_frontend_io_ptw_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_requestor_1_req_bits_valid          (_frontend_io_ptw_req_bits_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_requestor_1_req_bits_bits_addr      (_frontend_io_ptw_req_bits_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_requestor_1_req_bits_bits_need_gpa  (_frontend_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_requestor_1_resp_valid              (_ptw_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_ae_ptw        (_ptw_io_requestor_1_resp_bits_ae_ptw),
    .io_requestor_1_resp_bits_ae_final      (_ptw_io_requestor_1_resp_bits_ae_final),
    .io_requestor_1_resp_bits_pf            (_ptw_io_requestor_1_resp_bits_pf),
    .io_requestor_1_resp_bits_gf            (_ptw_io_requestor_1_resp_bits_gf),
    .io_requestor_1_resp_bits_hr            (_ptw_io_requestor_1_resp_bits_hr),
    .io_requestor_1_resp_bits_hw            (_ptw_io_requestor_1_resp_bits_hw),
    .io_requestor_1_resp_bits_hx            (_ptw_io_requestor_1_resp_bits_hx),
    .io_requestor_1_resp_bits_pte_ppn       (_ptw_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_d         (_ptw_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a         (_ptw_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g         (_ptw_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u         (_ptw_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x         (_ptw_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w         (_ptw_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r         (_ptw_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v         (_ptw_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_resp_bits_level         (_ptw_io_requestor_1_resp_bits_level),
    .io_requestor_1_resp_bits_homogeneous   (_ptw_io_requestor_1_resp_bits_homogeneous),
    .io_requestor_1_ptbr_mode               (_ptw_io_requestor_1_ptbr_mode),
    .io_requestor_1_status_debug            (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_status_prv              (_ptw_io_requestor_1_status_prv),
    .io_requestor_1_pmp_0_cfg_l             (_ptw_io_requestor_1_pmp_0_cfg_l),
    .io_requestor_1_pmp_0_cfg_a             (_ptw_io_requestor_1_pmp_0_cfg_a),
    .io_requestor_1_pmp_0_cfg_x             (_ptw_io_requestor_1_pmp_0_cfg_x),
    .io_requestor_1_pmp_0_cfg_w             (_ptw_io_requestor_1_pmp_0_cfg_w),
    .io_requestor_1_pmp_0_cfg_r             (_ptw_io_requestor_1_pmp_0_cfg_r),
    .io_requestor_1_pmp_0_addr              (_ptw_io_requestor_1_pmp_0_addr),
    .io_requestor_1_pmp_0_mask              (_ptw_io_requestor_1_pmp_0_mask),
    .io_requestor_1_pmp_1_cfg_l             (_ptw_io_requestor_1_pmp_1_cfg_l),
    .io_requestor_1_pmp_1_cfg_a             (_ptw_io_requestor_1_pmp_1_cfg_a),
    .io_requestor_1_pmp_1_cfg_x             (_ptw_io_requestor_1_pmp_1_cfg_x),
    .io_requestor_1_pmp_1_cfg_w             (_ptw_io_requestor_1_pmp_1_cfg_w),
    .io_requestor_1_pmp_1_cfg_r             (_ptw_io_requestor_1_pmp_1_cfg_r),
    .io_requestor_1_pmp_1_addr              (_ptw_io_requestor_1_pmp_1_addr),
    .io_requestor_1_pmp_1_mask              (_ptw_io_requestor_1_pmp_1_mask),
    .io_requestor_1_pmp_2_cfg_l             (_ptw_io_requestor_1_pmp_2_cfg_l),
    .io_requestor_1_pmp_2_cfg_a             (_ptw_io_requestor_1_pmp_2_cfg_a),
    .io_requestor_1_pmp_2_cfg_x             (_ptw_io_requestor_1_pmp_2_cfg_x),
    .io_requestor_1_pmp_2_cfg_w             (_ptw_io_requestor_1_pmp_2_cfg_w),
    .io_requestor_1_pmp_2_cfg_r             (_ptw_io_requestor_1_pmp_2_cfg_r),
    .io_requestor_1_pmp_2_addr              (_ptw_io_requestor_1_pmp_2_addr),
    .io_requestor_1_pmp_2_mask              (_ptw_io_requestor_1_pmp_2_mask),
    .io_requestor_1_pmp_3_cfg_l             (_ptw_io_requestor_1_pmp_3_cfg_l),
    .io_requestor_1_pmp_3_cfg_a             (_ptw_io_requestor_1_pmp_3_cfg_a),
    .io_requestor_1_pmp_3_cfg_x             (_ptw_io_requestor_1_pmp_3_cfg_x),
    .io_requestor_1_pmp_3_cfg_w             (_ptw_io_requestor_1_pmp_3_cfg_w),
    .io_requestor_1_pmp_3_cfg_r             (_ptw_io_requestor_1_pmp_3_cfg_r),
    .io_requestor_1_pmp_3_addr              (_ptw_io_requestor_1_pmp_3_addr),
    .io_requestor_1_pmp_3_mask              (_ptw_io_requestor_1_pmp_3_mask),
    .io_requestor_1_pmp_4_cfg_l             (_ptw_io_requestor_1_pmp_4_cfg_l),
    .io_requestor_1_pmp_4_cfg_a             (_ptw_io_requestor_1_pmp_4_cfg_a),
    .io_requestor_1_pmp_4_cfg_x             (_ptw_io_requestor_1_pmp_4_cfg_x),
    .io_requestor_1_pmp_4_cfg_w             (_ptw_io_requestor_1_pmp_4_cfg_w),
    .io_requestor_1_pmp_4_cfg_r             (_ptw_io_requestor_1_pmp_4_cfg_r),
    .io_requestor_1_pmp_4_addr              (_ptw_io_requestor_1_pmp_4_addr),
    .io_requestor_1_pmp_4_mask              (_ptw_io_requestor_1_pmp_4_mask),
    .io_requestor_1_pmp_5_cfg_l             (_ptw_io_requestor_1_pmp_5_cfg_l),
    .io_requestor_1_pmp_5_cfg_a             (_ptw_io_requestor_1_pmp_5_cfg_a),
    .io_requestor_1_pmp_5_cfg_x             (_ptw_io_requestor_1_pmp_5_cfg_x),
    .io_requestor_1_pmp_5_cfg_w             (_ptw_io_requestor_1_pmp_5_cfg_w),
    .io_requestor_1_pmp_5_cfg_r             (_ptw_io_requestor_1_pmp_5_cfg_r),
    .io_requestor_1_pmp_5_addr              (_ptw_io_requestor_1_pmp_5_addr),
    .io_requestor_1_pmp_5_mask              (_ptw_io_requestor_1_pmp_5_mask),
    .io_requestor_1_pmp_6_cfg_l             (_ptw_io_requestor_1_pmp_6_cfg_l),
    .io_requestor_1_pmp_6_cfg_a             (_ptw_io_requestor_1_pmp_6_cfg_a),
    .io_requestor_1_pmp_6_cfg_x             (_ptw_io_requestor_1_pmp_6_cfg_x),
    .io_requestor_1_pmp_6_cfg_w             (_ptw_io_requestor_1_pmp_6_cfg_w),
    .io_requestor_1_pmp_6_cfg_r             (_ptw_io_requestor_1_pmp_6_cfg_r),
    .io_requestor_1_pmp_6_addr              (_ptw_io_requestor_1_pmp_6_addr),
    .io_requestor_1_pmp_6_mask              (_ptw_io_requestor_1_pmp_6_mask),
    .io_requestor_1_pmp_7_cfg_l             (_ptw_io_requestor_1_pmp_7_cfg_l),
    .io_requestor_1_pmp_7_cfg_a             (_ptw_io_requestor_1_pmp_7_cfg_a),
    .io_requestor_1_pmp_7_cfg_x             (_ptw_io_requestor_1_pmp_7_cfg_x),
    .io_requestor_1_pmp_7_cfg_w             (_ptw_io_requestor_1_pmp_7_cfg_w),
    .io_requestor_1_pmp_7_cfg_r             (_ptw_io_requestor_1_pmp_7_cfg_r),
    .io_requestor_1_pmp_7_addr              (_ptw_io_requestor_1_pmp_7_addr),
    .io_requestor_1_pmp_7_mask              (_ptw_io_requestor_1_pmp_7_mask),
    .io_requestor_1_customCSRs_csrs_0_value (_ptw_io_requestor_1_customCSRs_csrs_0_value),
    .io_mem_req_ready                       (_dcacheArb_io_requestor_0_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_mem_req_valid                       (_ptw_io_mem_req_valid),
    .io_mem_req_bits_addr                   (_ptw_io_mem_req_bits_addr),
    .io_mem_s1_kill                         (_ptw_io_mem_s1_kill),
    .io_mem_s2_nack                         (_dcacheArb_io_requestor_0_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_mem_resp_valid                      (_dcacheArb_io_requestor_0_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_mem_resp_bits_data                  (_dcacheArb_io_requestor_0_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_mem_s2_xcpt_ae_ld                   (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dpath_ptbr_mode                     (_core_io_ptw_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_ptbr_ppn                      (_core_io_ptw_ptbr_ppn),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_sfence_valid                  (_core_io_ptw_sfence_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_sfence_bits_rs1               (_core_io_ptw_sfence_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_status_debug                  (_core_io_ptw_status_debug),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_status_prv                    (_core_io_ptw_status_prv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_status_mxr                    (_core_io_ptw_status_mxr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_status_sum                    (_core_io_ptw_status_sum),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_0_cfg_l                   (_core_io_ptw_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_0_cfg_a                   (_core_io_ptw_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_0_cfg_x                   (_core_io_ptw_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_0_cfg_w                   (_core_io_ptw_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_0_cfg_r                   (_core_io_ptw_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_0_addr                    (_core_io_ptw_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_0_mask                    (_core_io_ptw_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_1_cfg_l                   (_core_io_ptw_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_1_cfg_a                   (_core_io_ptw_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_1_cfg_x                   (_core_io_ptw_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_1_cfg_w                   (_core_io_ptw_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_1_cfg_r                   (_core_io_ptw_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_1_addr                    (_core_io_ptw_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_1_mask                    (_core_io_ptw_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_2_cfg_l                   (_core_io_ptw_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_2_cfg_a                   (_core_io_ptw_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_2_cfg_x                   (_core_io_ptw_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_2_cfg_w                   (_core_io_ptw_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_2_cfg_r                   (_core_io_ptw_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_2_addr                    (_core_io_ptw_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_2_mask                    (_core_io_ptw_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_3_cfg_l                   (_core_io_ptw_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_3_cfg_a                   (_core_io_ptw_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_3_cfg_x                   (_core_io_ptw_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_3_cfg_w                   (_core_io_ptw_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_3_cfg_r                   (_core_io_ptw_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_3_addr                    (_core_io_ptw_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_3_mask                    (_core_io_ptw_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_4_cfg_l                   (_core_io_ptw_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_4_cfg_a                   (_core_io_ptw_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_4_cfg_x                   (_core_io_ptw_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_4_cfg_w                   (_core_io_ptw_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_4_cfg_r                   (_core_io_ptw_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_4_addr                    (_core_io_ptw_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_4_mask                    (_core_io_ptw_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_5_cfg_l                   (_core_io_ptw_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_5_cfg_a                   (_core_io_ptw_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_5_cfg_x                   (_core_io_ptw_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_5_cfg_w                   (_core_io_ptw_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_5_cfg_r                   (_core_io_ptw_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_5_addr                    (_core_io_ptw_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_5_mask                    (_core_io_ptw_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_6_cfg_l                   (_core_io_ptw_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_6_cfg_a                   (_core_io_ptw_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_6_cfg_x                   (_core_io_ptw_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_6_cfg_w                   (_core_io_ptw_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_6_cfg_r                   (_core_io_ptw_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_6_addr                    (_core_io_ptw_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_6_mask                    (_core_io_ptw_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_7_cfg_l                   (_core_io_ptw_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_7_cfg_a                   (_core_io_ptw_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_7_cfg_x                   (_core_io_ptw_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_7_cfg_w                   (_core_io_ptw_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_7_cfg_r                   (_core_io_ptw_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_7_addr                    (_core_io_ptw_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_pmp_7_mask                    (_core_io_ptw_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_dpath_customCSRs_csrs_0_value       (_core_io_ptw_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  );	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  RRArbiter respArb (	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
    .io_in_0_ready     (_respArb_io_in_0_ready),
    .io_in_0_valid     (_respArb_io_in_0_q_io_deq_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_in_0_bits_rd   (_respArb_io_in_0_q_io_deq_bits_rd),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_in_0_bits_data (_respArb_io_in_0_q_io_deq_bits_data),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_out_ready      (_core_io_rocc_resp_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_out_valid      (_respArb_io_out_valid),
    .io_out_bits_rd    (_respArb_io_out_bits_rd),
    .io_out_bits_data  (_respArb_io_out_bits_data)
  );	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
  RoccCommandRouter cmdRouter (	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .clock                        (clock),
    .reset                        (reset),
    .io_in_ready                  (_cmdRouter_io_in_ready),
    .io_in_valid                  (_core_io_rocc_cmd_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_funct        (_core_io_rocc_cmd_bits_inst_funct),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_rs2          (_core_io_rocc_cmd_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_rs1          (_core_io_rocc_cmd_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_xd           (_core_io_rocc_cmd_bits_inst_xd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_xs1          (_core_io_rocc_cmd_bits_inst_xs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_xs2          (_core_io_rocc_cmd_bits_inst_xs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_rd           (_core_io_rocc_cmd_bits_inst_rd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_inst_opcode       (_core_io_rocc_cmd_bits_inst_opcode),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_rs1               (_core_io_rocc_cmd_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_rs2               (_core_io_rocc_cmd_bits_rs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_debug      (_core_io_rocc_cmd_bits_status_debug),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_cease      (_core_io_rocc_cmd_bits_status_cease),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_wfi        (_core_io_rocc_cmd_bits_status_wfi),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_isa        (_core_io_rocc_cmd_bits_status_isa),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_dprv       (_core_io_rocc_cmd_bits_status_dprv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_dv         (_core_io_rocc_cmd_bits_status_dv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_prv        (_core_io_rocc_cmd_bits_status_prv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_v          (_core_io_rocc_cmd_bits_status_v),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_mpv        (_core_io_rocc_cmd_bits_status_mpv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_gva        (_core_io_rocc_cmd_bits_status_gva),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_tsr        (_core_io_rocc_cmd_bits_status_tsr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_tw         (_core_io_rocc_cmd_bits_status_tw),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_tvm        (_core_io_rocc_cmd_bits_status_tvm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_mxr        (_core_io_rocc_cmd_bits_status_mxr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_sum        (_core_io_rocc_cmd_bits_status_sum),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_mprv       (_core_io_rocc_cmd_bits_status_mprv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_fs         (_core_io_rocc_cmd_bits_status_fs),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_mpp        (_core_io_rocc_cmd_bits_status_mpp),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_spp        (_core_io_rocc_cmd_bits_status_spp),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_mpie       (_core_io_rocc_cmd_bits_status_mpie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_spie       (_core_io_rocc_cmd_bits_status_spie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_mie        (_core_io_rocc_cmd_bits_status_mie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_in_bits_status_sie        (_core_io_rocc_cmd_bits_status_sie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .io_out_0_ready               (_cam_cmd_q_io_enq_ready),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_out_0_valid               (_cmdRouter_io_out_0_valid),
    .io_out_0_bits_inst_funct     (_cmdRouter_io_out_0_bits_inst_funct),
    .io_out_0_bits_inst_rs2       (_cmdRouter_io_out_0_bits_inst_rs2),
    .io_out_0_bits_inst_rs1       (_cmdRouter_io_out_0_bits_inst_rs1),
    .io_out_0_bits_inst_xd        (_cmdRouter_io_out_0_bits_inst_xd),
    .io_out_0_bits_inst_xs1       (_cmdRouter_io_out_0_bits_inst_xs1),
    .io_out_0_bits_inst_xs2       (_cmdRouter_io_out_0_bits_inst_xs2),
    .io_out_0_bits_inst_rd        (_cmdRouter_io_out_0_bits_inst_rd),
    .io_out_0_bits_inst_opcode    (_cmdRouter_io_out_0_bits_inst_opcode),
    .io_out_0_bits_rs1            (_cmdRouter_io_out_0_bits_rs1),
    .io_out_0_bits_rs2            (_cmdRouter_io_out_0_bits_rs2),
    .io_out_0_bits_status_debug   (_cmdRouter_io_out_0_bits_status_debug),
    .io_out_0_bits_status_cease   (_cmdRouter_io_out_0_bits_status_cease),
    .io_out_0_bits_status_wfi     (_cmdRouter_io_out_0_bits_status_wfi),
    .io_out_0_bits_status_isa     (_cmdRouter_io_out_0_bits_status_isa),
    .io_out_0_bits_status_dprv    (_cmdRouter_io_out_0_bits_status_dprv),
    .io_out_0_bits_status_dv      (_cmdRouter_io_out_0_bits_status_dv),
    .io_out_0_bits_status_prv     (_cmdRouter_io_out_0_bits_status_prv),
    .io_out_0_bits_status_v       (_cmdRouter_io_out_0_bits_status_v),
    .io_out_0_bits_status_sd      (_cmdRouter_io_out_0_bits_status_sd),
    .io_out_0_bits_status_zero2   (_cmdRouter_io_out_0_bits_status_zero2),
    .io_out_0_bits_status_mpv     (_cmdRouter_io_out_0_bits_status_mpv),
    .io_out_0_bits_status_gva     (_cmdRouter_io_out_0_bits_status_gva),
    .io_out_0_bits_status_mbe     (_cmdRouter_io_out_0_bits_status_mbe),
    .io_out_0_bits_status_sbe     (_cmdRouter_io_out_0_bits_status_sbe),
    .io_out_0_bits_status_sxl     (_cmdRouter_io_out_0_bits_status_sxl),
    .io_out_0_bits_status_uxl     (_cmdRouter_io_out_0_bits_status_uxl),
    .io_out_0_bits_status_sd_rv32 (_cmdRouter_io_out_0_bits_status_sd_rv32),
    .io_out_0_bits_status_zero1   (_cmdRouter_io_out_0_bits_status_zero1),
    .io_out_0_bits_status_tsr     (_cmdRouter_io_out_0_bits_status_tsr),
    .io_out_0_bits_status_tw      (_cmdRouter_io_out_0_bits_status_tw),
    .io_out_0_bits_status_tvm     (_cmdRouter_io_out_0_bits_status_tvm),
    .io_out_0_bits_status_mxr     (_cmdRouter_io_out_0_bits_status_mxr),
    .io_out_0_bits_status_sum     (_cmdRouter_io_out_0_bits_status_sum),
    .io_out_0_bits_status_mprv    (_cmdRouter_io_out_0_bits_status_mprv),
    .io_out_0_bits_status_xs      (_cmdRouter_io_out_0_bits_status_xs),
    .io_out_0_bits_status_fs      (_cmdRouter_io_out_0_bits_status_fs),
    .io_out_0_bits_status_mpp     (_cmdRouter_io_out_0_bits_status_mpp),
    .io_out_0_bits_status_vs      (_cmdRouter_io_out_0_bits_status_vs),
    .io_out_0_bits_status_spp     (_cmdRouter_io_out_0_bits_status_spp),
    .io_out_0_bits_status_mpie    (_cmdRouter_io_out_0_bits_status_mpie),
    .io_out_0_bits_status_ube     (_cmdRouter_io_out_0_bits_status_ube),
    .io_out_0_bits_status_spie    (_cmdRouter_io_out_0_bits_status_spie),
    .io_out_0_bits_status_upie    (_cmdRouter_io_out_0_bits_status_upie),
    .io_out_0_bits_status_mie     (_cmdRouter_io_out_0_bits_status_mie),
    .io_out_0_bits_status_hie     (_cmdRouter_io_out_0_bits_status_hie),
    .io_out_0_bits_status_sie     (_cmdRouter_io_out_0_bits_status_sie),
    .io_out_0_bits_status_uie     (_cmdRouter_io_out_0_bits_status_uie),
    .io_busy                      (_cmdRouter_io_busy)
  );	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
  SimpleHellaCacheIF dcIF (	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
    .clock                  (clock),
    .reset                  (reset),
    .io_cache_req_ready     (_dcacheArb_io_requestor_1_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_req_valid     (_dcIF_io_cache_req_valid),
    .io_cache_s1_data_data  (_dcIF_io_cache_s1_data_data),
    .io_cache_s1_data_mask  (_dcIF_io_cache_s1_data_mask),
    .io_cache_s2_nack       (_dcacheArb_io_requestor_1_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_resp_valid    (_dcacheArb_io_requestor_1_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_resp_bits_tag (_dcacheArb_io_requestor_1_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_s2_xcpt_ma_ld (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_s2_xcpt_ma_st (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_s2_xcpt_pf_ld (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_s2_xcpt_pf_st (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_s2_xcpt_ae_ld (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cache_s2_xcpt_ae_st (_dcacheArb_io_requestor_1_s2_xcpt_ae_st)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  );	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:106:24]
  Queue2_RoCCResponse respArb_io_in_0_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_valid     (cam_valid & ~cam_busy),	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, :62:16, :66:30, src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_enq_bits_rd   (_cam_cmd_q_io_deq_bits_inst_rd),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_enq_bits_data (cam_response),	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:34:25, :43:{21,37}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_deq_ready     (_respArb_io_in_0_ready),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
    .io_deq_valid     (_respArb_io_in_0_q_io_deq_valid),
    .io_deq_bits_rd   (_respArb_io_in_0_q_io_deq_bits_rd),
    .io_deq_bits_data (_respArb_io_in_0_q_io_deq_bits_data)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Rocket core (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
    .clock                                      (clock),
    .reset                                      (reset),
    .io_hartid                                  (auto_hartid_in),
    .io_interrupts_debug                        (_intXbar_auto_anon_out_0),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_mtip                         (_intXbar_auto_anon_out_2),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_msip                         (_intXbar_auto_anon_out_1),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_meip                         (_intXbar_auto_anon_out_3),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_seip                         (_intXbar_auto_anon_out_4),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_imem_might_request                      (_core_io_imem_might_request),
    .io_imem_req_valid                          (_core_io_imem_req_valid),
    .io_imem_req_bits_pc                        (_core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative               (_core_io_imem_req_bits_speculative),
    .io_imem_sfence_valid                       (_core_io_imem_sfence_valid),
    .io_imem_sfence_bits_rs1                    (_core_io_imem_sfence_bits_rs1),
    .io_imem_sfence_bits_rs2                    (_core_io_imem_sfence_bits_rs2),
    .io_imem_sfence_bits_addr                   (_core_io_imem_sfence_bits_addr),
    .io_imem_resp_ready                         (_core_io_imem_resp_ready),
    .io_imem_resp_valid                         (_frontend_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_btb_taken                (_frontend_io_cpu_resp_bits_btb_taken),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_btb_bridx                (_frontend_io_cpu_resp_bits_btb_bridx),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_btb_entry                (_frontend_io_cpu_resp_bits_btb_entry),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_btb_bht_history          (_frontend_io_cpu_resp_bits_btb_bht_history),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_pc                       (_frontend_io_cpu_resp_bits_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_data                     (_frontend_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_xcpt_pf_inst             (_frontend_io_cpu_resp_bits_xcpt_pf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_xcpt_gf_inst             (_frontend_io_cpu_resp_bits_xcpt_gf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_xcpt_ae_inst             (_frontend_io_cpu_resp_bits_xcpt_ae_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_replay                   (_frontend_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_btb_update_valid                   (_core_io_imem_btb_update_valid),
    .io_imem_btb_update_bits_prediction_entry   (_core_io_imem_btb_update_bits_prediction_entry),
    .io_imem_btb_update_bits_pc                 (_core_io_imem_btb_update_bits_pc),
    .io_imem_btb_update_bits_isValid            (_core_io_imem_btb_update_bits_isValid),
    .io_imem_btb_update_bits_br_pc              (_core_io_imem_btb_update_bits_br_pc),
    .io_imem_btb_update_bits_cfiType            (_core_io_imem_btb_update_bits_cfiType),
    .io_imem_bht_update_valid                   (_core_io_imem_bht_update_valid),
    .io_imem_bht_update_bits_prediction_history (_core_io_imem_bht_update_bits_prediction_history),
    .io_imem_bht_update_bits_pc                 (_core_io_imem_bht_update_bits_pc),
    .io_imem_bht_update_bits_branch             (_core_io_imem_bht_update_bits_branch),
    .io_imem_bht_update_bits_taken              (_core_io_imem_bht_update_bits_taken),
    .io_imem_bht_update_bits_mispredict         (_core_io_imem_bht_update_bits_mispredict),
    .io_imem_flush_icache                       (_core_io_imem_flush_icache),
    .io_imem_progress                           (_core_io_imem_progress),
    .io_dmem_req_ready                          (_dcacheArb_io_requestor_2_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_req_valid                          (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr                      (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag                       (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd                       (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size                      (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed                    (_core_io_dmem_req_bits_signed),
    .io_dmem_req_bits_dprv                      (_core_io_dmem_req_bits_dprv),
    .io_dmem_req_bits_dv                        (_core_io_dmem_req_bits_dv),
    .io_dmem_s1_kill                            (_core_io_dmem_s1_kill),
    .io_dmem_s1_data_data                       (_core_io_dmem_s1_data_data),
    .io_dmem_s2_nack                            (_dcacheArb_io_requestor_2_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_valid                         (_dcacheArb_io_requestor_2_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_tag                      (_dcacheArb_io_requestor_2_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_size                     (_dcacheArb_io_requestor_2_resp_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_data                     (_dcacheArb_io_requestor_2_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_replay                   (_dcacheArb_io_requestor_2_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_has_data                 (_dcacheArb_io_requestor_2_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_data_word_bypass         (_dcacheArb_io_requestor_2_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_replay_next                        (_dcacheArb_io_requestor_2_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ma_ld                      (_dcacheArb_io_requestor_2_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ma_st                      (_dcacheArb_io_requestor_2_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_pf_ld                      (_dcacheArb_io_requestor_2_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_pf_st                      (_dcacheArb_io_requestor_2_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ae_ld                      (_dcacheArb_io_requestor_2_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ae_st                      (_dcacheArb_io_requestor_2_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_ordered                            (_dcacheArb_io_requestor_2_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_perf_release                       (_dcacheArb_io_requestor_2_perf_release),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_perf_grant                         (_dcacheArb_io_requestor_2_perf_grant),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_ptw_ptbr_mode                           (_core_io_ptw_ptbr_mode),
    .io_ptw_ptbr_ppn                            (_core_io_ptw_ptbr_ppn),
    .io_ptw_sfence_valid                        (_core_io_ptw_sfence_valid),
    .io_ptw_sfence_bits_rs1                     (_core_io_ptw_sfence_bits_rs1),
    .io_ptw_status_debug                        (_core_io_ptw_status_debug),
    .io_ptw_status_prv                          (_core_io_ptw_status_prv),
    .io_ptw_status_mxr                          (_core_io_ptw_status_mxr),
    .io_ptw_status_sum                          (_core_io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l                         (_core_io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a                         (_core_io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                         (_core_io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                         (_core_io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                         (_core_io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                          (_core_io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                          (_core_io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                         (_core_io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a                         (_core_io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                         (_core_io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                         (_core_io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                         (_core_io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                          (_core_io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                          (_core_io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                         (_core_io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a                         (_core_io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                         (_core_io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                         (_core_io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                         (_core_io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                          (_core_io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                          (_core_io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                         (_core_io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a                         (_core_io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                         (_core_io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                         (_core_io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                         (_core_io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                          (_core_io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                          (_core_io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                         (_core_io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a                         (_core_io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                         (_core_io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                         (_core_io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                         (_core_io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                          (_core_io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                          (_core_io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                         (_core_io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a                         (_core_io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                         (_core_io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                         (_core_io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                         (_core_io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                          (_core_io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                          (_core_io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                         (_core_io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a                         (_core_io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                         (_core_io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                         (_core_io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                         (_core_io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                          (_core_io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                          (_core_io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                         (_core_io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a                         (_core_io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                         (_core_io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                         (_core_io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                         (_core_io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                          (_core_io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                          (_core_io_ptw_pmp_7_mask),
    .io_ptw_customCSRs_csrs_0_value             (_core_io_ptw_customCSRs_csrs_0_value),
    .io_fpu_inst                                (_core_io_fpu_inst),
    .io_fpu_fromint_data                        (_core_io_fpu_fromint_data),
    .io_fpu_fcsr_rm                             (_core_io_fpu_fcsr_rm),
    .io_fpu_fcsr_flags_valid                    (_fpuOpt_io_fcsr_flags_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_fcsr_flags_bits                     (_fpuOpt_io_fcsr_flags_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_store_data                          (_fpuOpt_io_store_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_toint_data                          (_fpuOpt_io_toint_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_ll_resp_val                         (_core_io_fpu_ll_resp_val),
    .io_fpu_ll_resp_type                        (_core_io_fpu_ll_resp_type),
    .io_fpu_ll_resp_tag                         (_core_io_fpu_ll_resp_tag),
    .io_fpu_ll_resp_data                        (_core_io_fpu_ll_resp_data),
    .io_fpu_valid                               (_core_io_fpu_valid),
    .io_fpu_fcsr_rdy                            (_fpuOpt_io_fcsr_rdy),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_nack_mem                            (_fpuOpt_io_nack_mem),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_illegal_rm                          (_fpuOpt_io_illegal_rm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_killx                               (_core_io_fpu_killx),
    .io_fpu_killm                               (_core_io_fpu_killm),
    .io_fpu_dec_wen                             (_fpuOpt_io_dec_wen),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_dec_ren1                            (_fpuOpt_io_dec_ren1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_dec_ren2                            (_fpuOpt_io_dec_ren2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_dec_ren3                            (_fpuOpt_io_dec_ren3),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_sboard_set                          (_fpuOpt_io_sboard_set),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_sboard_clr                          (_fpuOpt_io_sboard_clr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_fpu_sboard_clra                         (_fpuOpt_io_sboard_clra),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:242:62]
    .io_rocc_cmd_ready                          (_cmdRouter_io_in_ready),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27]
    .io_rocc_cmd_valid                          (_core_io_rocc_cmd_valid),
    .io_rocc_cmd_bits_inst_funct                (_core_io_rocc_cmd_bits_inst_funct),
    .io_rocc_cmd_bits_inst_rs2                  (_core_io_rocc_cmd_bits_inst_rs2),
    .io_rocc_cmd_bits_inst_rs1                  (_core_io_rocc_cmd_bits_inst_rs1),
    .io_rocc_cmd_bits_inst_xd                   (_core_io_rocc_cmd_bits_inst_xd),
    .io_rocc_cmd_bits_inst_xs1                  (_core_io_rocc_cmd_bits_inst_xs1),
    .io_rocc_cmd_bits_inst_xs2                  (_core_io_rocc_cmd_bits_inst_xs2),
    .io_rocc_cmd_bits_inst_rd                   (_core_io_rocc_cmd_bits_inst_rd),
    .io_rocc_cmd_bits_inst_opcode               (_core_io_rocc_cmd_bits_inst_opcode),
    .io_rocc_cmd_bits_rs1                       (_core_io_rocc_cmd_bits_rs1),
    .io_rocc_cmd_bits_rs2                       (_core_io_rocc_cmd_bits_rs2),
    .io_rocc_cmd_bits_status_debug              (_core_io_rocc_cmd_bits_status_debug),
    .io_rocc_cmd_bits_status_cease              (_core_io_rocc_cmd_bits_status_cease),
    .io_rocc_cmd_bits_status_wfi                (_core_io_rocc_cmd_bits_status_wfi),
    .io_rocc_cmd_bits_status_isa                (_core_io_rocc_cmd_bits_status_isa),
    .io_rocc_cmd_bits_status_dprv               (_core_io_rocc_cmd_bits_status_dprv),
    .io_rocc_cmd_bits_status_dv                 (_core_io_rocc_cmd_bits_status_dv),
    .io_rocc_cmd_bits_status_prv                (_core_io_rocc_cmd_bits_status_prv),
    .io_rocc_cmd_bits_status_v                  (_core_io_rocc_cmd_bits_status_v),
    .io_rocc_cmd_bits_status_mpv                (_core_io_rocc_cmd_bits_status_mpv),
    .io_rocc_cmd_bits_status_gva                (_core_io_rocc_cmd_bits_status_gva),
    .io_rocc_cmd_bits_status_tsr                (_core_io_rocc_cmd_bits_status_tsr),
    .io_rocc_cmd_bits_status_tw                 (_core_io_rocc_cmd_bits_status_tw),
    .io_rocc_cmd_bits_status_tvm                (_core_io_rocc_cmd_bits_status_tvm),
    .io_rocc_cmd_bits_status_mxr                (_core_io_rocc_cmd_bits_status_mxr),
    .io_rocc_cmd_bits_status_sum                (_core_io_rocc_cmd_bits_status_sum),
    .io_rocc_cmd_bits_status_mprv               (_core_io_rocc_cmd_bits_status_mprv),
    .io_rocc_cmd_bits_status_fs                 (_core_io_rocc_cmd_bits_status_fs),
    .io_rocc_cmd_bits_status_mpp                (_core_io_rocc_cmd_bits_status_mpp),
    .io_rocc_cmd_bits_status_spp                (_core_io_rocc_cmd_bits_status_spp),
    .io_rocc_cmd_bits_status_mpie               (_core_io_rocc_cmd_bits_status_mpie),
    .io_rocc_cmd_bits_status_spie               (_core_io_rocc_cmd_bits_status_spie),
    .io_rocc_cmd_bits_status_mie                (_core_io_rocc_cmd_bits_status_mie),
    .io_rocc_cmd_bits_status_sie                (_core_io_rocc_cmd_bits_status_sie),
    .io_rocc_resp_ready                         (_core_io_rocc_resp_ready),
    .io_rocc_resp_valid                         (_respArb_io_out_valid),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
    .io_rocc_resp_bits_rd                       (_respArb_io_out_bits_rd),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
    .io_rocc_resp_bits_data                     (_respArb_io_out_bits_data),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:101:25]
    .io_rocc_busy                               (_cmdRouter_io_busy | _cam_cmd_q_io_deq_valid | cam_busy),	// @[generators/rocket-chip/src/main/scala/tile/CAMRoCC.scala:38:21, :73:24, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:102:27, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:213:49, src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_wfi                                     (_core_io_wfi)
  );	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:147:20]
  assign auto_wfi_out_0 = wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:141:7]
endmodule

