Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_reg_behav xil_defaultlib.test_alu_reg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'Q' [C:/Users/ismae/OneDrive/Escritorio/Lab digitales/Guia 5/Sesion5/Sesion5.srcs/sources_1/new/alu_reg.sv:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.alu_reg
Compiling module xil_defaultlib.test_alu_reg
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alu_reg_behav
