<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › xilinx_intc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>xilinx_intc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Interrupt controller driver for Xilinx Virtex FPGAs</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Secret Lab Technologies Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public License</span>
<span class="cm"> * version 2. This program is licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This is a driver for the interrupt controller typically found in</span>
<span class="cm"> * Xilinx Virtex FPGA designs.</span>
<span class="cm"> *</span>
<span class="cm"> * The interrupt sense levels are hard coded into the FPGA design with</span>
<span class="cm"> * typically a 1:1 relationship between irq lines and devices (no shared</span>
<span class="cm"> * irq lines).  Therefore, this driver does not attempt to handle edge</span>
<span class="cm"> * and level interrupts differently.</span>
<span class="cm"> */</span>
<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/i8259.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * INTC Registers</span>
<span class="cm"> */</span>
<span class="cp">#define XINTC_ISR	0	</span><span class="cm">/* Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define XINTC_IPR	4	</span><span class="cm">/* Interrupt Pending */</span><span class="cp"></span>
<span class="cp">#define XINTC_IER	8	</span><span class="cm">/* Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define XINTC_IAR	12	</span><span class="cm">/* Interrupt Acknowledge */</span><span class="cp"></span>
<span class="cp">#define XINTC_SIE	16	</span><span class="cm">/* Set Interrupt Enable bits */</span><span class="cp"></span>
<span class="cp">#define XINTC_CIE	20	</span><span class="cm">/* Clear Interrupt Enable bits */</span><span class="cp"></span>
<span class="cp">#define XINTC_IVR	24	</span><span class="cm">/* Interrupt Vector */</span><span class="cp"></span>
<span class="cp">#define XINTC_MER	28	</span><span class="cm">/* Master Enable */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">master_irqhost</span><span class="p">;</span>

<span class="cp">#define XILINX_INTC_MAXIRQS	(32)</span>

<span class="cm">/* The following table allows the interrupt type, edge or level,</span>
<span class="cm"> * to be cached after being read from the device tree until the interrupt</span>
<span class="cm"> * is mapped</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">xilinx_intc_typetable</span><span class="p">[</span><span class="n">XILINX_INTC_MAXIRQS</span><span class="p">];</span>

<span class="cm">/* Map the interrupt type from the device tree to the interrupt types</span>
<span class="cm"> * used by the interrupt subsystem</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">xilinx_intc_map_senses</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">,</span>
	<span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">,</span>
	<span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">,</span>
	<span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The interrupt controller is setup such that it doesn&#39;t work well with</span>
<span class="cm"> * the level interrupt handler in the kernel because the handler acks the</span>
<span class="cm"> * interrupt before calling the application interrupt handler. To deal with</span>
<span class="cm"> * that, we use 2 different irq chips so that different functions can be</span>
<span class="cm"> * used for level and edge type interrupts.</span>
<span class="cm"> *</span>
<span class="cm"> * IRQ Chip common (across level and edge) operations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_intc_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span> <span class="n">regs</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;mask: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_CIE</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xilinx_intc_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ Chip level operations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_intc_level_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span> <span class="n">regs</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;unmask: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_SIE</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>

	<span class="cm">/* ack level irqs because they can&#39;t be acked during</span>
<span class="cm">	 * ack function since the handle_level_irq function</span>
<span class="cm">	 * acks the irq before calling the inerrupt handler</span>
<span class="cm">	 */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_IAR</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">xilinx_intc_level_irqchip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Xilinx Level INTC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">xilinx_intc_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">xilinx_intc_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">xilinx_intc_level_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">xilinx_intc_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ Chip edge operations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_intc_edge_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;unmask: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_SIE</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_intc_edge_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span> <span class="n">regs</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ack: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_IAR</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">xilinx_intc_edge_irqchip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Xilinx Edge  INTC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">xilinx_intc_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">xilinx_intc_edge_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">xilinx_intc_edge_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">xilinx_intc_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ Host operations</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * xilinx_intc_xlate - translate virq# from device tree interrupts property</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xilinx_intc_xlate</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">ct</span><span class="p">,</span>
				<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">intspec</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intsize</span><span class="p">,</span>
				<span class="n">irq_hw_number_t</span> <span class="o">*</span><span class="n">out_hwirq</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">out_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">intsize</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">intspec</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="n">XILINX_INTC_MAXIRQS</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* keep a copy of the interrupt type til the interrupt is mapped</span>
<span class="cm">	 */</span>
	<span class="n">xilinx_intc_typetable</span><span class="p">[</span><span class="n">intspec</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">xilinx_intc_map_senses</span><span class="p">[</span><span class="n">intspec</span><span class="p">[</span><span class="mi">1</span><span class="p">]];</span>

	<span class="cm">/* Xilinx uses 2 interrupt entries, the 1st being the h/w</span>
<span class="cm">	 * interrupt number, the 2nd being the interrupt type, edge or level</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">out_hwirq</span> <span class="o">=</span> <span class="n">intspec</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="o">*</span><span class="n">out_flags</span> <span class="o">=</span> <span class="n">xilinx_intc_map_senses</span><span class="p">[</span><span class="n">intspec</span><span class="p">[</span><span class="mi">1</span><span class="p">]];</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xilinx_intc_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
				  <span class="n">irq_hw_number_t</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xilinx_intc_typetable</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">==</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span> <span class="o">||</span>
	    <span class="n">xilinx_intc_typetable</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">==</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">xilinx_intc_level_irqchip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">xilinx_intc_edge_irqchip</span><span class="p">,</span>
					 <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">xilinx_intc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">xilinx_intc_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">xilinx_intc_xlate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span> <span class="n">__init</span>
<span class="nf">xilinx_intc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span> <span class="n">regs</span><span class="p">;</span>

	<span class="cm">/* Find and map the intc registers */</span>
	<span class="n">regs</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;xilinx_intc: could not map registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup interrupt controller */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_IER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* disable all irqs */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_IAR</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* Acknowledge pending irqs */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_MER</span><span class="p">,</span> <span class="mh">0x3UL</span><span class="p">);</span> <span class="cm">/* Turn on the Master Enable. */</span>

	<span class="cm">/* Allocate and initialize an irq_domain structure. */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">XILINX_INTC_MAXIRQS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">xilinx_intc_ops</span><span class="p">,</span>
				    <span class="n">regs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="n">__FILE__</span> <span class="s">&quot;: Cannot allocate IRQ host</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">xilinx_intc_get_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span> <span class="n">regs</span> <span class="o">=</span> <span class="n">master_irqhost</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;get_irq:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">master_irqhost</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">XINTC_IVR</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_PPC_I8259)</span>
<span class="cm">/*</span>
<span class="cm"> * Support code for cascading to 8259 interrupt controllers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_i8259_cascade</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">i8259_irq</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>

	<span class="cm">/* Let xilinx_intc end the interrupt */</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_unmask</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">xilinx_i8259_setup_cascade</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">cascade_node</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cascade_irq</span><span class="p">;</span>

	<span class="cm">/* Initialize i8259 controller */</span>
	<span class="n">cascade_node</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;chrp,iic&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cascade_node</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">cascade_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cascade_irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;virtex_ml510: Failed to map cascade interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i8259_init</span><span class="p">(</span><span class="n">cascade_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">,</span> <span class="n">xilinx_i8259_cascade</span><span class="p">);</span>

	<span class="cm">/* Program irq 7 (usb/audio), 14/15 (ide) to level sensitive */</span>
	<span class="cm">/* This looks like a dirty hack to me --gcl */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0xc0</span><span class="p">,</span> <span class="mh">0x4d0</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0xc0</span><span class="p">,</span> <span class="mh">0x4d1</span><span class="p">);</span>

 <span class="nl">out:</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">cascade_node</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xilinx_i8259_setup_cascade</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span><span class="p">;</span> <span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* defined(CONFIG_PPC_I8259) */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">xilinx_intc_match</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,opb-intc-1.00.c&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,xps-intc-1.00.a&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Initialize master Xilinx interrupt controller</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">xilinx_intc_init_tree</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>

	<span class="cm">/* find top level interrupt controller */</span>
	<span class="n">for_each_matching_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">xilinx_intc_match</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;interrupts&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">);</span>

	<span class="n">master_irqhost</span> <span class="o">=</span> <span class="n">xilinx_intc_init</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">master_irqhost</span><span class="p">);</span>

	<span class="n">irq_set_default_host</span><span class="p">(</span><span class="n">master_irqhost</span><span class="p">);</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="n">xilinx_i8259_setup_cascade</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
