# 0 "arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts"





# 1 "arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi" 1





/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/altr,rst-mgr-s10.h" 1
# 8 "arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/stratix10-clock.h" 1
# 10 "arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi" 2

/ {
 compatible = "altr,socfpga-stratix10";
 #address-cells = <2>;
 #size-cells = <2>;

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  service_reserved: svcbuffer@0 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x0 0x0 0x1000000>;
   alignment = <0x1000>;
   no-map;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   reg = <0x0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   reg = <0x1>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   reg = <0x2>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "psci";
   reg = <0x3>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 170 4>,
        <0 171 4>,
        <0 172 4>,
        <0 173 4>;
  interrupt-affinity = <&cpu0>,
         <&cpu1>,
         <&cpu2>,
         <&cpu3>;
  interrupt-parent = <&intc>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };


 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 0xf08>,
        <1 14 0xf08>,
        <1 11 0xf08>,
        <1 10 0xf08>;
  interrupt-parent = <&intc>;
 };

 intc: interrupt-controller@fffc1000 {
  compatible = "arm,gic-400", "arm,cortex-a15-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0xfffc1000 0x0 0x1000>,
        <0x0 0xfffc2000 0x0 0x2000>,
        <0x0 0xfffc4000 0x0 0x2000>,
        <0x0 0xfffc6000 0x0 0x2000>;
 };

 clocks {
  cb_intosc_hs_div2_clk: cb-intosc-hs-div2-clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
  };

  cb_intosc_ls_clk: cb-intosc-ls-clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
  };

  f2s_free_clk: f2s-free-clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
  };

  osc1: osc1 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
  };

  qspi_clk: qspi-clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <200000000>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  device_type = "soc";
  interrupt-parent = <&intc>;
  ranges = <0 0 0 0xffffffff>;

  base_fpga_region {
   #address-cells = <0x2>;
   #size-cells = <0x2>;
   compatible = "fpga-region";
   fpga-mgr = <&fpga_mgr>;
  };

  clkmgr: clock-controller@ffd10000 {
   compatible = "intel,stratix10-clkmgr";
   reg = <0xffd10000 0x1000>;
   #clock-cells = <1>;
  };

  gmac0: ethernet@ff800000 {
   compatible = "altr,socfpga-stmmac-a10-s10", "snps,dwmac-3.74a", "snps,dwmac";
   reg = <0xff800000 0x2000>;
   interrupts = <0 90 4>;
   interrupt-names = "macirq";
   mac-address = [00 00 00 00 00 00];
   resets = <&rst 32>, <&rst 40>;
   reset-names = "stmmaceth", "stmmaceth-ocp";
   clocks = <&clkmgr 52>, <&clkmgr 55>;
   clock-names = "stmmaceth", "ptp_ref";
   tx-fifo-depth = <16384>;
   rx-fifo-depth = <16384>;
   snps,multicast-filter-bins = <256>;
   iommus = <&smmu 1>;
   altr,sysmgr-syscon = <&sysmgr 0x44 0>;
   status = "disabled";
  };

  gmac1: ethernet@ff802000 {
   compatible = "altr,socfpga-stmmac-a10-s10", "snps,dwmac-3.74a", "snps,dwmac";
   reg = <0xff802000 0x2000>;
   interrupts = <0 91 4>;
   interrupt-names = "macirq";
   mac-address = [00 00 00 00 00 00];
   resets = <&rst 33>, <&rst 41>;
   reset-names = "stmmaceth", "stmmaceth-ocp";
   clocks = <&clkmgr 53>, <&clkmgr 55>;
   clock-names = "stmmaceth", "ptp_ref";
   tx-fifo-depth = <16384>;
   rx-fifo-depth = <16384>;
   snps,multicast-filter-bins = <256>;
   iommus = <&smmu 2>;
   altr,sysmgr-syscon = <&sysmgr 0x48 8>;
   status = "disabled";
  };

  gmac2: ethernet@ff804000 {
   compatible = "altr,socfpga-stmmac-a10-s10", "snps,dwmac-3.74a", "snps,dwmac";
   reg = <0xff804000 0x2000>;
   interrupts = <0 92 4>;
   interrupt-names = "macirq";
   mac-address = [00 00 00 00 00 00];
   resets = <&rst 34>, <&rst 42>;
   reset-names = "stmmaceth", "stmmaceth-ocp";
   clocks = <&clkmgr 54>, <&clkmgr 55>;
   clock-names = "stmmaceth", "ptp_ref";
   tx-fifo-depth = <16384>;
   rx-fifo-depth = <16384>;
   snps,multicast-filter-bins = <256>;
   iommus = <&smmu 3>;
   altr,sysmgr-syscon = <&sysmgr 0x4c 16>;
   status = "disabled";
  };

  gpio0: gpio@ffc03200 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc03200 0x100>;
   resets = <&rst 88>;
   status = "disabled";

   porta: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    ngpios = <24>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 110 4>;
   };
  };

  gpio1: gpio@ffc03300 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc03300 0x100>;
   resets = <&rst 89>;
   status = "disabled";

   portb: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    ngpios = <24>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 111 4>;
   };
  };

  i2c0: i2c@ffc02800 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02800 0x100>;
   interrupts = <0 103 4>;
   resets = <&rst 72>;
   clocks = <&clkmgr 45>;
   status = "disabled";
  };

  i2c1: i2c@ffc02900 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02900 0x100>;
   interrupts = <0 104 4>;
   resets = <&rst 73>;
   clocks = <&clkmgr 45>;
   status = "disabled";
  };

  i2c2: i2c@ffc02a00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02a00 0x100>;
   interrupts = <0 105 4>;
   resets = <&rst 74>;
   clocks = <&clkmgr 45>;
   status = "disabled";
  };

  i2c3: i2c@ffc02b00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02b00 0x100>;
   interrupts = <0 106 4>;
   resets = <&rst 75>;
   clocks = <&clkmgr 45>;
   status = "disabled";
  };

  i2c4: i2c@ffc02c00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02c00 0x100>;
   interrupts = <0 107 4>;
   resets = <&rst 76>;
   clocks = <&clkmgr 45>;
   status = "disabled";
  };

  mmc: mmc@ff808000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "altr,socfpga-dw-mshc";
   reg = <0xff808000 0x1000>;
   interrupts = <0 96 4>;
   fifo-depth = <0x400>;
   resets = <&rst 39>;
   reset-names = "reset";
   clocks = <&clkmgr 44>,
     <&clkmgr 57>;
   clock-names = "biu", "ciu";
   iommus = <&smmu 5>;
   altr,sysmgr-syscon = <&sysmgr 0x28 4>;
   status = "disabled";
  };

  nand: nand-controller@ffb90000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "altr,socfpga-denali-nand";
   reg = <0xffb90000 0x10000>,
         <0xffb80000 0x1000>;
   reg-names = "nand_data", "denali_reg";
   interrupts = <0 97 4>;
   clocks = <&clkmgr 61>,
     <&clkmgr 62>,
     <&clkmgr 63>;
   clock-names = "nand", "nand_x", "ecc";
   resets = <&rst 37>, <&rst 45>;
   status = "disabled";
  };

  ocram: sram@ffe00000 {
   compatible = "mmio-sram";
   reg = <0xffe00000 0x100000>;
  };

  pdma: dma-controller@ffda0000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0xffda0000 0x1000>;
   interrupts = <0 81 4>,
         <0 82 4>,
         <0 83 4>,
         <0 84 4>,
         <0 85 4>,
         <0 86 4>,
         <0 87 4>,
         <0 88 4>,
         <0 89 4>;
   #dma-cells = <1>;
   clocks = <&clkmgr 43>;
   clock-names = "apb_pclk";
   resets = <&rst 48>, <&rst 53>;
   reset-names = "dma", "dma-ocp";
  };

  pinctrl0: pinctrl@ffd13000 {
   compatible = "pinctrl-single";
   reg = <0xffd13000 0xA0>;
   #pinctrl-cells = <1>;
   pinctrl-single,register-width = <32>;
   pinctrl-single,function-mask = <0x0000000f>;
  };

  pinctrl1: pinctrl@ffd13100 {
   compatible = "pinctrl-single";
   reg = <0xffd13100 0x20>;
   #pinctrl-cells = <1>;
   pinctrl-single,register-width = <32>;
   pinctrl-single,function-mask = <0x0000000f>;
  };

  rst: rstmgr@ffd11000 {
   #reset-cells = <1>;
   compatible = "altr,stratix10-rst-mgr";
   reg = <0xffd11000 0x1000>;
  };

  smmu: iommu@fa000000 {
   compatible = "arm,mmu-500", "arm,smmu-v2";
   reg = <0xfa000000 0x40000>;
   #global-interrupts = <2>;
   #iommu-cells = <1>;
   clocks = <&clkmgr 43>;
   clock-names = "iommu";
   interrupt-parent = <&intc>;
   interrupts = <0 128 4>,
    <0 129 4>,

    <0 138 4>, <0 139 4>, <0 140 4>, <0 141 4>,
    <0 142 4>, <0 143 4>, <0 144 4>, <0 145 4>,
    <0 146 4>, <0 147 4>, <0 148 4>, <0 149 4>,
    <0 150 4>, <0 151 4>, <0 152 4>, <0 153 4>,
    <0 154 4>, <0 155 4>, <0 156 4>, <0 157 4>,
    <0 158 4>, <0 159 4>, <0 160 4>, <0 161 4>,
    <0 162 4>, <0 163 4>, <0 164 4>, <0 165 4>,
    <0 166 4>, <0 167 4>, <0 168 4>, <0 169 4>;
   stream-match-mask = <0x7ff0>;
   status = "disabled";
  };

  spi0: spi@ffda4000 {
   compatible = "snps,dw-apb-ssi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xffda4000 0x1000>;
   interrupts = <0 99 4>;
   resets = <&rst 49>;
   reset-names = "spi";
   reg-io-width = <4>;
   num-cs = <4>;
   clocks = <&clkmgr 43>;
   status = "disabled";
  };

  spi1: spi@ffda5000 {
   compatible = "snps,dw-apb-ssi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xffda5000 0x1000>;
   interrupts = <0 100 4>;
   resets = <&rst 50>;
   reset-names = "spi";
   reg-io-width = <4>;
   num-cs = <4>;
   clocks = <&clkmgr 43>;
   status = "disabled";
  };

  sysmgr: sysmgr@ffd12000 {
   compatible = "altr,sys-mgr-s10","altr,sys-mgr";
   reg = <0xffd12000 0x228>;
  };

  timer0: timer0@ffc03000 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 113 4>;
   reg = <0xffc03000 0x100>;
   clocks = <&clkmgr 45>;
   clock-names = "timer";
  };

  timer1: timer1@ffc03100 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 114 4>;
   reg = <0xffc03100 0x100>;
   clocks = <&clkmgr 45>;
   clock-names = "timer";
  };

  timer2: timer2@ffd00000 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 115 4>;
   reg = <0xffd00000 0x100>;
   clocks = <&clkmgr 45>;
   clock-names = "timer";
  };

  timer3: timer3@ffd00100 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 116 4>;
   reg = <0xffd00100 0x100>;
   clocks = <&clkmgr 45>;
   clock-names = "timer";
  };

  uart0: serial@ffc02000 {
   compatible = "snps,dw-apb-uart";
   reg = <0xffc02000 0x100>;
   interrupts = <0 108 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   resets = <&rst 80>;
   clocks = <&clkmgr 45>;
   status = "disabled";
  };

  uart1: serial@ffc02100 {
   compatible = "snps,dw-apb-uart";
   reg = <0xffc02100 0x100>;
   interrupts = <0 109 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   resets = <&rst 81>;
   clocks = <&clkmgr 45>;
   status = "disabled";
  };

  usbphy0: usbphy@0 {
   #phy-cells = <0>;
   compatible = "usb-nop-xceiv";
   status = "okay";
  };

  usb0: usb@ffb00000 {
   compatible = "snps,dwc2";
   reg = <0xffb00000 0x40000>;
   interrupts = <0 93 4>;
   phys = <&usbphy0>;
   phy-names = "usb2-phy";
   resets = <&rst 35>, <&rst 43>;
   reset-names = "dwc2", "dwc2-ecc";
   clocks = <&clkmgr 59>;
   clock-names = "otg";
   iommus = <&smmu 6>;
   status = "disabled";
  };

  usb1: usb@ffb40000 {
   compatible = "snps,dwc2";
   reg = <0xffb40000 0x40000>;
   interrupts = <0 94 4>;
   phys = <&usbphy0>;
   phy-names = "usb2-phy";
   resets = <&rst 36>, <&rst 44>;
   reset-names = "dwc2", "dwc2-ecc";
   clocks = <&clkmgr 59>;
   iommus = <&smmu 7>;
   status = "disabled";
  };

  watchdog0: watchdog@ffd00200 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00200 0x100>;
   interrupts = <0 117 4>;
   resets = <&rst 64>;
   clocks = <&clkmgr 4>;
   status = "disabled";
  };

  watchdog1: watchdog@ffd00300 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00300 0x100>;
   interrupts = <0 118 4>;
   resets = <&rst 65>;
   clocks = <&clkmgr 4>;
   status = "disabled";
  };

  watchdog2: watchdog@ffd00400 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00400 0x100>;
   interrupts = <0 125 4>;
   resets = <&rst 66>;
   clocks = <&clkmgr 4>;
   status = "disabled";
  };

  watchdog3: watchdog@ffd00500 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00500 0x100>;
   interrupts = <0 126 4>;
   resets = <&rst 67>;
   clocks = <&clkmgr 4>;
   status = "disabled";
  };

  sdr: sdr@f8011100 {
   compatible = "altr,sdr-ctl", "syscon";
   reg = <0xf8011100 0xc0>;
  };

  eccmgr {
   compatible = "altr,socfpga-s10-ecc-manager",
         "altr,socfpga-a10-ecc-manager";
   altr,sysmgr-syscon = <&sysmgr>;
   #address-cells = <1>;
   #size-cells = <1>;
   interrupts = <0 15 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   ranges;

   sdramedac {
    compatible = "altr,sdram-edac-s10";
    altr,sdr-syscon = <&sdr>;
    interrupts = <16 4>;
   };

   ocram-ecc@ff8cc000 {
    compatible = "altr,socfpga-s10-ocram-ecc",
          "altr,socfpga-a10-ocram-ecc";
    reg = <0xff8cc000 0x100>;
    altr,ecc-parent = <&ocram>;
    interrupts = <1 4>;
   };

   usb0-ecc@ff8c4000 {
    compatible = "altr,socfpga-s10-usb-ecc",
          "altr,socfpga-usb-ecc";
    reg = <0xff8c4000 0x100>;
    altr,ecc-parent = <&usb0>;
    interrupts = <2 4>;
   };

   emac0-rx-ecc@ff8c0000 {
    compatible = "altr,socfpga-s10-eth-mac-ecc",
          "altr,socfpga-eth-mac-ecc";
    reg = <0xff8c0000 0x100>;
    altr,ecc-parent = <&gmac0>;
    interrupts = <4 4>;
   };

   emac0-tx-ecc@ff8c0400 {
    compatible = "altr,socfpga-s10-eth-mac-ecc",
          "altr,socfpga-eth-mac-ecc";
    reg = <0xff8c0400 0x100>;
    altr,ecc-parent = <&gmac0>;
    interrupts = <5 4>;
   };

  };

  qspi: spi@ff8d2000 {
   compatible = "intel,socfpga-qspi", "cdns,qspi-nor";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xff8d2000 0x100>,
         <0xff900000 0x100000>;
   interrupts = <0 3 4>;
   cdns,fifo-depth = <128>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x00000000>;
   clocks = <&qspi_clk>;

   status = "disabled";
  };

  firmware {
   svc {
    compatible = "intel,stratix10-svc";
    method = "smc";
    memory-region = <&service_reserved>;

    fpga_mgr: fpga-mgr {
     compatible = "intel,stratix10-soc-fpga-mgr";
    };
   };
  };
 };
};
# 7 "arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts" 2

/ {
 model = "SoCFPGA Stratix 10 SoCDK";
 compatible = "altr,socfpga-stratix10-socdk", "altr,socfpga-stratix10";

 aliases {
  serial0 = &uart0;
  ethernet0 = &gmac0;
  ethernet1 = &gmac1;
  ethernet2 = &gmac2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 leds {
  compatible = "gpio-leds";
  led-hps0 {
   label = "hps_led0";
   gpios = <&portb 20 0>;
  };

  led-hps1 {
   label = "hps_led1";
   gpios = <&portb 19 0>;
  };

  led-hps2 {
   label = "hps_led2";
   gpios = <&portb 21 0>;
  };
 };

 memory {
  device_type = "memory";

  reg = <0 0 0 0>;
 };

 ref_033v: regulator-v-ref {
  compatible = "regulator-fixed";
  regulator-name = "0.33V";
  regulator-min-microvolt = <330000>;
  regulator-max-microvolt = <330000>;
 };

 soc {
  eccmgr {
   sdmmca-ecc@ff8c8c00 {
    compatible = "altr,socfpga-s10-sdmmc-ecc",
          "altr,socfpga-sdmmc-ecc";
    reg = <0xff8c8c00 0x100>;
    altr,ecc-parent = <&mmc>;
    interrupts = <14 4>,
          <15 4>;
   };
  };
 };
};

&pinctrl0 {
 i2c1_pmx_func: i2c1-pmx-func {
  pinctrl-single,pins = <
   0x78 0x4
   0x7c 0x4
  >;
 };

 i2c1_pmx_func_gpio: i2c1-pmx-func-gpio {
  pinctrl-single,pins = <
   0x78 0x8
   0x7c 0x8
  >;
 };
};

&gpio1 {
 status = "okay";
};

&gmac0 {
 status = "okay";
 phy-mode = "rgmii";
 phy-handle = <&phy0>;

 max-frame-size = <9000>;

 mdio0 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";
  phy0: ethernet-phy@0 {
   reg = <4>;

   txd0-skew-ps = <0>;
   txd1-skew-ps = <0>;
   txd2-skew-ps = <0>;
   txd3-skew-ps = <0>;
   rxd0-skew-ps = <420>;
   rxd1-skew-ps = <420>;
   rxd2-skew-ps = <420>;
   rxd3-skew-ps = <420>;
   txen-skew-ps = <0>;
   txc-skew-ps = <900>;
   rxdv-skew-ps = <420>;
   rxc-skew-ps = <1680>;
  };
 };
};

&mmc {
 status = "okay";
 cap-sd-highspeed;
 cap-mmc-highspeed;
 broken-cd;
 bus-width = <4>;
 clk-phase-sd-hs = <0>, <135>;
};

&osc1 {
 clock-frequency = <25000000>;
};

&uart0 {
 status = "okay";
};

&usb0 {
 status = "okay";
 disable-over-current;
};

&watchdog0 {
 status = "okay";
};

&i2c1 {
 status = "okay";
 clock-frequency = <100000>;
 i2c-sda-falling-time-ns = <890>;
 i2c-sdl-falling-time-ns = <890>;

 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&i2c1_pmx_func>;
 pinctrl-1 = <&i2c1_pmx_func_gpio>;

 scl-gpios = <&portb 6 (0 | (2 | 4))>;
 sda-gpios = <&portb 7 (0 | (2 | 4))>;

 adc@14 {
  compatible = "lltc,ltc2497";
  reg = <0x14>;
  vref-supply = <&ref_033v>;
 };

 temp@4c {
  compatible = "maxim,max1619";
  reg = <0x4c>;
 };

 eeprom@51 {
  compatible = "atmel,24c32";
  reg = <0x51>;
  pagesize = <32>;
 };

 rtc@68 {
  compatible = "dallas,ds1339";
  reg = <0x68>;
 };
};

&qspi {
 status = "okay";
 flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "micron,mt25qu02g", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <100000000>;

  m25p,fast-read;
  cdns,page-size = <256>;
  cdns,block-size = <16>;
  cdns,read-delay = <1>;
  cdns,tshsl-ns = <50>;
  cdns,tsd2d-ns = <50>;
  cdns,tchsh-ns = <4>;
  cdns,tslch-ns = <4>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   qspi_boot: partition@0 {
    label = "Boot and fpga data";
    reg = <0x0 0x03FE0000>;
   };

   qspi_rootfs: partition@3FE0000 {
    label = "Root Filesystem - JFFS2";
    reg = <0x03FE0000 0x0C020000>;
   };
  };
 };
};
