-- generated by newgenasym Tue Nov 14 10:17:40 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity CWF is
    port (    
	\3.3v\:    IN     STD_LOGIC;    
	\5v\:      IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC);
end CWF;
