
COURSE_WORK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003240  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08003430  08003430  00013430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003514  08003514  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003514  08003514  00013514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800351c  0800351c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800351c  0800351c  0001351c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003520  08003520  00013520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003524  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001418  20000010  08003534  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001428  08003534  00021428  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f12f  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002585  00000000  00000000  0002f168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df8  00000000  00000000  000316f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce0  00000000  00000000  000324e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020155  00000000  00000000  000331c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e5ea  00000000  00000000  0005331d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bf704  00000000  00000000  00061907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012100b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003950  00000000  00000000  00121060  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000010 	.word	0x20000010
 800020c:	00000000 	.word	0x00000000
 8000210:	08003418 	.word	0x08003418

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000014 	.word	0x20000014
 800022c:	08003418 	.word	0x08003418

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b96e 	b.w	8000524 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	468e      	mov	lr, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	f040 8083 	bne.w	8000378 <__udivmoddi4+0x118>
 8000272:	428a      	cmp	r2, r1
 8000274:	4617      	mov	r7, r2
 8000276:	d947      	bls.n	8000308 <__udivmoddi4+0xa8>
 8000278:	fab2 f382 	clz	r3, r2
 800027c:	b14b      	cbz	r3, 8000292 <__udivmoddi4+0x32>
 800027e:	f1c3 0120 	rsb	r1, r3, #32
 8000282:	fa05 fe03 	lsl.w	lr, r5, r3
 8000286:	fa20 f101 	lsr.w	r1, r0, r1
 800028a:	409f      	lsls	r7, r3
 800028c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000290:	409c      	lsls	r4, r3
 8000292:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000296:	fbbe fcf8 	udiv	ip, lr, r8
 800029a:	fa1f f987 	uxth.w	r9, r7
 800029e:	fb08 e21c 	mls	r2, r8, ip, lr
 80002a2:	fb0c f009 	mul.w	r0, ip, r9
 80002a6:	0c21      	lsrs	r1, r4, #16
 80002a8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80002ac:	4290      	cmp	r0, r2
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x66>
 80002b0:	18ba      	adds	r2, r7, r2
 80002b2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80002b6:	f080 8118 	bcs.w	80004ea <__udivmoddi4+0x28a>
 80002ba:	4290      	cmp	r0, r2
 80002bc:	f240 8115 	bls.w	80004ea <__udivmoddi4+0x28a>
 80002c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80002c4:	443a      	add	r2, r7
 80002c6:	1a12      	subs	r2, r2, r0
 80002c8:	fbb2 f0f8 	udiv	r0, r2, r8
 80002cc:	fb08 2210 	mls	r2, r8, r0, r2
 80002d0:	fb00 f109 	mul.w	r1, r0, r9
 80002d4:	b2a4      	uxth	r4, r4
 80002d6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002da:	42a1      	cmp	r1, r4
 80002dc:	d909      	bls.n	80002f2 <__udivmoddi4+0x92>
 80002de:	193c      	adds	r4, r7, r4
 80002e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e4:	f080 8103 	bcs.w	80004ee <__udivmoddi4+0x28e>
 80002e8:	42a1      	cmp	r1, r4
 80002ea:	f240 8100 	bls.w	80004ee <__udivmoddi4+0x28e>
 80002ee:	3802      	subs	r0, #2
 80002f0:	443c      	add	r4, r7
 80002f2:	1a64      	subs	r4, r4, r1
 80002f4:	2100      	movs	r1, #0
 80002f6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002fa:	b11e      	cbz	r6, 8000304 <__udivmoddi4+0xa4>
 80002fc:	2200      	movs	r2, #0
 80002fe:	40dc      	lsrs	r4, r3
 8000300:	e9c6 4200 	strd	r4, r2, [r6]
 8000304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000308:	b902      	cbnz	r2, 800030c <__udivmoddi4+0xac>
 800030a:	deff      	udf	#255	; 0xff
 800030c:	fab2 f382 	clz	r3, r2
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14f      	bne.n	80003b4 <__udivmoddi4+0x154>
 8000314:	1a8d      	subs	r5, r1, r2
 8000316:	2101      	movs	r1, #1
 8000318:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800031c:	fa1f f882 	uxth.w	r8, r2
 8000320:	fbb5 fcfe 	udiv	ip, r5, lr
 8000324:	fb0e 551c 	mls	r5, lr, ip, r5
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c22      	lsrs	r2, r4, #16
 800032e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000332:	42a8      	cmp	r0, r5
 8000334:	d907      	bls.n	8000346 <__udivmoddi4+0xe6>
 8000336:	197d      	adds	r5, r7, r5
 8000338:	f10c 32ff 	add.w	r2, ip, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0xe4>
 800033e:	42a8      	cmp	r0, r5
 8000340:	f200 80e9 	bhi.w	8000516 <__udivmoddi4+0x2b6>
 8000344:	4694      	mov	ip, r2
 8000346:	1a2d      	subs	r5, r5, r0
 8000348:	fbb5 f0fe 	udiv	r0, r5, lr
 800034c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000350:	fb08 f800 	mul.w	r8, r8, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800035a:	45a0      	cmp	r8, r4
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x10e>
 800035e:	193c      	adds	r4, r7, r4
 8000360:	f100 32ff 	add.w	r2, r0, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x10c>
 8000366:	45a0      	cmp	r8, r4
 8000368:	f200 80d9 	bhi.w	800051e <__udivmoddi4+0x2be>
 800036c:	4610      	mov	r0, r2
 800036e:	eba4 0408 	sub.w	r4, r4, r8
 8000372:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000376:	e7c0      	b.n	80002fa <__udivmoddi4+0x9a>
 8000378:	428b      	cmp	r3, r1
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x12e>
 800037c:	2e00      	cmp	r6, #0
 800037e:	f000 80b1 	beq.w	80004e4 <__udivmoddi4+0x284>
 8000382:	2100      	movs	r1, #0
 8000384:	e9c6 0500 	strd	r0, r5, [r6]
 8000388:	4608      	mov	r0, r1
 800038a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038e:	fab3 f183 	clz	r1, r3
 8000392:	2900      	cmp	r1, #0
 8000394:	d14b      	bne.n	800042e <__udivmoddi4+0x1ce>
 8000396:	42ab      	cmp	r3, r5
 8000398:	d302      	bcc.n	80003a0 <__udivmoddi4+0x140>
 800039a:	4282      	cmp	r2, r0
 800039c:	f200 80b9 	bhi.w	8000512 <__udivmoddi4+0x2b2>
 80003a0:	1a84      	subs	r4, r0, r2
 80003a2:	eb65 0303 	sbc.w	r3, r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	469e      	mov	lr, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d0aa      	beq.n	8000304 <__udivmoddi4+0xa4>
 80003ae:	e9c6 4e00 	strd	r4, lr, [r6]
 80003b2:	e7a7      	b.n	8000304 <__udivmoddi4+0xa4>
 80003b4:	409f      	lsls	r7, r3
 80003b6:	f1c3 0220 	rsb	r2, r3, #32
 80003ba:	40d1      	lsrs	r1, r2
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003c4:	fa1f f887 	uxth.w	r8, r7
 80003c8:	fb0e 1110 	mls	r1, lr, r0, r1
 80003cc:	fa24 f202 	lsr.w	r2, r4, r2
 80003d0:	409d      	lsls	r5, r3
 80003d2:	fb00 fc08 	mul.w	ip, r0, r8
 80003d6:	432a      	orrs	r2, r5
 80003d8:	0c15      	lsrs	r5, r2, #16
 80003da:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80003de:	45ac      	cmp	ip, r5
 80003e0:	fa04 f403 	lsl.w	r4, r4, r3
 80003e4:	d909      	bls.n	80003fa <__udivmoddi4+0x19a>
 80003e6:	197d      	adds	r5, r7, r5
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	f080 808f 	bcs.w	800050e <__udivmoddi4+0x2ae>
 80003f0:	45ac      	cmp	ip, r5
 80003f2:	f240 808c 	bls.w	800050e <__udivmoddi4+0x2ae>
 80003f6:	3802      	subs	r0, #2
 80003f8:	443d      	add	r5, r7
 80003fa:	eba5 050c 	sub.w	r5, r5, ip
 80003fe:	fbb5 f1fe 	udiv	r1, r5, lr
 8000402:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000406:	fb01 f908 	mul.w	r9, r1, r8
 800040a:	b295      	uxth	r5, r2
 800040c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000410:	45a9      	cmp	r9, r5
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x1c4>
 8000414:	197d      	adds	r5, r7, r5
 8000416:	f101 32ff 	add.w	r2, r1, #4294967295
 800041a:	d274      	bcs.n	8000506 <__udivmoddi4+0x2a6>
 800041c:	45a9      	cmp	r9, r5
 800041e:	d972      	bls.n	8000506 <__udivmoddi4+0x2a6>
 8000420:	3902      	subs	r1, #2
 8000422:	443d      	add	r5, r7
 8000424:	eba5 0509 	sub.w	r5, r5, r9
 8000428:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800042c:	e778      	b.n	8000320 <__udivmoddi4+0xc0>
 800042e:	f1c1 0720 	rsb	r7, r1, #32
 8000432:	408b      	lsls	r3, r1
 8000434:	fa22 fc07 	lsr.w	ip, r2, r7
 8000438:	ea4c 0c03 	orr.w	ip, ip, r3
 800043c:	fa25 f407 	lsr.w	r4, r5, r7
 8000440:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000444:	fbb4 f9fe 	udiv	r9, r4, lr
 8000448:	fa1f f88c 	uxth.w	r8, ip
 800044c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000450:	fa20 f307 	lsr.w	r3, r0, r7
 8000454:	fb09 fa08 	mul.w	sl, r9, r8
 8000458:	408d      	lsls	r5, r1
 800045a:	431d      	orrs	r5, r3
 800045c:	0c2b      	lsrs	r3, r5, #16
 800045e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000462:	45a2      	cmp	sl, r4
 8000464:	fa02 f201 	lsl.w	r2, r2, r1
 8000468:	fa00 f301 	lsl.w	r3, r0, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0x222>
 800046e:	eb1c 0404 	adds.w	r4, ip, r4
 8000472:	f109 30ff 	add.w	r0, r9, #4294967295
 8000476:	d248      	bcs.n	800050a <__udivmoddi4+0x2aa>
 8000478:	45a2      	cmp	sl, r4
 800047a:	d946      	bls.n	800050a <__udivmoddi4+0x2aa>
 800047c:	f1a9 0902 	sub.w	r9, r9, #2
 8000480:	4464      	add	r4, ip
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	fbb4 f0fe 	udiv	r0, r4, lr
 800048a:	fb0e 4410 	mls	r4, lr, r0, r4
 800048e:	fb00 fa08 	mul.w	sl, r0, r8
 8000492:	b2ad      	uxth	r5, r5
 8000494:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000498:	45a2      	cmp	sl, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x24e>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f100 35ff 	add.w	r5, r0, #4294967295
 80004a4:	d22d      	bcs.n	8000502 <__udivmoddi4+0x2a2>
 80004a6:	45a2      	cmp	sl, r4
 80004a8:	d92b      	bls.n	8000502 <__udivmoddi4+0x2a2>
 80004aa:	3802      	subs	r0, #2
 80004ac:	4464      	add	r4, ip
 80004ae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004b2:	fba0 8902 	umull	r8, r9, r0, r2
 80004b6:	eba4 040a 	sub.w	r4, r4, sl
 80004ba:	454c      	cmp	r4, r9
 80004bc:	46c6      	mov	lr, r8
 80004be:	464d      	mov	r5, r9
 80004c0:	d319      	bcc.n	80004f6 <__udivmoddi4+0x296>
 80004c2:	d016      	beq.n	80004f2 <__udivmoddi4+0x292>
 80004c4:	b15e      	cbz	r6, 80004de <__udivmoddi4+0x27e>
 80004c6:	ebb3 020e 	subs.w	r2, r3, lr
 80004ca:	eb64 0405 	sbc.w	r4, r4, r5
 80004ce:	fa04 f707 	lsl.w	r7, r4, r7
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431f      	orrs	r7, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c6 7400 	strd	r7, r4, [r6]
 80004de:	2100      	movs	r1, #0
 80004e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e4:	4631      	mov	r1, r6
 80004e6:	4630      	mov	r0, r6
 80004e8:	e70c      	b.n	8000304 <__udivmoddi4+0xa4>
 80004ea:	468c      	mov	ip, r1
 80004ec:	e6eb      	b.n	80002c6 <__udivmoddi4+0x66>
 80004ee:	4610      	mov	r0, r2
 80004f0:	e6ff      	b.n	80002f2 <__udivmoddi4+0x92>
 80004f2:	4543      	cmp	r3, r8
 80004f4:	d2e6      	bcs.n	80004c4 <__udivmoddi4+0x264>
 80004f6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004fa:	eb69 050c 	sbc.w	r5, r9, ip
 80004fe:	3801      	subs	r0, #1
 8000500:	e7e0      	b.n	80004c4 <__udivmoddi4+0x264>
 8000502:	4628      	mov	r0, r5
 8000504:	e7d3      	b.n	80004ae <__udivmoddi4+0x24e>
 8000506:	4611      	mov	r1, r2
 8000508:	e78c      	b.n	8000424 <__udivmoddi4+0x1c4>
 800050a:	4681      	mov	r9, r0
 800050c:	e7b9      	b.n	8000482 <__udivmoddi4+0x222>
 800050e:	4608      	mov	r0, r1
 8000510:	e773      	b.n	80003fa <__udivmoddi4+0x19a>
 8000512:	4608      	mov	r0, r1
 8000514:	e749      	b.n	80003aa <__udivmoddi4+0x14a>
 8000516:	f1ac 0c02 	sub.w	ip, ip, #2
 800051a:	443d      	add	r5, r7
 800051c:	e713      	b.n	8000346 <__udivmoddi4+0xe6>
 800051e:	3802      	subs	r0, #2
 8000520:	443c      	add	r4, r7
 8000522:	e724      	b.n	800036e <__udivmoddi4+0x10e>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000528:	b480      	push	{r7}
 800052a:	b085      	sub	sp, #20
 800052c:	af00      	add	r7, sp, #0
 800052e:	60f8      	str	r0, [r7, #12]
 8000530:	60b9      	str	r1, [r7, #8]
 8000532:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	4a06      	ldr	r2, [pc, #24]	; (8000550 <vApplicationGetIdleTaskMemory+0x28>)
 8000538:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800053a:	68bb      	ldr	r3, [r7, #8]
 800053c:	4a05      	ldr	r2, [pc, #20]	; (8000554 <vApplicationGetIdleTaskMemory+0x2c>)
 800053e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	2280      	movs	r2, #128	; 0x80
 8000544:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr
 8000550:	2000002c 	.word	0x2000002c
 8000554:	20000080 	.word	0x20000080

08000558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000558:	b5b0      	push	{r4, r5, r7, lr}
 800055a:	b09c      	sub	sp, #112	; 0x70
 800055c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055e:	f000 faa7 	bl	8000ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000562:	f000 f85f 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000566:	f000 f89f 	bl	80006a8 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ErrorTask1 */
  osThreadDef(ErrorTask1, ErrorTask, osPriorityAboveNormal, 0, 128);
 800056a:	4b26      	ldr	r3, [pc, #152]	; (8000604 <main+0xac>)
 800056c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000570:	461d      	mov	r5, r3
 8000572:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000574:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000576:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800057a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ErrorTask1Handle = osThreadCreate(osThread(ErrorTask1), NULL);
 800057e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000582:	2100      	movs	r1, #0
 8000584:	4618      	mov	r0, r3
 8000586:	f001 fd5f 	bl	8002048 <osThreadCreate>
 800058a:	4603      	mov	r3, r0
 800058c:	4a1e      	ldr	r2, [pc, #120]	; (8000608 <main+0xb0>)
 800058e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ElementTask2 */
  osThreadDef(ElementTask2, ElementTask, osPriorityNormal, 0, 128);
 8000590:	4b1e      	ldr	r3, [pc, #120]	; (800060c <main+0xb4>)
 8000592:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000596:	461d      	mov	r5, r3
 8000598:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800059a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800059c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ElementTask2Handle = osThreadCreate(osThread(ElementTask2), NULL);
 80005a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 fd4c 	bl	8002048 <osThreadCreate>
 80005b0:	4603      	mov	r3, r0
 80005b2:	4a17      	ldr	r2, [pc, #92]	; (8000610 <main+0xb8>)
 80005b4:	6013      	str	r3, [r2, #0]

  /* definition and creation of FrizerTask3 */
  osThreadDef(FrizerTask3, FrizerTask, osPriorityBelowNormal, 0, 128);
 80005b6:	4b17      	ldr	r3, [pc, #92]	; (8000614 <main+0xbc>)
 80005b8:	f107 041c 	add.w	r4, r7, #28
 80005bc:	461d      	mov	r5, r3
 80005be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  FrizerTask3Handle = osThreadCreate(osThread(FrizerTask3), NULL);
 80005ca:	f107 031c 	add.w	r3, r7, #28
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 fd39 	bl	8002048 <osThreadCreate>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a0f      	ldr	r2, [pc, #60]	; (8000618 <main+0xc0>)
 80005da:	6013      	str	r3, [r2, #0]

  /* definition and creation of FinishTask4 */
  osThreadDef(FinishTask4, FinishTask, osPriorityHigh, 0, 128);
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <main+0xc4>)
 80005de:	463c      	mov	r4, r7
 80005e0:	461d      	mov	r5, r3
 80005e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  FinishTask4Handle = osThreadCreate(osThread(FinishTask4), NULL);
 80005ee:	463b      	mov	r3, r7
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 fd28 	bl	8002048 <osThreadCreate>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4a09      	ldr	r2, [pc, #36]	; (8000620 <main+0xc8>)
 80005fc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005fe:	f001 fd1c 	bl	800203a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000602:	e7fe      	b.n	8000602 <main+0xaa>
 8000604:	08003464 	.word	0x08003464
 8000608:	200013d0 	.word	0x200013d0
 800060c:	08003480 	.word	0x08003480
 8000610:	200013d8 	.word	0x200013d8
 8000614:	0800349c 	.word	0x0800349c
 8000618:	200013d4 	.word	0x200013d4
 800061c:	080034b8 	.word	0x080034b8
 8000620:	200013cc 	.word	0x200013cc

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	; 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0318 	add.w	r3, r7, #24
 800062e:	2238      	movs	r2, #56	; 0x38
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f002 fee8 	bl	8003408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000646:	2302      	movs	r3, #2
 8000648:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800064a:	2301      	movs	r3, #1
 800064c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064e:	2310      	movs	r3, #16
 8000650:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000652:	2300      	movs	r3, #0
 8000654:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8000656:	2300      	movs	r3, #0
 8000658:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065a:	f107 0318 	add.w	r3, r7, #24
 800065e:	4618      	mov	r0, r3
 8000660:	f000 fd28 	bl	80010b4 <HAL_RCC_OscConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0x4a>
  {
    Error_Handler();
 800066a:	f000 f942 	bl	80008f2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066e:	230f      	movs	r3, #15
 8000670:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000672:	2300      	movs	r3, #0
 8000674:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f001 f82a 	bl	80016e0 <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000692:	f000 f92e 	bl	80008f2 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000696:	4b03      	ldr	r3, [pc, #12]	; (80006a4 <SystemClock_Config+0x80>)
 8000698:	2201      	movs	r2, #1
 800069a:	601a      	str	r2, [r3, #0]
}
 800069c:	bf00      	nop
 800069e:	3750      	adds	r7, #80	; 0x50
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	42420070 	.word	0x42420070

080006a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ae:	f107 0308 	add.w	r3, r7, #8
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006bc:	4b1e      	ldr	r3, [pc, #120]	; (8000738 <MX_GPIO_Init+0x90>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	; (8000738 <MX_GPIO_Init+0x90>)
 80006c2:	f043 0310 	orr.w	r3, r3, #16
 80006c6:	6193      	str	r3, [r2, #24]
 80006c8:	4b1b      	ldr	r3, [pc, #108]	; (8000738 <MX_GPIO_Init+0x90>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	f003 0310 	and.w	r3, r3, #16
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d4:	4b18      	ldr	r3, [pc, #96]	; (8000738 <MX_GPIO_Init+0x90>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	4a17      	ldr	r2, [pc, #92]	; (8000738 <MX_GPIO_Init+0x90>)
 80006da:	f043 0304 	orr.w	r3, r3, #4
 80006de:	6193      	str	r3, [r2, #24]
 80006e0:	4b15      	ldr	r3, [pc, #84]	; (8000738 <MX_GPIO_Init+0x90>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	f003 0304 	and.w	r3, r3, #4
 80006e8:	603b      	str	r3, [r7, #0]
 80006ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 80006ec:	2200      	movs	r2, #0
 80006ee:	f240 31cd 	movw	r1, #973	; 0x3cd
 80006f2:	4812      	ldr	r0, [pc, #72]	; (800073c <MX_GPIO_Init+0x94>)
 80006f4:	f000 fcad 	bl	8001052 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC2 PC3 PC6
                           PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 80006f8:	f240 33cd 	movw	r3, #973	; 0x3cd
 80006fc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fe:	2301      	movs	r3, #1
 8000700:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000706:	2302      	movs	r3, #2
 8000708:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800070a:	f107 0308 	add.w	r3, r7, #8
 800070e:	4619      	mov	r1, r3
 8000710:	480a      	ldr	r0, [pc, #40]	; (800073c <MX_GPIO_Init+0x94>)
 8000712:	f000 fb03 	bl	8000d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000716:	f44f 63cf 	mov.w	r3, #1656	; 0x678
 800071a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	4619      	mov	r1, r3
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_GPIO_Init+0x98>)
 800072c:	f000 faf6 	bl	8000d1c <HAL_GPIO_Init>

}
 8000730:	bf00      	nop
 8000732:	3718      	adds	r7, #24
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40021000 	.word	0x40021000
 800073c:	40011000 	.word	0x40011000
 8000740:	40010800 	.word	0x40010800

08000744 <ErrorTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ErrorTask */
void ErrorTask(void const * argument)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_SET) {
 800074c:	2108      	movs	r1, #8
 800074e:	480d      	ldr	r0, [pc, #52]	; (8000784 <ErrorTask+0x40>)
 8000750:	f000 fc68 	bl	8001024 <HAL_GPIO_ReadPin>
 8000754:	4603      	mov	r3, r0
 8000756:	2b01      	cmp	r3, #1
 8000758:	d106      	bne.n	8000768 <ErrorTask+0x24>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800075a:	2201      	movs	r2, #1
 800075c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000760:	4809      	ldr	r0, [pc, #36]	; (8000788 <ErrorTask+0x44>)
 8000762:	f000 fc76 	bl	8001052 <HAL_GPIO_WritePin>
 8000766:	e005      	b.n	8000774 <ErrorTask+0x30>
		}
		else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800076e:	4806      	ldr	r0, [pc, #24]	; (8000788 <ErrorTask+0x44>)
 8000770:	f000 fc6f 	bl	8001052 <HAL_GPIO_WritePin>
		}
		HAL_Delay(2000);
 8000774:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000778:	f000 f9cc 	bl	8000b14 <HAL_Delay>
	    osDelay(1);
 800077c:	2001      	movs	r0, #1
 800077e:	f001 fcaf 	bl	80020e0 <osDelay>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_SET) {
 8000782:	e7e3      	b.n	800074c <ErrorTask+0x8>
 8000784:	40010800 	.word	0x40010800
 8000788:	40011000 	.word	0x40011000

0800078c <ElementTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ElementTask */
void ElementTask(void const * argument)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ElementTask */
  /* Infinite loop */
  for(;;)
  {
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET ||
 8000794:	2110      	movs	r1, #16
 8000796:	4817      	ldr	r0, [pc, #92]	; (80007f4 <ElementTask+0x68>)
 8000798:	f000 fc44 	bl	8001024 <HAL_GPIO_ReadPin>
 800079c:	4603      	mov	r3, r0
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d007      	beq.n	80007b2 <ElementTask+0x26>
				HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_SET) {
 80007a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007a6:	4814      	ldr	r0, [pc, #80]	; (80007f8 <ElementTask+0x6c>)
 80007a8:	f000 fc3c 	bl	8001024 <HAL_GPIO_ReadPin>
 80007ac:	4603      	mov	r3, r0
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET ||
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d106      	bne.n	80007c0 <ElementTask+0x34>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80007b2:	2201      	movs	r2, #1
 80007b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b8:	480f      	ldr	r0, [pc, #60]	; (80007f8 <ElementTask+0x6c>)
 80007ba:	f000 fc4a 	bl	8001052 <HAL_GPIO_WritePin>
 80007be:	e010      	b.n	80007e2 <ElementTask+0x56>
		}
		else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007c6:	480c      	ldr	r0, [pc, #48]	; (80007f8 <ElementTask+0x6c>)
 80007c8:	f000 fc43 	bl	8001052 <HAL_GPIO_WritePin>
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_SET) {
 80007cc:	2120      	movs	r1, #32
 80007ce:	4809      	ldr	r0, [pc, #36]	; (80007f4 <ElementTask+0x68>)
 80007d0:	f000 fc28 	bl	8001024 <HAL_GPIO_ReadPin>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d103      	bne.n	80007e2 <ElementTask+0x56>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7);
 80007da:	2180      	movs	r1, #128	; 0x80
 80007dc:	4806      	ldr	r0, [pc, #24]	; (80007f8 <ElementTask+0x6c>)
 80007de:	f000 fc50 	bl	8001082 <HAL_GPIO_TogglePin>
			}
		}
		HAL_Delay(4000);
 80007e2:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80007e6:	f000 f995 	bl	8000b14 <HAL_Delay>
	    osDelay(1);
 80007ea:	2001      	movs	r0, #1
 80007ec:	f001 fc78 	bl	80020e0 <osDelay>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET ||
 80007f0:	e7d0      	b.n	8000794 <ElementTask+0x8>
 80007f2:	bf00      	nop
 80007f4:	40010800 	.word	0x40010800
 80007f8:	40011000 	.word	0x40011000

080007fc <FrizerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FrizerTask */
void FrizerTask(void const * argument)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FrizerTask */
  /* Infinite loop */
  for(;;)
  {
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET ||
 8000804:	2140      	movs	r1, #64	; 0x40
 8000806:	481f      	ldr	r0, [pc, #124]	; (8000884 <FrizerTask+0x88>)
 8000808:	f000 fc0c 	bl	8001024 <HAL_GPIO_ReadPin>
 800080c:	4603      	mov	r3, r0
 800080e:	2b01      	cmp	r3, #1
 8000810:	d00f      	beq.n	8000832 <FrizerTask+0x36>
				HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET ||
 8000812:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000816:	481b      	ldr	r0, [pc, #108]	; (8000884 <FrizerTask+0x88>)
 8000818:	f000 fc04 	bl	8001024 <HAL_GPIO_ReadPin>
 800081c:	4603      	mov	r3, r0
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET ||
 800081e:	2b01      	cmp	r3, #1
 8000820:	d007      	beq.n	8000832 <FrizerTask+0x36>
				HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_SET) {
 8000822:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000826:	4818      	ldr	r0, [pc, #96]	; (8000888 <FrizerTask+0x8c>)
 8000828:	f000 fbfc 	bl	8001024 <HAL_GPIO_ReadPin>
 800082c:	4603      	mov	r3, r0
				HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET ||
 800082e:	2b01      	cmp	r3, #1
 8000830:	d105      	bne.n	800083e <FrizerTask+0x42>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8000832:	2201      	movs	r2, #1
 8000834:	2140      	movs	r1, #64	; 0x40
 8000836:	4814      	ldr	r0, [pc, #80]	; (8000888 <FrizerTask+0x8c>)
 8000838:	f000 fc0b 	bl	8001052 <HAL_GPIO_WritePin>
 800083c:	e01a      	b.n	8000874 <FrizerTask+0x78>
		}
		else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2140      	movs	r1, #64	; 0x40
 8000842:	4811      	ldr	r0, [pc, #68]	; (8000888 <FrizerTask+0x8c>)
 8000844:	f000 fc05 	bl	8001052 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 8000848:	2104      	movs	r1, #4
 800084a:	480f      	ldr	r0, [pc, #60]	; (8000888 <FrizerTask+0x8c>)
 800084c:	f000 fc19 	bl	8001082 <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 8000850:	2140      	movs	r1, #64	; 0x40
 8000852:	480c      	ldr	r0, [pc, #48]	; (8000884 <FrizerTask+0x88>)
 8000854:	f000 fbe6 	bl	8001024 <HAL_GPIO_ReadPin>
 8000858:	4603      	mov	r3, r0
 800085a:	2b01      	cmp	r3, #1
 800085c:	d105      	bne.n	800086a <FrizerTask+0x6e>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800085e:	2201      	movs	r2, #1
 8000860:	2108      	movs	r1, #8
 8000862:	4809      	ldr	r0, [pc, #36]	; (8000888 <FrizerTask+0x8c>)
 8000864:	f000 fbf5 	bl	8001052 <HAL_GPIO_WritePin>
 8000868:	e004      	b.n	8000874 <FrizerTask+0x78>
			}
			else {
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2108      	movs	r1, #8
 800086e:	4806      	ldr	r0, [pc, #24]	; (8000888 <FrizerTask+0x8c>)
 8000870:	f000 fbef 	bl	8001052 <HAL_GPIO_WritePin>
			}
		}
		HAL_Delay(4000);
 8000874:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000878:	f000 f94c 	bl	8000b14 <HAL_Delay>
	    osDelay(1);
 800087c:	2001      	movs	r0, #1
 800087e:	f001 fc2f 	bl	80020e0 <osDelay>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET ||
 8000882:	e7bf      	b.n	8000804 <FrizerTask+0x8>
 8000884:	40010800 	.word	0x40010800
 8000888:	40011000 	.word	0x40011000

0800088c <FinishTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FinishTask */
void FinishTask(void const * argument)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FinishTask */
  /* Infinite loop */
  for(;;)
  {
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == GPIO_PIN_SET) {
 8000894:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000898:	480c      	ldr	r0, [pc, #48]	; (80008cc <FinishTask+0x40>)
 800089a:	f000 fbc3 	bl	8001024 <HAL_GPIO_ReadPin>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d105      	bne.n	80008b0 <FinishTask+0x24>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80008a4:	2201      	movs	r2, #1
 80008a6:	2101      	movs	r1, #1
 80008a8:	4809      	ldr	r0, [pc, #36]	; (80008d0 <FinishTask+0x44>)
 80008aa:	f000 fbd2 	bl	8001052 <HAL_GPIO_WritePin>
 80008ae:	e004      	b.n	80008ba <FinishTask+0x2e>
		}
		else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2101      	movs	r1, #1
 80008b4:	4806      	ldr	r0, [pc, #24]	; (80008d0 <FinishTask+0x44>)
 80008b6:	f000 fbcc 	bl	8001052 <HAL_GPIO_WritePin>
		}
		HAL_Delay(2000);
 80008ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80008be:	f000 f929 	bl	8000b14 <HAL_Delay>
	    osDelay(1);
 80008c2:	2001      	movs	r0, #1
 80008c4:	f001 fc0c 	bl	80020e0 <osDelay>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == GPIO_PIN_SET) {
 80008c8:	e7e4      	b.n	8000894 <FinishTask+0x8>
 80008ca:	bf00      	nop
 80008cc:	40010800 	.word	0x40010800
 80008d0:	40011000 	.word	0x40011000

080008d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008e4:	d101      	bne.n	80008ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008e6:	f000 f8f9 	bl	8000adc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f6:	b672      	cpsid	i
}
 80008f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fa:	e7fe      	b.n	80008fa <Error_Handler+0x8>

080008fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000902:	4b18      	ldr	r3, [pc, #96]	; (8000964 <HAL_MspInit+0x68>)
 8000904:	699b      	ldr	r3, [r3, #24]
 8000906:	4a17      	ldr	r2, [pc, #92]	; (8000964 <HAL_MspInit+0x68>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6193      	str	r3, [r2, #24]
 800090e:	4b15      	ldr	r3, [pc, #84]	; (8000964 <HAL_MspInit+0x68>)
 8000910:	699b      	ldr	r3, [r3, #24]
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	60bb      	str	r3, [r7, #8]
 8000918:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800091a:	4b12      	ldr	r3, [pc, #72]	; (8000964 <HAL_MspInit+0x68>)
 800091c:	69db      	ldr	r3, [r3, #28]
 800091e:	4a11      	ldr	r2, [pc, #68]	; (8000964 <HAL_MspInit+0x68>)
 8000920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000924:	61d3      	str	r3, [r2, #28]
 8000926:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <HAL_MspInit+0x68>)
 8000928:	69db      	ldr	r3, [r3, #28]
 800092a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000932:	2200      	movs	r2, #0
 8000934:	210f      	movs	r1, #15
 8000936:	f06f 0001 	mvn.w	r0, #1
 800093a:	f000 f9c4 	bl	8000cc6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800093e:	4b0a      	ldr	r3, [pc, #40]	; (8000968 <HAL_MspInit+0x6c>)
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	4a04      	ldr	r2, [pc, #16]	; (8000968 <HAL_MspInit+0x6c>)
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095a:	bf00      	nop
 800095c:	3710      	adds	r7, #16
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40021000 	.word	0x40021000
 8000968:	40010000 	.word	0x40010000

0800096c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08c      	sub	sp, #48	; 0x30
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000978:	2300      	movs	r3, #0
 800097a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 800097c:	2200      	movs	r2, #0
 800097e:	6879      	ldr	r1, [r7, #4]
 8000980:	201c      	movs	r0, #28
 8000982:	f000 f9a0 	bl	8000cc6 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000986:	201c      	movs	r0, #28
 8000988:	f000 f9b9 	bl	8000cfe <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800098c:	4b1f      	ldr	r3, [pc, #124]	; (8000a0c <HAL_InitTick+0xa0>)
 800098e:	69db      	ldr	r3, [r3, #28]
 8000990:	4a1e      	ldr	r2, [pc, #120]	; (8000a0c <HAL_InitTick+0xa0>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	61d3      	str	r3, [r2, #28]
 8000998:	4b1c      	ldr	r3, [pc, #112]	; (8000a0c <HAL_InitTick+0xa0>)
 800099a:	69db      	ldr	r3, [r3, #28]
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009a4:	f107 0210 	add.w	r2, r7, #16
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4611      	mov	r1, r2
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 f882 	bl	8001ab8 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009b4:	f001 f86c 	bl	8001a90 <HAL_RCC_GetPCLK1Freq>
 80009b8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009bc:	4a14      	ldr	r2, [pc, #80]	; (8000a10 <HAL_InitTick+0xa4>)
 80009be:	fba2 2303 	umull	r2, r3, r2, r3
 80009c2:	0c9b      	lsrs	r3, r3, #18
 80009c4:	3b01      	subs	r3, #1
 80009c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80009c8:	4b12      	ldr	r3, [pc, #72]	; (8000a14 <HAL_InitTick+0xa8>)
 80009ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009ce:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80009d0:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <HAL_InitTick+0xa8>)
 80009d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009d6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80009d8:	4a0e      	ldr	r2, [pc, #56]	; (8000a14 <HAL_InitTick+0xa8>)
 80009da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009dc:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80009de:	4b0d      	ldr	r3, [pc, #52]	; (8000a14 <HAL_InitTick+0xa8>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e4:	4b0b      	ldr	r3, [pc, #44]	; (8000a14 <HAL_InitTick+0xa8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 80009ea:	480a      	ldr	r0, [pc, #40]	; (8000a14 <HAL_InitTick+0xa8>)
 80009ec:	f001 f8b2 	bl	8001b54 <HAL_TIM_Base_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d104      	bne.n	8000a00 <HAL_InitTick+0x94>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 80009f6:	4807      	ldr	r0, [pc, #28]	; (8000a14 <HAL_InitTick+0xa8>)
 80009f8:	f001 f904 	bl	8001c04 <HAL_TIM_Base_Start_IT>
 80009fc:	4603      	mov	r3, r0
 80009fe:	e000      	b.n	8000a02 <HAL_InitTick+0x96>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a00:	2301      	movs	r3, #1
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3730      	adds	r7, #48	; 0x30
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40021000 	.word	0x40021000
 8000a10:	431bde83 	.word	0x431bde83
 8000a14:	200013dc 	.word	0x200013dc

08000a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <NMI_Handler+0x4>

08000a1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a22:	e7fe      	b.n	8000a22 <HardFault_Handler+0x4>

08000a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <MemManage_Handler+0x4>

08000a2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <BusFault_Handler+0x4>

08000a30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <UsageFault_Handler+0x4>

08000a36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bc80      	pop	{r7}
 8000a40:	4770      	bx	lr
	...

08000a44 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a48:	4802      	ldr	r0, [pc, #8]	; (8000a54 <TIM2_IRQHandler+0x10>)
 8000a4a:	f001 f935 	bl	8001cb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200013dc 	.word	0x200013dc

08000a58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr

08000a64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a64:	480c      	ldr	r0, [pc, #48]	; (8000a98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a66:	490d      	ldr	r1, [pc, #52]	; (8000a9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a68:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a6c:	e002      	b.n	8000a74 <LoopCopyDataInit>

08000a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a72:	3304      	adds	r3, #4

08000a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a78:	d3f9      	bcc.n	8000a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a7c:	4c0a      	ldr	r4, [pc, #40]	; (8000aa8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a80:	e001      	b.n	8000a86 <LoopFillZerobss>

08000a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a84:	3204      	adds	r2, #4

08000a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a88:	d3fb      	bcc.n	8000a82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a8a:	f7ff ffe5 	bl	8000a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8e:	f002 fc97 	bl	80033c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a92:	f7ff fd61 	bl	8000558 <main>
  bx lr
 8000a96:	4770      	bx	lr
  ldr r0, =_sdata
 8000a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a9c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000aa0:	08003524 	.word	0x08003524
  ldr r2, =_sbss
 8000aa4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000aa8:	20001428 	.word	0x20001428

08000aac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aac:	e7fe      	b.n	8000aac <ADC1_2_IRQHandler>
	...

08000ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ab4:	4b08      	ldr	r3, [pc, #32]	; (8000ad8 <HAL_Init+0x28>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a07      	ldr	r2, [pc, #28]	; (8000ad8 <HAL_Init+0x28>)
 8000aba:	f043 0310 	orr.w	r3, r3, #16
 8000abe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac0:	2003      	movs	r0, #3
 8000ac2:	f000 f8f5 	bl	8000cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ac6:	200f      	movs	r0, #15
 8000ac8:	f7ff ff50 	bl	800096c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000acc:	f7ff ff16 	bl	80008fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ad0:	2300      	movs	r3, #0
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40022000 	.word	0x40022000

08000adc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae0:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <HAL_IncTick+0x1c>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b05      	ldr	r3, [pc, #20]	; (8000afc <HAL_IncTick+0x20>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4413      	add	r3, r2
 8000aec:	4a03      	ldr	r2, [pc, #12]	; (8000afc <HAL_IncTick+0x20>)
 8000aee:	6013      	str	r3, [r2, #0]
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20001424 	.word	0x20001424

08000b00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  return uwTick;
 8000b04:	4b02      	ldr	r3, [pc, #8]	; (8000b10 <HAL_GetTick+0x10>)
 8000b06:	681b      	ldr	r3, [r3, #0]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr
 8000b10:	20001424 	.word	0x20001424

08000b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b1c:	f7ff fff0 	bl	8000b00 <HAL_GetTick>
 8000b20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b2c:	d005      	beq.n	8000b3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	; (8000b58 <HAL_Delay+0x44>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	461a      	mov	r2, r3
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	4413      	add	r3, r2
 8000b38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b3a:	bf00      	nop
 8000b3c:	f7ff ffe0 	bl	8000b00 <HAL_GetTick>
 8000b40:	4602      	mov	r2, r0
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d8f7      	bhi.n	8000b3c <HAL_Delay+0x28>
  {
  }
}
 8000b4c:	bf00      	nop
 8000b4e:	bf00      	nop
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000008 	.word	0x20000008

08000b5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f003 0307 	and.w	r3, r3, #7
 8000b6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b72:	68ba      	ldr	r2, [r7, #8]
 8000b74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b8e:	4a04      	ldr	r2, [pc, #16]	; (8000ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	60d3      	str	r3, [r2, #12]
}
 8000b94:	bf00      	nop
 8000b96:	3714      	adds	r7, #20
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba8:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <__NVIC_GetPriorityGrouping+0x18>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	0a1b      	lsrs	r3, r3, #8
 8000bae:	f003 0307 	and.w	r3, r3, #7
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	db0b      	blt.n	8000bea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	f003 021f 	and.w	r2, r3, #31
 8000bd8:	4906      	ldr	r1, [pc, #24]	; (8000bf4 <__NVIC_EnableIRQ+0x34>)
 8000bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bde:	095b      	lsrs	r3, r3, #5
 8000be0:	2001      	movs	r0, #1
 8000be2:	fa00 f202 	lsl.w	r2, r0, r2
 8000be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e100 	.word	0xe000e100

08000bf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	6039      	str	r1, [r7, #0]
 8000c02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	db0a      	blt.n	8000c22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	b2da      	uxtb	r2, r3
 8000c10:	490c      	ldr	r1, [pc, #48]	; (8000c44 <__NVIC_SetPriority+0x4c>)
 8000c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c16:	0112      	lsls	r2, r2, #4
 8000c18:	b2d2      	uxtb	r2, r2
 8000c1a:	440b      	add	r3, r1
 8000c1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c20:	e00a      	b.n	8000c38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	b2da      	uxtb	r2, r3
 8000c26:	4908      	ldr	r1, [pc, #32]	; (8000c48 <__NVIC_SetPriority+0x50>)
 8000c28:	79fb      	ldrb	r3, [r7, #7]
 8000c2a:	f003 030f 	and.w	r3, r3, #15
 8000c2e:	3b04      	subs	r3, #4
 8000c30:	0112      	lsls	r2, r2, #4
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	440b      	add	r3, r1
 8000c36:	761a      	strb	r2, [r3, #24]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000e100 	.word	0xe000e100
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b089      	sub	sp, #36	; 0x24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	f1c3 0307 	rsb	r3, r3, #7
 8000c66:	2b04      	cmp	r3, #4
 8000c68:	bf28      	it	cs
 8000c6a:	2304      	movcs	r3, #4
 8000c6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	3304      	adds	r3, #4
 8000c72:	2b06      	cmp	r3, #6
 8000c74:	d902      	bls.n	8000c7c <NVIC_EncodePriority+0x30>
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3b03      	subs	r3, #3
 8000c7a:	e000      	b.n	8000c7e <NVIC_EncodePriority+0x32>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	f04f 32ff 	mov.w	r2, #4294967295
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43da      	mvns	r2, r3
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	401a      	ands	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c94:	f04f 31ff 	mov.w	r1, #4294967295
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9e:	43d9      	mvns	r1, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca4:	4313      	orrs	r3, r2
         );
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3724      	adds	r7, #36	; 0x24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr

08000cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff ff4f 	bl	8000b5c <__NVIC_SetPriorityGrouping>
}
 8000cbe:	bf00      	nop
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b086      	sub	sp, #24
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	4603      	mov	r3, r0
 8000cce:	60b9      	str	r1, [r7, #8]
 8000cd0:	607a      	str	r2, [r7, #4]
 8000cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cd8:	f7ff ff64 	bl	8000ba4 <__NVIC_GetPriorityGrouping>
 8000cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	68b9      	ldr	r1, [r7, #8]
 8000ce2:	6978      	ldr	r0, [r7, #20]
 8000ce4:	f7ff ffb2 	bl	8000c4c <NVIC_EncodePriority>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cee:	4611      	mov	r1, r2
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff81 	bl	8000bf8 <__NVIC_SetPriority>
}
 8000cf6:	bf00      	nop
 8000cf8:	3718      	adds	r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b082      	sub	sp, #8
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	4603      	mov	r3, r0
 8000d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff57 	bl	8000bc0 <__NVIC_EnableIRQ>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
	...

08000d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b08b      	sub	sp, #44	; 0x2c
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d26:	2300      	movs	r3, #0
 8000d28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d2e:	e169      	b.n	8001004 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d30:	2201      	movs	r2, #1
 8000d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d34:	fa02 f303 	lsl.w	r3, r2, r3
 8000d38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	69fa      	ldr	r2, [r7, #28]
 8000d40:	4013      	ands	r3, r2
 8000d42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d44:	69ba      	ldr	r2, [r7, #24]
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	f040 8158 	bne.w	8000ffe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	4a9a      	ldr	r2, [pc, #616]	; (8000fbc <HAL_GPIO_Init+0x2a0>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d05e      	beq.n	8000e16 <HAL_GPIO_Init+0xfa>
 8000d58:	4a98      	ldr	r2, [pc, #608]	; (8000fbc <HAL_GPIO_Init+0x2a0>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d875      	bhi.n	8000e4a <HAL_GPIO_Init+0x12e>
 8000d5e:	4a98      	ldr	r2, [pc, #608]	; (8000fc0 <HAL_GPIO_Init+0x2a4>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d058      	beq.n	8000e16 <HAL_GPIO_Init+0xfa>
 8000d64:	4a96      	ldr	r2, [pc, #600]	; (8000fc0 <HAL_GPIO_Init+0x2a4>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d86f      	bhi.n	8000e4a <HAL_GPIO_Init+0x12e>
 8000d6a:	4a96      	ldr	r2, [pc, #600]	; (8000fc4 <HAL_GPIO_Init+0x2a8>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d052      	beq.n	8000e16 <HAL_GPIO_Init+0xfa>
 8000d70:	4a94      	ldr	r2, [pc, #592]	; (8000fc4 <HAL_GPIO_Init+0x2a8>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d869      	bhi.n	8000e4a <HAL_GPIO_Init+0x12e>
 8000d76:	4a94      	ldr	r2, [pc, #592]	; (8000fc8 <HAL_GPIO_Init+0x2ac>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d04c      	beq.n	8000e16 <HAL_GPIO_Init+0xfa>
 8000d7c:	4a92      	ldr	r2, [pc, #584]	; (8000fc8 <HAL_GPIO_Init+0x2ac>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d863      	bhi.n	8000e4a <HAL_GPIO_Init+0x12e>
 8000d82:	4a92      	ldr	r2, [pc, #584]	; (8000fcc <HAL_GPIO_Init+0x2b0>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d046      	beq.n	8000e16 <HAL_GPIO_Init+0xfa>
 8000d88:	4a90      	ldr	r2, [pc, #576]	; (8000fcc <HAL_GPIO_Init+0x2b0>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d85d      	bhi.n	8000e4a <HAL_GPIO_Init+0x12e>
 8000d8e:	2b12      	cmp	r3, #18
 8000d90:	d82a      	bhi.n	8000de8 <HAL_GPIO_Init+0xcc>
 8000d92:	2b12      	cmp	r3, #18
 8000d94:	d859      	bhi.n	8000e4a <HAL_GPIO_Init+0x12e>
 8000d96:	a201      	add	r2, pc, #4	; (adr r2, 8000d9c <HAL_GPIO_Init+0x80>)
 8000d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d9c:	08000e17 	.word	0x08000e17
 8000da0:	08000df1 	.word	0x08000df1
 8000da4:	08000e03 	.word	0x08000e03
 8000da8:	08000e45 	.word	0x08000e45
 8000dac:	08000e4b 	.word	0x08000e4b
 8000db0:	08000e4b 	.word	0x08000e4b
 8000db4:	08000e4b 	.word	0x08000e4b
 8000db8:	08000e4b 	.word	0x08000e4b
 8000dbc:	08000e4b 	.word	0x08000e4b
 8000dc0:	08000e4b 	.word	0x08000e4b
 8000dc4:	08000e4b 	.word	0x08000e4b
 8000dc8:	08000e4b 	.word	0x08000e4b
 8000dcc:	08000e4b 	.word	0x08000e4b
 8000dd0:	08000e4b 	.word	0x08000e4b
 8000dd4:	08000e4b 	.word	0x08000e4b
 8000dd8:	08000e4b 	.word	0x08000e4b
 8000ddc:	08000e4b 	.word	0x08000e4b
 8000de0:	08000df9 	.word	0x08000df9
 8000de4:	08000e0d 	.word	0x08000e0d
 8000de8:	4a79      	ldr	r2, [pc, #484]	; (8000fd0 <HAL_GPIO_Init+0x2b4>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d013      	beq.n	8000e16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000dee:	e02c      	b.n	8000e4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	623b      	str	r3, [r7, #32]
          break;
 8000df6:	e029      	b.n	8000e4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	623b      	str	r3, [r7, #32]
          break;
 8000e00:	e024      	b.n	8000e4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	3308      	adds	r3, #8
 8000e08:	623b      	str	r3, [r7, #32]
          break;
 8000e0a:	e01f      	b.n	8000e4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	330c      	adds	r3, #12
 8000e12:	623b      	str	r3, [r7, #32]
          break;
 8000e14:	e01a      	b.n	8000e4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d102      	bne.n	8000e24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e1e:	2304      	movs	r3, #4
 8000e20:	623b      	str	r3, [r7, #32]
          break;
 8000e22:	e013      	b.n	8000e4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d105      	bne.n	8000e38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e2c:	2308      	movs	r3, #8
 8000e2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	69fa      	ldr	r2, [r7, #28]
 8000e34:	611a      	str	r2, [r3, #16]
          break;
 8000e36:	e009      	b.n	8000e4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e38:	2308      	movs	r3, #8
 8000e3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	69fa      	ldr	r2, [r7, #28]
 8000e40:	615a      	str	r2, [r3, #20]
          break;
 8000e42:	e003      	b.n	8000e4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e44:	2300      	movs	r3, #0
 8000e46:	623b      	str	r3, [r7, #32]
          break;
 8000e48:	e000      	b.n	8000e4c <HAL_GPIO_Init+0x130>
          break;
 8000e4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	2bff      	cmp	r3, #255	; 0xff
 8000e50:	d801      	bhi.n	8000e56 <HAL_GPIO_Init+0x13a>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	e001      	b.n	8000e5a <HAL_GPIO_Init+0x13e>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	3304      	adds	r3, #4
 8000e5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	2bff      	cmp	r3, #255	; 0xff
 8000e60:	d802      	bhi.n	8000e68 <HAL_GPIO_Init+0x14c>
 8000e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	e002      	b.n	8000e6e <HAL_GPIO_Init+0x152>
 8000e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e6a:	3b08      	subs	r3, #8
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	210f      	movs	r1, #15
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	401a      	ands	r2, r3
 8000e80:	6a39      	ldr	r1, [r7, #32]
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	fa01 f303 	lsl.w	r3, r1, r3
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f000 80b1 	beq.w	8000ffe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e9c:	4b4d      	ldr	r3, [pc, #308]	; (8000fd4 <HAL_GPIO_Init+0x2b8>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a4c      	ldr	r2, [pc, #304]	; (8000fd4 <HAL_GPIO_Init+0x2b8>)
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b4a      	ldr	r3, [pc, #296]	; (8000fd4 <HAL_GPIO_Init+0x2b8>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0301 	and.w	r3, r3, #1
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000eb4:	4a48      	ldr	r2, [pc, #288]	; (8000fd8 <HAL_GPIO_Init+0x2bc>)
 8000eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb8:	089b      	lsrs	r3, r3, #2
 8000eba:	3302      	adds	r3, #2
 8000ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec4:	f003 0303 	and.w	r3, r3, #3
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	220f      	movs	r2, #15
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4a40      	ldr	r2, [pc, #256]	; (8000fdc <HAL_GPIO_Init+0x2c0>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d013      	beq.n	8000f08 <HAL_GPIO_Init+0x1ec>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4a3f      	ldr	r2, [pc, #252]	; (8000fe0 <HAL_GPIO_Init+0x2c4>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d00d      	beq.n	8000f04 <HAL_GPIO_Init+0x1e8>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4a3e      	ldr	r2, [pc, #248]	; (8000fe4 <HAL_GPIO_Init+0x2c8>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d007      	beq.n	8000f00 <HAL_GPIO_Init+0x1e4>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a3d      	ldr	r2, [pc, #244]	; (8000fe8 <HAL_GPIO_Init+0x2cc>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d101      	bne.n	8000efc <HAL_GPIO_Init+0x1e0>
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e006      	b.n	8000f0a <HAL_GPIO_Init+0x1ee>
 8000efc:	2304      	movs	r3, #4
 8000efe:	e004      	b.n	8000f0a <HAL_GPIO_Init+0x1ee>
 8000f00:	2302      	movs	r3, #2
 8000f02:	e002      	b.n	8000f0a <HAL_GPIO_Init+0x1ee>
 8000f04:	2301      	movs	r3, #1
 8000f06:	e000      	b.n	8000f0a <HAL_GPIO_Init+0x1ee>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f0c:	f002 0203 	and.w	r2, r2, #3
 8000f10:	0092      	lsls	r2, r2, #2
 8000f12:	4093      	lsls	r3, r2
 8000f14:	68fa      	ldr	r2, [r7, #12]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f1a:	492f      	ldr	r1, [pc, #188]	; (8000fd8 <HAL_GPIO_Init+0x2bc>)
 8000f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1e:	089b      	lsrs	r3, r3, #2
 8000f20:	3302      	adds	r3, #2
 8000f22:	68fa      	ldr	r2, [r7, #12]
 8000f24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d006      	beq.n	8000f42 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f34:	4b2d      	ldr	r3, [pc, #180]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	492c      	ldr	r1, [pc, #176]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	600b      	str	r3, [r1, #0]
 8000f40:	e006      	b.n	8000f50 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f42:	4b2a      	ldr	r3, [pc, #168]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	4928      	ldr	r1, [pc, #160]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d006      	beq.n	8000f6a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f5c:	4b23      	ldr	r3, [pc, #140]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	4922      	ldr	r1, [pc, #136]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	604b      	str	r3, [r1, #4]
 8000f68:	e006      	b.n	8000f78 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f6a:	4b20      	ldr	r3, [pc, #128]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f6c:	685a      	ldr	r2, [r3, #4]
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	43db      	mvns	r3, r3
 8000f72:	491e      	ldr	r1, [pc, #120]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f74:	4013      	ands	r3, r2
 8000f76:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d006      	beq.n	8000f92 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f84:	4b19      	ldr	r3, [pc, #100]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f86:	689a      	ldr	r2, [r3, #8]
 8000f88:	4918      	ldr	r1, [pc, #96]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	608b      	str	r3, [r1, #8]
 8000f90:	e006      	b.n	8000fa0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f94:	689a      	ldr	r2, [r3, #8]
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	4914      	ldr	r1, [pc, #80]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d021      	beq.n	8000ff0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000fae:	68da      	ldr	r2, [r3, #12]
 8000fb0:	490e      	ldr	r1, [pc, #56]	; (8000fec <HAL_GPIO_Init+0x2d0>)
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	60cb      	str	r3, [r1, #12]
 8000fb8:	e021      	b.n	8000ffe <HAL_GPIO_Init+0x2e2>
 8000fba:	bf00      	nop
 8000fbc:	10320000 	.word	0x10320000
 8000fc0:	10310000 	.word	0x10310000
 8000fc4:	10220000 	.word	0x10220000
 8000fc8:	10210000 	.word	0x10210000
 8000fcc:	10120000 	.word	0x10120000
 8000fd0:	10110000 	.word	0x10110000
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40010000 	.word	0x40010000
 8000fdc:	40010800 	.word	0x40010800
 8000fe0:	40010c00 	.word	0x40010c00
 8000fe4:	40011000 	.word	0x40011000
 8000fe8:	40011400 	.word	0x40011400
 8000fec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ff0:	4b0b      	ldr	r3, [pc, #44]	; (8001020 <HAL_GPIO_Init+0x304>)
 8000ff2:	68da      	ldr	r2, [r3, #12]
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	43db      	mvns	r3, r3
 8000ff8:	4909      	ldr	r1, [pc, #36]	; (8001020 <HAL_GPIO_Init+0x304>)
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001000:	3301      	adds	r3, #1
 8001002:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100a:	fa22 f303 	lsr.w	r3, r2, r3
 800100e:	2b00      	cmp	r3, #0
 8001010:	f47f ae8e 	bne.w	8000d30 <HAL_GPIO_Init+0x14>
  }
}
 8001014:	bf00      	nop
 8001016:	bf00      	nop
 8001018:	372c      	adds	r7, #44	; 0x2c
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr
 8001020:	40010400 	.word	0x40010400

08001024 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	460b      	mov	r3, r1
 800102e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	887b      	ldrh	r3, [r7, #2]
 8001036:	4013      	ands	r3, r2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d002      	beq.n	8001042 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800103c:	2301      	movs	r3, #1
 800103e:	73fb      	strb	r3, [r7, #15]
 8001040:	e001      	b.n	8001046 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001042:	2300      	movs	r3, #0
 8001044:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001046:	7bfb      	ldrb	r3, [r7, #15]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	bc80      	pop	{r7}
 8001050:	4770      	bx	lr

08001052 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	807b      	strh	r3, [r7, #2]
 800105e:	4613      	mov	r3, r2
 8001060:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001062:	787b      	ldrb	r3, [r7, #1]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d003      	beq.n	8001070 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001068:	887a      	ldrh	r2, [r7, #2]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800106e:	e003      	b.n	8001078 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001070:	887b      	ldrh	r3, [r7, #2]
 8001072:	041a      	lsls	r2, r3, #16
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	611a      	str	r2, [r3, #16]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr

08001082 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001082:	b480      	push	{r7}
 8001084:	b085      	sub	sp, #20
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	460b      	mov	r3, r1
 800108c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001094:	887a      	ldrh	r2, [r7, #2]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4013      	ands	r3, r2
 800109a:	041a      	lsls	r2, r3, #16
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	43d9      	mvns	r1, r3
 80010a0:	887b      	ldrh	r3, [r7, #2]
 80010a2:	400b      	ands	r3, r1
 80010a4:	431a      	orrs	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	611a      	str	r2, [r3, #16]
}
 80010aa:	bf00      	nop
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d101      	bne.n	80010c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e304      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f000 8087 	beq.w	80011e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010d4:	4b92      	ldr	r3, [pc, #584]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 030c 	and.w	r3, r3, #12
 80010dc:	2b04      	cmp	r3, #4
 80010de:	d00c      	beq.n	80010fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010e0:	4b8f      	ldr	r3, [pc, #572]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f003 030c 	and.w	r3, r3, #12
 80010e8:	2b08      	cmp	r3, #8
 80010ea:	d112      	bne.n	8001112 <HAL_RCC_OscConfig+0x5e>
 80010ec:	4b8c      	ldr	r3, [pc, #560]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010f8:	d10b      	bne.n	8001112 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010fa:	4b89      	ldr	r3, [pc, #548]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d06c      	beq.n	80011e0 <HAL_RCC_OscConfig+0x12c>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d168      	bne.n	80011e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e2de      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800111a:	d106      	bne.n	800112a <HAL_RCC_OscConfig+0x76>
 800111c:	4b80      	ldr	r3, [pc, #512]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a7f      	ldr	r2, [pc, #508]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001122:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	e02e      	b.n	8001188 <HAL_RCC_OscConfig+0xd4>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10c      	bne.n	800114c <HAL_RCC_OscConfig+0x98>
 8001132:	4b7b      	ldr	r3, [pc, #492]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a7a      	ldr	r2, [pc, #488]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001138:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800113c:	6013      	str	r3, [r2, #0]
 800113e:	4b78      	ldr	r3, [pc, #480]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a77      	ldr	r2, [pc, #476]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001144:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001148:	6013      	str	r3, [r2, #0]
 800114a:	e01d      	b.n	8001188 <HAL_RCC_OscConfig+0xd4>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001154:	d10c      	bne.n	8001170 <HAL_RCC_OscConfig+0xbc>
 8001156:	4b72      	ldr	r3, [pc, #456]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a71      	ldr	r2, [pc, #452]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 800115c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001160:	6013      	str	r3, [r2, #0]
 8001162:	4b6f      	ldr	r3, [pc, #444]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a6e      	ldr	r2, [pc, #440]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	e00b      	b.n	8001188 <HAL_RCC_OscConfig+0xd4>
 8001170:	4b6b      	ldr	r3, [pc, #428]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a6a      	ldr	r2, [pc, #424]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	4b68      	ldr	r3, [pc, #416]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a67      	ldr	r2, [pc, #412]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001182:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001186:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d013      	beq.n	80011b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001190:	f7ff fcb6 	bl	8000b00 <HAL_GetTick>
 8001194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001196:	e008      	b.n	80011aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001198:	f7ff fcb2 	bl	8000b00 <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	2b64      	cmp	r3, #100	; 0x64
 80011a4:	d901      	bls.n	80011aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	e292      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011aa:	4b5d      	ldr	r3, [pc, #372]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0f0      	beq.n	8001198 <HAL_RCC_OscConfig+0xe4>
 80011b6:	e014      	b.n	80011e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b8:	f7ff fca2 	bl	8000b00 <HAL_GetTick>
 80011bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011c0:	f7ff fc9e 	bl	8000b00 <HAL_GetTick>
 80011c4:	4602      	mov	r2, r0
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b64      	cmp	r3, #100	; 0x64
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e27e      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011d2:	4b53      	ldr	r3, [pc, #332]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1f0      	bne.n	80011c0 <HAL_RCC_OscConfig+0x10c>
 80011de:	e000      	b.n	80011e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d063      	beq.n	80012b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011ee:	4b4c      	ldr	r3, [pc, #304]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f003 030c 	and.w	r3, r3, #12
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d00b      	beq.n	8001212 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80011fa:	4b49      	ldr	r3, [pc, #292]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 030c 	and.w	r3, r3, #12
 8001202:	2b08      	cmp	r3, #8
 8001204:	d11c      	bne.n	8001240 <HAL_RCC_OscConfig+0x18c>
 8001206:	4b46      	ldr	r3, [pc, #280]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d116      	bne.n	8001240 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001212:	4b43      	ldr	r3, [pc, #268]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d005      	beq.n	800122a <HAL_RCC_OscConfig+0x176>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d001      	beq.n	800122a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e252      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122a:	4b3d      	ldr	r3, [pc, #244]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	4939      	ldr	r1, [pc, #228]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 800123a:	4313      	orrs	r3, r2
 800123c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800123e:	e03a      	b.n	80012b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d020      	beq.n	800128a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001248:	4b36      	ldr	r3, [pc, #216]	; (8001324 <HAL_RCC_OscConfig+0x270>)
 800124a:	2201      	movs	r2, #1
 800124c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124e:	f7ff fc57 	bl	8000b00 <HAL_GetTick>
 8001252:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001256:	f7ff fc53 	bl	8000b00 <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b02      	cmp	r3, #2
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e233      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001268:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0302 	and.w	r3, r3, #2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d0f0      	beq.n	8001256 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001274:	4b2a      	ldr	r3, [pc, #168]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	4927      	ldr	r1, [pc, #156]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 8001284:	4313      	orrs	r3, r2
 8001286:	600b      	str	r3, [r1, #0]
 8001288:	e015      	b.n	80012b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800128a:	4b26      	ldr	r3, [pc, #152]	; (8001324 <HAL_RCC_OscConfig+0x270>)
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fc36 	bl	8000b00 <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001298:	f7ff fc32 	bl	8000b00 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e212      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012aa:	4b1d      	ldr	r3, [pc, #116]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f0      	bne.n	8001298 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0308 	and.w	r3, r3, #8
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d03a      	beq.n	8001338 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d019      	beq.n	80012fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <HAL_RCC_OscConfig+0x274>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d0:	f7ff fc16 	bl	8000b00 <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012d8:	f7ff fc12 	bl	8000b00 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e1f2      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0f0      	beq.n	80012d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80012f6:	2001      	movs	r0, #1
 80012f8:	f000 fc0e 	bl	8001b18 <RCC_Delay>
 80012fc:	e01c      	b.n	8001338 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012fe:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <HAL_RCC_OscConfig+0x274>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001304:	f7ff fbfc 	bl	8000b00 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800130a:	e00f      	b.n	800132c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800130c:	f7ff fbf8 	bl	8000b00 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d908      	bls.n	800132c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e1d8      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000
 8001324:	42420000 	.word	0x42420000
 8001328:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800132c:	4b9b      	ldr	r3, [pc, #620]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800132e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1e9      	bne.n	800130c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0304 	and.w	r3, r3, #4
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 80a6 	beq.w	8001492 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001346:	2300      	movs	r3, #0
 8001348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800134a:	4b94      	ldr	r3, [pc, #592]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800134c:	69db      	ldr	r3, [r3, #28]
 800134e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d10d      	bne.n	8001372 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001356:	4b91      	ldr	r3, [pc, #580]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	4a90      	ldr	r2, [pc, #576]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800135c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001360:	61d3      	str	r3, [r2, #28]
 8001362:	4b8e      	ldr	r3, [pc, #568]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800136e:	2301      	movs	r3, #1
 8001370:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001372:	4b8b      	ldr	r3, [pc, #556]	; (80015a0 <HAL_RCC_OscConfig+0x4ec>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800137a:	2b00      	cmp	r3, #0
 800137c:	d118      	bne.n	80013b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800137e:	4b88      	ldr	r3, [pc, #544]	; (80015a0 <HAL_RCC_OscConfig+0x4ec>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a87      	ldr	r2, [pc, #540]	; (80015a0 <HAL_RCC_OscConfig+0x4ec>)
 8001384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001388:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800138a:	f7ff fbb9 	bl	8000b00 <HAL_GetTick>
 800138e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001390:	e008      	b.n	80013a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001392:	f7ff fbb5 	bl	8000b00 <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b64      	cmp	r3, #100	; 0x64
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e195      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a4:	4b7e      	ldr	r3, [pc, #504]	; (80015a0 <HAL_RCC_OscConfig+0x4ec>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d0f0      	beq.n	8001392 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d106      	bne.n	80013c6 <HAL_RCC_OscConfig+0x312>
 80013b8:	4b78      	ldr	r3, [pc, #480]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	4a77      	ldr	r2, [pc, #476]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013be:	f043 0301 	orr.w	r3, r3, #1
 80013c2:	6213      	str	r3, [r2, #32]
 80013c4:	e02d      	b.n	8001422 <HAL_RCC_OscConfig+0x36e>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	691b      	ldr	r3, [r3, #16]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d10c      	bne.n	80013e8 <HAL_RCC_OscConfig+0x334>
 80013ce:	4b73      	ldr	r3, [pc, #460]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013d0:	6a1b      	ldr	r3, [r3, #32]
 80013d2:	4a72      	ldr	r2, [pc, #456]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013d4:	f023 0301 	bic.w	r3, r3, #1
 80013d8:	6213      	str	r3, [r2, #32]
 80013da:	4b70      	ldr	r3, [pc, #448]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013dc:	6a1b      	ldr	r3, [r3, #32]
 80013de:	4a6f      	ldr	r2, [pc, #444]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013e0:	f023 0304 	bic.w	r3, r3, #4
 80013e4:	6213      	str	r3, [r2, #32]
 80013e6:	e01c      	b.n	8001422 <HAL_RCC_OscConfig+0x36e>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	2b05      	cmp	r3, #5
 80013ee:	d10c      	bne.n	800140a <HAL_RCC_OscConfig+0x356>
 80013f0:	4b6a      	ldr	r3, [pc, #424]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013f2:	6a1b      	ldr	r3, [r3, #32]
 80013f4:	4a69      	ldr	r2, [pc, #420]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6213      	str	r3, [r2, #32]
 80013fc:	4b67      	ldr	r3, [pc, #412]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80013fe:	6a1b      	ldr	r3, [r3, #32]
 8001400:	4a66      	ldr	r2, [pc, #408]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	6213      	str	r3, [r2, #32]
 8001408:	e00b      	b.n	8001422 <HAL_RCC_OscConfig+0x36e>
 800140a:	4b64      	ldr	r3, [pc, #400]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	4a63      	ldr	r2, [pc, #396]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001410:	f023 0301 	bic.w	r3, r3, #1
 8001414:	6213      	str	r3, [r2, #32]
 8001416:	4b61      	ldr	r3, [pc, #388]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001418:	6a1b      	ldr	r3, [r3, #32]
 800141a:	4a60      	ldr	r2, [pc, #384]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800141c:	f023 0304 	bic.w	r3, r3, #4
 8001420:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d015      	beq.n	8001456 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142a:	f7ff fb69 	bl	8000b00 <HAL_GetTick>
 800142e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001430:	e00a      	b.n	8001448 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001432:	f7ff fb65 	bl	8000b00 <HAL_GetTick>
 8001436:	4602      	mov	r2, r0
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	1ad3      	subs	r3, r2, r3
 800143c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001440:	4293      	cmp	r3, r2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e143      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001448:	4b54      	ldr	r3, [pc, #336]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	f003 0302 	and.w	r3, r3, #2
 8001450:	2b00      	cmp	r3, #0
 8001452:	d0ee      	beq.n	8001432 <HAL_RCC_OscConfig+0x37e>
 8001454:	e014      	b.n	8001480 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001456:	f7ff fb53 	bl	8000b00 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800145c:	e00a      	b.n	8001474 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800145e:	f7ff fb4f 	bl	8000b00 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	f241 3288 	movw	r2, #5000	; 0x1388
 800146c:	4293      	cmp	r3, r2
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e12d      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001474:	4b49      	ldr	r3, [pc, #292]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1ee      	bne.n	800145e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001480:	7dfb      	ldrb	r3, [r7, #23]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d105      	bne.n	8001492 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001486:	4b45      	ldr	r3, [pc, #276]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	4a44      	ldr	r2, [pc, #272]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800148c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001490:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 808c 	beq.w	80015b4 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800149c:	4b3f      	ldr	r3, [pc, #252]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014a8:	d10e      	bne.n	80014c8 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80014aa:	4b3c      	ldr	r3, [pc, #240]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80014b2:	2b08      	cmp	r3, #8
 80014b4:	d108      	bne.n	80014c8 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80014b6:	4b39      	ldr	r3, [pc, #228]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80014b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80014be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c2:	d101      	bne.n	80014c8 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e103      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d14e      	bne.n	800156e <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80014d0:	4b32      	ldr	r3, [pc, #200]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d009      	beq.n	80014f0 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80014dc:	4b2f      	ldr	r3, [pc, #188]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 80014de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d001      	beq.n	80014f0 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e0ef      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80014f0:	4b2c      	ldr	r3, [pc, #176]	; (80015a4 <HAL_RCC_OscConfig+0x4f0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f6:	f7ff fb03 	bl	8000b00 <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80014fe:	f7ff faff 	bl	8000b00 <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b64      	cmp	r3, #100	; 0x64
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e0df      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001510:	4b22      	ldr	r3, [pc, #136]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1f0      	bne.n	80014fe <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 800151c:	4b1f      	ldr	r3, [pc, #124]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800151e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001520:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001528:	491c      	ldr	r1, [pc, #112]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800152a:	4313      	orrs	r3, r2
 800152c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001532:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	4918      	ldr	r1, [pc, #96]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 800153c:	4313      	orrs	r3, r2
 800153e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8001540:	4b18      	ldr	r3, [pc, #96]	; (80015a4 <HAL_RCC_OscConfig+0x4f0>)
 8001542:	2201      	movs	r2, #1
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001546:	f7ff fadb 	bl	8000b00 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800154e:	f7ff fad7 	bl	8000b00 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b64      	cmp	r3, #100	; 0x64
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e0b7      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001560:	4b0e      	ldr	r3, [pc, #56]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x49a>
 800156c:	e022      	b.n	80015b4 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800156e:	4b0b      	ldr	r3, [pc, #44]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001572:	4a0a      	ldr	r2, [pc, #40]	; (800159c <HAL_RCC_OscConfig+0x4e8>)
 8001574:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001578:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800157a:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <HAL_RCC_OscConfig+0x4f0>)
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001580:	f7ff fabe 	bl	8000b00 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001586:	e00f      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001588:	f7ff faba 	bl	8000b00 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b64      	cmp	r3, #100	; 0x64
 8001594:	d908      	bls.n	80015a8 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e09a      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
 800159a:	bf00      	nop
 800159c:	40021000 	.word	0x40021000
 80015a0:	40007000 	.word	0x40007000
 80015a4:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80015a8:	4b4b      	ldr	r3, [pc, #300]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1e9      	bne.n	8001588 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	f000 8088 	beq.w	80016ce <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015be:	4b46      	ldr	r3, [pc, #280]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	2b08      	cmp	r3, #8
 80015c8:	d068      	beq.n	800169c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d14d      	bne.n	800166e <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d2:	4b42      	ldr	r3, [pc, #264]	; (80016dc <HAL_RCC_OscConfig+0x628>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff fa92 	bl	8000b00 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e0:	f7ff fa8e 	bl	8000b00 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e06e      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015f2:	4b39      	ldr	r3, [pc, #228]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f0      	bne.n	80015e0 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001606:	d10f      	bne.n	8001628 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8001608:	4b33      	ldr	r3, [pc, #204]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 800160a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	4931      	ldr	r1, [pc, #196]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 8001612:	4313      	orrs	r3, r2
 8001614:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001616:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 8001618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161a:	f023 020f 	bic.w	r2, r3, #15
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	492d      	ldr	r1, [pc, #180]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 8001624:	4313      	orrs	r3, r2
 8001626:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001628:	4b2b      	ldr	r3, [pc, #172]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001638:	430b      	orrs	r3, r1
 800163a:	4927      	ldr	r1, [pc, #156]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 800163c:	4313      	orrs	r3, r2
 800163e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001640:	4b26      	ldr	r3, [pc, #152]	; (80016dc <HAL_RCC_OscConfig+0x628>)
 8001642:	2201      	movs	r2, #1
 8001644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001646:	f7ff fa5b 	bl	8000b00 <HAL_GetTick>
 800164a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800164c:	e008      	b.n	8001660 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800164e:	f7ff fa57 	bl	8000b00 <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d901      	bls.n	8001660 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e037      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001660:	4b1d      	ldr	r3, [pc, #116]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d0f0      	beq.n	800164e <HAL_RCC_OscConfig+0x59a>
 800166c:	e02f      	b.n	80016ce <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800166e:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <HAL_RCC_OscConfig+0x628>)
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001674:	f7ff fa44 	bl	8000b00 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800167c:	f7ff fa40 	bl	8000b00 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b02      	cmp	r3, #2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e020      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800168e:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1f0      	bne.n	800167c <HAL_RCC_OscConfig+0x5c8>
 800169a:	e018      	b.n	80016ce <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e013      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016a8:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <HAL_RCC_OscConfig+0x624>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d106      	bne.n	80016ca <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d001      	beq.n	80016ce <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e000      	b.n	80016d0 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40021000 	.word	0x40021000
 80016dc:	42420060 	.word	0x42420060

080016e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e0d0      	b.n	8001896 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016f4:	4b6a      	ldr	r3, [pc, #424]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0307 	and.w	r3, r3, #7
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d910      	bls.n	8001724 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001702:	4b67      	ldr	r3, [pc, #412]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f023 0207 	bic.w	r2, r3, #7
 800170a:	4965      	ldr	r1, [pc, #404]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	4313      	orrs	r3, r2
 8001710:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001712:	4b63      	ldr	r3, [pc, #396]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	429a      	cmp	r2, r3
 800171e:	d001      	beq.n	8001724 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e0b8      	b.n	8001896 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d020      	beq.n	8001772 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0304 	and.w	r3, r3, #4
 8001738:	2b00      	cmp	r3, #0
 800173a:	d005      	beq.n	8001748 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800173c:	4b59      	ldr	r3, [pc, #356]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	4a58      	ldr	r2, [pc, #352]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001742:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001746:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0308 	and.w	r3, r3, #8
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001754:	4b53      	ldr	r3, [pc, #332]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	4a52      	ldr	r2, [pc, #328]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 800175a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800175e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001760:	4b50      	ldr	r3, [pc, #320]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	494d      	ldr	r1, [pc, #308]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 800176e:	4313      	orrs	r3, r2
 8001770:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	2b00      	cmp	r3, #0
 800177c:	d040      	beq.n	8001800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d107      	bne.n	8001796 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001786:	4b47      	ldr	r3, [pc, #284]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d115      	bne.n	80017be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e07f      	b.n	8001896 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b02      	cmp	r3, #2
 800179c:	d107      	bne.n	80017ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800179e:	4b41      	ldr	r3, [pc, #260]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d109      	bne.n	80017be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e073      	b.n	8001896 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ae:	4b3d      	ldr	r3, [pc, #244]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e06b      	b.n	8001896 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017be:	4b39      	ldr	r3, [pc, #228]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f023 0203 	bic.w	r2, r3, #3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	4936      	ldr	r1, [pc, #216]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 80017cc:	4313      	orrs	r3, r2
 80017ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017d0:	f7ff f996 	bl	8000b00 <HAL_GetTick>
 80017d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d6:	e00a      	b.n	80017ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d8:	f7ff f992 	bl	8000b00 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e053      	b.n	8001896 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ee:	4b2d      	ldr	r3, [pc, #180]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 020c 	and.w	r2, r3, #12
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d1eb      	bne.n	80017d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001800:	4b27      	ldr	r3, [pc, #156]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0307 	and.w	r3, r3, #7
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	429a      	cmp	r2, r3
 800180c:	d210      	bcs.n	8001830 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180e:	4b24      	ldr	r3, [pc, #144]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f023 0207 	bic.w	r2, r3, #7
 8001816:	4922      	ldr	r1, [pc, #136]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	4313      	orrs	r3, r2
 800181c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800181e:	4b20      	ldr	r3, [pc, #128]	; (80018a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d001      	beq.n	8001830 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e032      	b.n	8001896 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b00      	cmp	r3, #0
 800183a:	d008      	beq.n	800184e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800183c:	4b19      	ldr	r3, [pc, #100]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	4916      	ldr	r1, [pc, #88]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 800184a:	4313      	orrs	r3, r2
 800184c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	2b00      	cmp	r3, #0
 8001858:	d009      	beq.n	800186e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800185a:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	490e      	ldr	r1, [pc, #56]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 800186a:	4313      	orrs	r3, r2
 800186c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800186e:	f000 f821 	bl	80018b4 <HAL_RCC_GetSysClockFreq>
 8001872:	4602      	mov	r2, r0
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	091b      	lsrs	r3, r3, #4
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	490a      	ldr	r1, [pc, #40]	; (80018a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001880:	5ccb      	ldrb	r3, [r1, r3]
 8001882:	fa22 f303 	lsr.w	r3, r2, r3
 8001886:	4a09      	ldr	r2, [pc, #36]	; (80018ac <HAL_RCC_ClockConfig+0x1cc>)
 8001888:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800188a:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <HAL_RCC_ClockConfig+0x1d0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff f86c 	bl	800096c <HAL_InitTick>

  return HAL_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40022000 	.word	0x40022000
 80018a4:	40021000 	.word	0x40021000
 80018a8:	080034fc 	.word	0x080034fc
 80018ac:	20000000 	.word	0x20000000
 80018b0:	20000004 	.word	0x20000004

080018b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018b8:	b091      	sub	sp, #68	; 0x44
 80018ba:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 80018bc:	4b6a      	ldr	r3, [pc, #424]	; (8001a68 <HAL_RCC_GetSysClockFreq+0x1b4>)
 80018be:	f107 0414 	add.w	r4, r7, #20
 80018c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018c4:	c407      	stmia	r4!, {r0, r1, r2}
 80018c6:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80018c8:	4b68      	ldr	r3, [pc, #416]	; (8001a6c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018ca:	1d3c      	adds	r4, r7, #4
 80018cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	637b      	str	r3, [r7, #52]	; 0x34
 80018d6:	2300      	movs	r3, #0
 80018d8:	633b      	str	r3, [r7, #48]	; 0x30
 80018da:	2300      	movs	r3, #0
 80018dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018de:	2300      	movs	r3, #0
 80018e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80018e6:	2300      	movs	r3, #0
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018ee:	4b60      	ldr	r3, [pc, #384]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f6:	f003 030c 	and.w	r3, r3, #12
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d002      	beq.n	8001904 <HAL_RCC_GetSysClockFreq+0x50>
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d003      	beq.n	800190a <HAL_RCC_GetSysClockFreq+0x56>
 8001902:	e0a8      	b.n	8001a56 <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001904:	4b5b      	ldr	r3, [pc, #364]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001906:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001908:	e0a8      	b.n	8001a5c <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800190a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800190c:	0c9b      	lsrs	r3, r3, #18
 800190e:	f003 030f 	and.w	r3, r3, #15
 8001912:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001916:	4413      	add	r3, r2
 8001918:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800191c:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800191e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001924:	2b00      	cmp	r3, #0
 8001926:	f000 808e 	beq.w	8001a46 <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800192a:	4b51      	ldr	r3, [pc, #324]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800192c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800192e:	f003 030f 	and.w	r3, r3, #15
 8001932:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001936:	4413      	add	r3, r2
 8001938:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 800193c:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800193e:	4b4c      	ldr	r3, [pc, #304]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d06b      	beq.n	8001a22 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800194a:	4b49      	ldr	r3, [pc, #292]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800194c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194e:	091b      	lsrs	r3, r3, #4
 8001950:	f003 030f 	and.w	r3, r3, #15
 8001954:	3301      	adds	r3, #1
 8001956:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8001958:	4b45      	ldr	r3, [pc, #276]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800195a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195c:	0a1b      	lsrs	r3, r3, #8
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	3302      	adds	r3, #2
 8001964:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001968:	4618      	mov	r0, r3
 800196a:	f04f 0100 	mov.w	r1, #0
 800196e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001970:	461a      	mov	r2, r3
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	fb02 f501 	mul.w	r5, r2, r1
 800197a:	fb00 f403 	mul.w	r4, r0, r3
 800197e:	192e      	adds	r6, r5, r4
 8001980:	fba0 4502 	umull	r4, r5, r0, r2
 8001984:	1973      	adds	r3, r6, r5
 8001986:	461d      	mov	r5, r3
 8001988:	4620      	mov	r0, r4
 800198a:	4629      	mov	r1, r5
 800198c:	f04f 0200 	mov.w	r2, #0
 8001990:	f04f 0300 	mov.w	r3, #0
 8001994:	014b      	lsls	r3, r1, #5
 8001996:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800199a:	0142      	lsls	r2, r0, #5
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	1b00      	subs	r0, r0, r4
 80019a2:	eb61 0105 	sbc.w	r1, r1, r5
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	f04f 0300 	mov.w	r3, #0
 80019ae:	018b      	lsls	r3, r1, #6
 80019b0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019b4:	0182      	lsls	r2, r0, #6
 80019b6:	1a12      	subs	r2, r2, r0
 80019b8:	eb63 0301 	sbc.w	r3, r3, r1
 80019bc:	f04f 0000 	mov.w	r0, #0
 80019c0:	f04f 0100 	mov.w	r1, #0
 80019c4:	00d9      	lsls	r1, r3, #3
 80019c6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019ca:	00d0      	lsls	r0, r2, #3
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	1912      	adds	r2, r2, r4
 80019d2:	eb45 0303 	adc.w	r3, r5, r3
 80019d6:	f04f 0000 	mov.w	r0, #0
 80019da:	f04f 0100 	mov.w	r1, #0
 80019de:	0259      	lsls	r1, r3, #9
 80019e0:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019e4:	0250      	lsls	r0, r2, #9
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	4690      	mov	r8, r2
 80019ec:	4699      	mov	r9, r3
 80019ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019f0:	4618      	mov	r0, r3
 80019f2:	f04f 0100 	mov.w	r1, #0
 80019f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019f8:	461a      	mov	r2, r3
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	fb02 f501 	mul.w	r5, r2, r1
 8001a02:	fb00 f403 	mul.w	r4, r0, r3
 8001a06:	442c      	add	r4, r5
 8001a08:	fba0 2302 	umull	r2, r3, r0, r2
 8001a0c:	18e1      	adds	r1, r4, r3
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4640      	mov	r0, r8
 8001a12:	4649      	mov	r1, r9
 8001a14:	f7fe fc0c 	bl	8000230 <__aeabi_uldivmod>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a20:	e007      	b.n	8001a32 <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8001a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a24:	4a13      	ldr	r2, [pc, #76]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001a26:	fb02 f203 	mul.w	r2, r2, r3
 8001a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a30:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8001a32:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001a36:	461a      	mov	r2, r3
 8001a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d108      	bne.n	8001a50 <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 8001a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a40:	085b      	lsrs	r3, r3, #1
 8001a42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a44:	e004      	b.n	8001a50 <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a48:	4a0b      	ldr	r2, [pc, #44]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8001a4a:	fb02 f303 	mul.w	r3, r2, r3
 8001a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8001a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a52:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a54:	e002      	b.n	8001a5c <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a56:	4b07      	ldr	r3, [pc, #28]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001a58:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3744      	adds	r7, #68	; 0x44
 8001a62:	46bd      	mov	sp, r7
 8001a64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a68:	080034d4 	.word	0x080034d4
 8001a6c:	080034e4 	.word	0x080034e4
 8001a70:	40021000 	.word	0x40021000
 8001a74:	007a1200 	.word	0x007a1200
 8001a78:	003d0900 	.word	0x003d0900

08001a7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a80:	4b02      	ldr	r3, [pc, #8]	; (8001a8c <HAL_RCC_GetHCLKFreq+0x10>)
 8001a82:	681b      	ldr	r3, [r3, #0]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr
 8001a8c:	20000000 	.word	0x20000000

08001a90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a94:	f7ff fff2 	bl	8001a7c <HAL_RCC_GetHCLKFreq>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	4b05      	ldr	r3, [pc, #20]	; (8001ab0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	0a1b      	lsrs	r3, r3, #8
 8001aa0:	f003 0307 	and.w	r3, r3, #7
 8001aa4:	4903      	ldr	r1, [pc, #12]	; (8001ab4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aa6:	5ccb      	ldrb	r3, [r1, r3]
 8001aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	0800350c 	.word	0x0800350c

08001ab8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	220f      	movs	r2, #15
 8001ac6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ac8:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <HAL_RCC_GetClockConfig+0x58>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f003 0203 	and.w	r2, r3, #3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ad4:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <HAL_RCC_GetClockConfig+0x58>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_RCC_GetClockConfig+0x58>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <HAL_RCC_GetClockConfig+0x58>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	08db      	lsrs	r3, r3, #3
 8001af2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001afa:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <HAL_RCC_GetClockConfig+0x5c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0207 	and.w	r2, r3, #7
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	40021000 	.word	0x40021000
 8001b14:	40022000 	.word	0x40022000

08001b18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b20:	4b0a      	ldr	r3, [pc, #40]	; (8001b4c <RCC_Delay+0x34>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <RCC_Delay+0x38>)
 8001b26:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2a:	0a5b      	lsrs	r3, r3, #9
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	fb02 f303 	mul.w	r3, r2, r3
 8001b32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b34:	bf00      	nop
  }
  while (Delay --);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	1e5a      	subs	r2, r3, #1
 8001b3a:	60fa      	str	r2, [r7, #12]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1f9      	bne.n	8001b34 <RCC_Delay+0x1c>
}
 8001b40:	bf00      	nop
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	10624dd3 	.word	0x10624dd3

08001b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e041      	b.n	8001bea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d106      	bne.n	8001b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f000 f839 	bl	8001bf2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2202      	movs	r2, #2
 8001b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3304      	adds	r3, #4
 8001b90:	4619      	mov	r1, r3
 8001b92:	4610      	mov	r0, r2
 8001b94:	f000 f9bc 	bl	8001f10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d001      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e03f      	b.n	8001c9c <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2202      	movs	r2, #2
 8001c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68da      	ldr	r2, [r3, #12]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f042 0201 	orr.w	r2, r2, #1
 8001c32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a1b      	ldr	r2, [pc, #108]	; (8001ca8 <HAL_TIM_Base_Start_IT+0xa4>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d013      	beq.n	8001c66 <HAL_TIM_Base_Start_IT+0x62>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c46:	d00e      	beq.n	8001c66 <HAL_TIM_Base_Start_IT+0x62>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a17      	ldr	r2, [pc, #92]	; (8001cac <HAL_TIM_Base_Start_IT+0xa8>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d009      	beq.n	8001c66 <HAL_TIM_Base_Start_IT+0x62>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a16      	ldr	r2, [pc, #88]	; (8001cb0 <HAL_TIM_Base_Start_IT+0xac>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d004      	beq.n	8001c66 <HAL_TIM_Base_Start_IT+0x62>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a14      	ldr	r2, [pc, #80]	; (8001cb4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d111      	bne.n	8001c8a <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2b06      	cmp	r3, #6
 8001c76:	d010      	beq.n	8001c9a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0201 	orr.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c88:	e007      	b.n	8001c9a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 0201 	orr.w	r2, r2, #1
 8001c98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40012c00 	.word	0x40012c00
 8001cac:	40000400 	.word	0x40000400
 8001cb0:	40000800 	.word	0x40000800
 8001cb4:	40000c00 	.word	0x40000c00

08001cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d122      	bne.n	8001d14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0302 	and.w	r3, r3, #2
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d11b      	bne.n	8001d14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f06f 0202 	mvn.w	r2, #2
 8001ce4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f8ed 	bl	8001eda <HAL_TIM_IC_CaptureCallback>
 8001d00:	e005      	b.n	8001d0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 f8e0 	bl	8001ec8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f8ef 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	f003 0304 	and.w	r3, r3, #4
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	d122      	bne.n	8001d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	f003 0304 	and.w	r3, r3, #4
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d11b      	bne.n	8001d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f06f 0204 	mvn.w	r2, #4
 8001d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2202      	movs	r2, #2
 8001d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 f8c3 	bl	8001eda <HAL_TIM_IC_CaptureCallback>
 8001d54:	e005      	b.n	8001d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f8b6 	bl	8001ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f000 f8c5 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b08      	cmp	r3, #8
 8001d74:	d122      	bne.n	8001dbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0308 	and.w	r3, r3, #8
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d11b      	bne.n	8001dbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f06f 0208 	mvn.w	r2, #8
 8001d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2204      	movs	r2, #4
 8001d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f899 	bl	8001eda <HAL_TIM_IC_CaptureCallback>
 8001da8:	e005      	b.n	8001db6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f88c 	bl	8001ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 f89b 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	691b      	ldr	r3, [r3, #16]
 8001dc2:	f003 0310 	and.w	r3, r3, #16
 8001dc6:	2b10      	cmp	r3, #16
 8001dc8:	d122      	bne.n	8001e10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	f003 0310 	and.w	r3, r3, #16
 8001dd4:	2b10      	cmp	r3, #16
 8001dd6:	d11b      	bne.n	8001e10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f06f 0210 	mvn.w	r2, #16
 8001de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2208      	movs	r2, #8
 8001de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f86f 	bl	8001eda <HAL_TIM_IC_CaptureCallback>
 8001dfc:	e005      	b.n	8001e0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 f862 	bl	8001ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f000 f871 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d10e      	bne.n	8001e3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d107      	bne.n	8001e3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f06f 0201 	mvn.w	r2, #1
 8001e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7fe fd4c 	bl	80008d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e46:	2b80      	cmp	r3, #128	; 0x80
 8001e48:	d10e      	bne.n	8001e68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e54:	2b80      	cmp	r3, #128	; 0x80
 8001e56:	d107      	bne.n	8001e68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f000 f8c9 	bl	8001ffa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e72:	2b40      	cmp	r3, #64	; 0x40
 8001e74:	d10e      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e80:	2b40      	cmp	r3, #64	; 0x40
 8001e82:	d107      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f835 	bl	8001efe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f003 0320 	and.w	r3, r3, #32
 8001e9e:	2b20      	cmp	r3, #32
 8001ea0:	d10e      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	f003 0320 	and.w	r3, r3, #32
 8001eac:	2b20      	cmp	r3, #32
 8001eae:	d107      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0220 	mvn.w	r2, #32
 8001eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f894 	bl	8001fe8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr

08001eda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001eda:	b480      	push	{r7}
 8001edc:	b083      	sub	sp, #12
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr

08001eec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr

08001efe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b083      	sub	sp, #12
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bc80      	pop	{r7}
 8001f0e:	4770      	bx	lr

08001f10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a2d      	ldr	r2, [pc, #180]	; (8001fd8 <TIM_Base_SetConfig+0xc8>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d00f      	beq.n	8001f48 <TIM_Base_SetConfig+0x38>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f2e:	d00b      	beq.n	8001f48 <TIM_Base_SetConfig+0x38>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a2a      	ldr	r2, [pc, #168]	; (8001fdc <TIM_Base_SetConfig+0xcc>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d007      	beq.n	8001f48 <TIM_Base_SetConfig+0x38>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a29      	ldr	r2, [pc, #164]	; (8001fe0 <TIM_Base_SetConfig+0xd0>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d003      	beq.n	8001f48 <TIM_Base_SetConfig+0x38>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a28      	ldr	r2, [pc, #160]	; (8001fe4 <TIM_Base_SetConfig+0xd4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d108      	bne.n	8001f5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a1e      	ldr	r2, [pc, #120]	; (8001fd8 <TIM_Base_SetConfig+0xc8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d00f      	beq.n	8001f82 <TIM_Base_SetConfig+0x72>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f68:	d00b      	beq.n	8001f82 <TIM_Base_SetConfig+0x72>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a1b      	ldr	r2, [pc, #108]	; (8001fdc <TIM_Base_SetConfig+0xcc>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d007      	beq.n	8001f82 <TIM_Base_SetConfig+0x72>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a1a      	ldr	r2, [pc, #104]	; (8001fe0 <TIM_Base_SetConfig+0xd0>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d003      	beq.n	8001f82 <TIM_Base_SetConfig+0x72>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a19      	ldr	r2, [pc, #100]	; (8001fe4 <TIM_Base_SetConfig+0xd4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d108      	bne.n	8001f94 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a07      	ldr	r2, [pc, #28]	; (8001fd8 <TIM_Base_SetConfig+0xc8>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d103      	bne.n	8001fc8 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	691a      	ldr	r2, [r3, #16]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	615a      	str	r2, [r3, #20]
}
 8001fce:	bf00      	nop
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr
 8001fd8:	40012c00 	.word	0x40012c00
 8001fdc:	40000400 	.word	0x40000400
 8001fe0:	40000800 	.word	0x40000800
 8001fe4:	40000c00 	.word	0x40000c00

08001fe8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr

08001ffa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800201a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800201e:	2b84      	cmp	r3, #132	; 0x84
 8002020:	d005      	beq.n	800202e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002022:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	4413      	add	r3, r2
 800202a:	3303      	adds	r3, #3
 800202c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800202e:	68fb      	ldr	r3, [r7, #12]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr

0800203a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800203e:	f000 fad1 	bl	80025e4 <vTaskStartScheduler>
  
  return osOK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	bd80      	pop	{r7, pc}

08002048 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800204a:	b089      	sub	sp, #36	; 0x24
 800204c:	af04      	add	r7, sp, #16
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d020      	beq.n	800209c <osThreadCreate+0x54>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d01c      	beq.n	800209c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685c      	ldr	r4, [r3, #4]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681d      	ldr	r5, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691e      	ldr	r6, [r3, #16]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ffc9 	bl	800200c <makeFreeRtosPriority>
 800207a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002084:	9202      	str	r2, [sp, #8]
 8002086:	9301      	str	r3, [sp, #4]
 8002088:	9100      	str	r1, [sp, #0]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	4632      	mov	r2, r6
 800208e:	4629      	mov	r1, r5
 8002090:	4620      	mov	r0, r4
 8002092:	f000 f8e8 	bl	8002266 <xTaskCreateStatic>
 8002096:	4603      	mov	r3, r0
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	e01c      	b.n	80020d6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685c      	ldr	r4, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80020a8:	b29e      	uxth	r6, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ffab 	bl	800200c <makeFreeRtosPriority>
 80020b6:	4602      	mov	r2, r0
 80020b8:	f107 030c 	add.w	r3, r7, #12
 80020bc:	9301      	str	r3, [sp, #4]
 80020be:	9200      	str	r2, [sp, #0]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	4632      	mov	r2, r6
 80020c4:	4629      	mov	r1, r5
 80020c6:	4620      	mov	r0, r4
 80020c8:	f000 f929 	bl	800231e <xTaskCreate>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d001      	beq.n	80020d6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	e000      	b.n	80020d8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80020d6:	68fb      	ldr	r3, [r7, #12]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020e0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <osDelay+0x16>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	e000      	b.n	80020f8 <osDelay+0x18>
 80020f6:	2301      	movs	r3, #1
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fa3f 	bl	800257c <vTaskDelay>
  
  return osOK;
 80020fe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002100:	4618      	mov	r0, r3
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f103 0208 	add.w	r2, r3, #8
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f04f 32ff 	mov.w	r2, #4294967295
 8002120:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f103 0208 	add.w	r2, r3, #8
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f103 0208 	add.w	r2, r3, #8
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr

08002146 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr

0800215e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800215e:	b480      	push	{r7}
 8002160:	b085      	sub	sp, #20
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	1c5a      	adds	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	601a      	str	r2, [r3, #0]
}
 800219a:	bf00      	nop
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr

080021a4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ba:	d103      	bne.n	80021c4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	e00c      	b.n	80021de <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	3308      	adds	r3, #8
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	e002      	b.n	80021d2 <vListInsert+0x2e>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d2f6      	bcs.n	80021cc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	68fa      	ldr	r2, [r7, #12]
 80021f2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	601a      	str	r2, [r3, #0]
}
 800220a:	bf00      	nop
 800220c:	3714      	adds	r7, #20
 800220e:	46bd      	mov	sp, r7
 8002210:	bc80      	pop	{r7}
 8002212:	4770      	bx	lr

08002214 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	691b      	ldr	r3, [r3, #16]
 8002220:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	6892      	ldr	r2, [r2, #8]
 800222a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	6852      	ldr	r2, [r2, #4]
 8002234:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	429a      	cmp	r2, r3
 800223e:	d103      	bne.n	8002248 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	1e5a      	subs	r2, r3, #1
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr

08002266 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002266:	b580      	push	{r7, lr}
 8002268:	b08e      	sub	sp, #56	; 0x38
 800226a:	af04      	add	r7, sp, #16
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10a      	bne.n	8002290 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800227a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800227e:	f383 8811 	msr	BASEPRI, r3
 8002282:	f3bf 8f6f 	isb	sy
 8002286:	f3bf 8f4f 	dsb	sy
 800228a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800228c:	bf00      	nop
 800228e:	e7fe      	b.n	800228e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10a      	bne.n	80022ac <xTaskCreateStatic+0x46>
	__asm volatile
 8002296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800229a:	f383 8811 	msr	BASEPRI, r3
 800229e:	f3bf 8f6f 	isb	sy
 80022a2:	f3bf 8f4f 	dsb	sy
 80022a6:	61fb      	str	r3, [r7, #28]
}
 80022a8:	bf00      	nop
 80022aa:	e7fe      	b.n	80022aa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80022ac:	2354      	movs	r3, #84	; 0x54
 80022ae:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	2b54      	cmp	r3, #84	; 0x54
 80022b4:	d00a      	beq.n	80022cc <xTaskCreateStatic+0x66>
	__asm volatile
 80022b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ba:	f383 8811 	msr	BASEPRI, r3
 80022be:	f3bf 8f6f 	isb	sy
 80022c2:	f3bf 8f4f 	dsb	sy
 80022c6:	61bb      	str	r3, [r7, #24]
}
 80022c8:	bf00      	nop
 80022ca:	e7fe      	b.n	80022ca <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80022cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d01e      	beq.n	8002310 <xTaskCreateStatic+0xaa>
 80022d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d01b      	beq.n	8002310 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80022d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80022dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022e0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	2202      	movs	r2, #2
 80022e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80022ea:	2300      	movs	r3, #0
 80022ec:	9303      	str	r3, [sp, #12]
 80022ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f0:	9302      	str	r3, [sp, #8]
 80022f2:	f107 0314 	add.w	r3, r7, #20
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	68b9      	ldr	r1, [r7, #8]
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 f850 	bl	80023a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002308:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800230a:	f000 f8cd 	bl	80024a8 <prvAddNewTaskToReadyList>
 800230e:	e001      	b.n	8002314 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002314:	697b      	ldr	r3, [r7, #20]
	}
 8002316:	4618      	mov	r0, r3
 8002318:	3728      	adds	r7, #40	; 0x28
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800231e:	b580      	push	{r7, lr}
 8002320:	b08c      	sub	sp, #48	; 0x30
 8002322:	af04      	add	r7, sp, #16
 8002324:	60f8      	str	r0, [r7, #12]
 8002326:	60b9      	str	r1, [r7, #8]
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	4613      	mov	r3, r2
 800232c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800232e:	88fb      	ldrh	r3, [r7, #6]
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4618      	mov	r0, r3
 8002334:	f000 fe6c 	bl	8003010 <pvPortMalloc>
 8002338:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00e      	beq.n	800235e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002340:	2054      	movs	r0, #84	; 0x54
 8002342:	f000 fe65 	bl	8003010 <pvPortMalloc>
 8002346:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	631a      	str	r2, [r3, #48]	; 0x30
 8002354:	e005      	b.n	8002362 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002356:	6978      	ldr	r0, [r7, #20]
 8002358:	f000 ff1e 	bl	8003198 <vPortFree>
 800235c:	e001      	b.n	8002362 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800235e:	2300      	movs	r3, #0
 8002360:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d017      	beq.n	8002398 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002370:	88fa      	ldrh	r2, [r7, #6]
 8002372:	2300      	movs	r3, #0
 8002374:	9303      	str	r3, [sp, #12]
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	9302      	str	r3, [sp, #8]
 800237a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800237c:	9301      	str	r3, [sp, #4]
 800237e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 f80e 	bl	80023a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800238c:	69f8      	ldr	r0, [r7, #28]
 800238e:	f000 f88b 	bl	80024a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002392:	2301      	movs	r3, #1
 8002394:	61bb      	str	r3, [r7, #24]
 8002396:	e002      	b.n	800239e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295
 800239c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800239e:	69bb      	ldr	r3, [r7, #24]
	}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3720      	adds	r7, #32
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b088      	sub	sp, #32
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
 80023b4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80023b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80023c0:	3b01      	subs	r3, #1
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	f023 0307 	bic.w	r3, r3, #7
 80023ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00a      	beq.n	80023f0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80023da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023de:	f383 8811 	msr	BASEPRI, r3
 80023e2:	f3bf 8f6f 	isb	sy
 80023e6:	f3bf 8f4f 	dsb	sy
 80023ea:	617b      	str	r3, [r7, #20]
}
 80023ec:	bf00      	nop
 80023ee:	e7fe      	b.n	80023ee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80023f0:	2300      	movs	r3, #0
 80023f2:	61fb      	str	r3, [r7, #28]
 80023f4:	e012      	b.n	800241c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	4413      	add	r3, r2
 80023fc:	7819      	ldrb	r1, [r3, #0]
 80023fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	4413      	add	r3, r2
 8002404:	3334      	adds	r3, #52	; 0x34
 8002406:	460a      	mov	r2, r1
 8002408:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800240a:	68ba      	ldr	r2, [r7, #8]
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	4413      	add	r3, r2
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d006      	beq.n	8002424 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3301      	adds	r3, #1
 800241a:	61fb      	str	r3, [r7, #28]
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	2b0f      	cmp	r3, #15
 8002420:	d9e9      	bls.n	80023f6 <prvInitialiseNewTask+0x4e>
 8002422:	e000      	b.n	8002426 <prvInitialiseNewTask+0x7e>
		{
			break;
 8002424:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800242e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002430:	2b06      	cmp	r3, #6
 8002432:	d901      	bls.n	8002438 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002434:	2306      	movs	r3, #6
 8002436:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800243a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800243c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800243e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002440:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002442:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002446:	2200      	movs	r2, #0
 8002448:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800244a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800244c:	3304      	adds	r3, #4
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fe79 	bl	8002146 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002456:	3318      	adds	r3, #24
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fe74 	bl	8002146 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800245e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002462:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002466:	f1c3 0207 	rsb	r2, r3, #7
 800246a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800246c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800246e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002472:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002476:	2200      	movs	r2, #0
 8002478:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800247a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	68f9      	ldr	r1, [r7, #12]
 8002486:	69b8      	ldr	r0, [r7, #24]
 8002488:	f000 fc0e 	bl	8002ca8 <pxPortInitialiseStack>
 800248c:	4602      	mov	r2, r0
 800248e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002490:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002494:	2b00      	cmp	r3, #0
 8002496:	d002      	beq.n	800249e <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800249a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800249c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800249e:	bf00      	nop
 80024a0:	3720      	adds	r7, #32
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80024b0:	f000 fcec 	bl	8002e8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80024b4:	4b2a      	ldr	r3, [pc, #168]	; (8002560 <prvAddNewTaskToReadyList+0xb8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	3301      	adds	r3, #1
 80024ba:	4a29      	ldr	r2, [pc, #164]	; (8002560 <prvAddNewTaskToReadyList+0xb8>)
 80024bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80024be:	4b29      	ldr	r3, [pc, #164]	; (8002564 <prvAddNewTaskToReadyList+0xbc>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d109      	bne.n	80024da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80024c6:	4a27      	ldr	r2, [pc, #156]	; (8002564 <prvAddNewTaskToReadyList+0xbc>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80024cc:	4b24      	ldr	r3, [pc, #144]	; (8002560 <prvAddNewTaskToReadyList+0xb8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d110      	bne.n	80024f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80024d4:	f000 fac0 	bl	8002a58 <prvInitialiseTaskLists>
 80024d8:	e00d      	b.n	80024f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80024da:	4b23      	ldr	r3, [pc, #140]	; (8002568 <prvAddNewTaskToReadyList+0xc0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d109      	bne.n	80024f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80024e2:	4b20      	ldr	r3, [pc, #128]	; (8002564 <prvAddNewTaskToReadyList+0xbc>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d802      	bhi.n	80024f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80024f0:	4a1c      	ldr	r2, [pc, #112]	; (8002564 <prvAddNewTaskToReadyList+0xbc>)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80024f6:	4b1d      	ldr	r3, [pc, #116]	; (800256c <prvAddNewTaskToReadyList+0xc4>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	3301      	adds	r3, #1
 80024fc:	4a1b      	ldr	r2, [pc, #108]	; (800256c <prvAddNewTaskToReadyList+0xc4>)
 80024fe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002504:	2201      	movs	r2, #1
 8002506:	409a      	lsls	r2, r3
 8002508:	4b19      	ldr	r3, [pc, #100]	; (8002570 <prvAddNewTaskToReadyList+0xc8>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4313      	orrs	r3, r2
 800250e:	4a18      	ldr	r2, [pc, #96]	; (8002570 <prvAddNewTaskToReadyList+0xc8>)
 8002510:	6013      	str	r3, [r2, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	4a15      	ldr	r2, [pc, #84]	; (8002574 <prvAddNewTaskToReadyList+0xcc>)
 8002520:	441a      	add	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3304      	adds	r3, #4
 8002526:	4619      	mov	r1, r3
 8002528:	4610      	mov	r0, r2
 800252a:	f7ff fe18 	bl	800215e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800252e:	f000 fcdd 	bl	8002eec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002532:	4b0d      	ldr	r3, [pc, #52]	; (8002568 <prvAddNewTaskToReadyList+0xc0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00e      	beq.n	8002558 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800253a:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <prvAddNewTaskToReadyList+0xbc>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002544:	429a      	cmp	r2, r3
 8002546:	d207      	bcs.n	8002558 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002548:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <prvAddNewTaskToReadyList+0xd0>)
 800254a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	f3bf 8f4f 	dsb	sy
 8002554:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002558:	bf00      	nop
 800255a:	3708      	adds	r7, #8
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20000380 	.word	0x20000380
 8002564:	20000280 	.word	0x20000280
 8002568:	2000038c 	.word	0x2000038c
 800256c:	2000039c 	.word	0x2000039c
 8002570:	20000388 	.word	0x20000388
 8002574:	20000284 	.word	0x20000284
 8002578:	e000ed04 	.word	0xe000ed04

0800257c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002584:	2300      	movs	r3, #0
 8002586:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d017      	beq.n	80025be <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800258e:	4b13      	ldr	r3, [pc, #76]	; (80025dc <vTaskDelay+0x60>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00a      	beq.n	80025ac <vTaskDelay+0x30>
	__asm volatile
 8002596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800259a:	f383 8811 	msr	BASEPRI, r3
 800259e:	f3bf 8f6f 	isb	sy
 80025a2:	f3bf 8f4f 	dsb	sy
 80025a6:	60bb      	str	r3, [r7, #8]
}
 80025a8:	bf00      	nop
 80025aa:	e7fe      	b.n	80025aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80025ac:	f000 f87a 	bl	80026a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80025b0:	2100      	movs	r1, #0
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 fb12 	bl	8002bdc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80025b8:	f000 f882 	bl	80026c0 <xTaskResumeAll>
 80025bc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d107      	bne.n	80025d4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80025c4:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <vTaskDelay+0x64>)
 80025c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	f3bf 8f4f 	dsb	sy
 80025d0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80025d4:	bf00      	nop
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	200003a8 	.word	0x200003a8
 80025e0:	e000ed04 	.word	0xe000ed04

080025e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	; 0x28
 80025e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80025f2:	463a      	mov	r2, r7
 80025f4:	1d39      	adds	r1, r7, #4
 80025f6:	f107 0308 	add.w	r3, r7, #8
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fd ff94 	bl	8000528 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002600:	6839      	ldr	r1, [r7, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	9202      	str	r2, [sp, #8]
 8002608:	9301      	str	r3, [sp, #4]
 800260a:	2300      	movs	r3, #0
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	2300      	movs	r3, #0
 8002610:	460a      	mov	r2, r1
 8002612:	491e      	ldr	r1, [pc, #120]	; (800268c <vTaskStartScheduler+0xa8>)
 8002614:	481e      	ldr	r0, [pc, #120]	; (8002690 <vTaskStartScheduler+0xac>)
 8002616:	f7ff fe26 	bl	8002266 <xTaskCreateStatic>
 800261a:	4603      	mov	r3, r0
 800261c:	4a1d      	ldr	r2, [pc, #116]	; (8002694 <vTaskStartScheduler+0xb0>)
 800261e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002620:	4b1c      	ldr	r3, [pc, #112]	; (8002694 <vTaskStartScheduler+0xb0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002628:	2301      	movs	r3, #1
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	e001      	b.n	8002632 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800262e:	2300      	movs	r3, #0
 8002630:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2b01      	cmp	r3, #1
 8002636:	d116      	bne.n	8002666 <vTaskStartScheduler+0x82>
	__asm volatile
 8002638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800263c:	f383 8811 	msr	BASEPRI, r3
 8002640:	f3bf 8f6f 	isb	sy
 8002644:	f3bf 8f4f 	dsb	sy
 8002648:	613b      	str	r3, [r7, #16]
}
 800264a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800264c:	4b12      	ldr	r3, [pc, #72]	; (8002698 <vTaskStartScheduler+0xb4>)
 800264e:	f04f 32ff 	mov.w	r2, #4294967295
 8002652:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002654:	4b11      	ldr	r3, [pc, #68]	; (800269c <vTaskStartScheduler+0xb8>)
 8002656:	2201      	movs	r2, #1
 8002658:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800265a:	4b11      	ldr	r3, [pc, #68]	; (80026a0 <vTaskStartScheduler+0xbc>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002660:	f000 fba2 	bl	8002da8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002664:	e00e      	b.n	8002684 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800266c:	d10a      	bne.n	8002684 <vTaskStartScheduler+0xa0>
	__asm volatile
 800266e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002672:	f383 8811 	msr	BASEPRI, r3
 8002676:	f3bf 8f6f 	isb	sy
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	60fb      	str	r3, [r7, #12]
}
 8002680:	bf00      	nop
 8002682:	e7fe      	b.n	8002682 <vTaskStartScheduler+0x9e>
}
 8002684:	bf00      	nop
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	080034f4 	.word	0x080034f4
 8002690:	08002a29 	.word	0x08002a29
 8002694:	200003a4 	.word	0x200003a4
 8002698:	200003a0 	.word	0x200003a0
 800269c:	2000038c 	.word	0x2000038c
 80026a0:	20000384 	.word	0x20000384

080026a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80026a8:	4b04      	ldr	r3, [pc, #16]	; (80026bc <vTaskSuspendAll+0x18>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	3301      	adds	r3, #1
 80026ae:	4a03      	ldr	r2, [pc, #12]	; (80026bc <vTaskSuspendAll+0x18>)
 80026b0:	6013      	str	r3, [r2, #0]
}
 80026b2:	bf00      	nop
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	200003a8 	.word	0x200003a8

080026c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80026ce:	4b41      	ldr	r3, [pc, #260]	; (80027d4 <xTaskResumeAll+0x114>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10a      	bne.n	80026ec <xTaskResumeAll+0x2c>
	__asm volatile
 80026d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026da:	f383 8811 	msr	BASEPRI, r3
 80026de:	f3bf 8f6f 	isb	sy
 80026e2:	f3bf 8f4f 	dsb	sy
 80026e6:	603b      	str	r3, [r7, #0]
}
 80026e8:	bf00      	nop
 80026ea:	e7fe      	b.n	80026ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80026ec:	f000 fbce 	bl	8002e8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80026f0:	4b38      	ldr	r3, [pc, #224]	; (80027d4 <xTaskResumeAll+0x114>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	3b01      	subs	r3, #1
 80026f6:	4a37      	ldr	r2, [pc, #220]	; (80027d4 <xTaskResumeAll+0x114>)
 80026f8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026fa:	4b36      	ldr	r3, [pc, #216]	; (80027d4 <xTaskResumeAll+0x114>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d161      	bne.n	80027c6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002702:	4b35      	ldr	r3, [pc, #212]	; (80027d8 <xTaskResumeAll+0x118>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d05d      	beq.n	80027c6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800270a:	e02e      	b.n	800276a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800270c:	4b33      	ldr	r3, [pc, #204]	; (80027dc <xTaskResumeAll+0x11c>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	3318      	adds	r3, #24
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff fd7b 	bl	8002214 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	3304      	adds	r3, #4
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff fd76 	bl	8002214 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272c:	2201      	movs	r2, #1
 800272e:	409a      	lsls	r2, r3
 8002730:	4b2b      	ldr	r3, [pc, #172]	; (80027e0 <xTaskResumeAll+0x120>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4313      	orrs	r3, r2
 8002736:	4a2a      	ldr	r2, [pc, #168]	; (80027e0 <xTaskResumeAll+0x120>)
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4a27      	ldr	r2, [pc, #156]	; (80027e4 <xTaskResumeAll+0x124>)
 8002748:	441a      	add	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	3304      	adds	r3, #4
 800274e:	4619      	mov	r1, r3
 8002750:	4610      	mov	r0, r2
 8002752:	f7ff fd04 	bl	800215e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800275a:	4b23      	ldr	r3, [pc, #140]	; (80027e8 <xTaskResumeAll+0x128>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002760:	429a      	cmp	r2, r3
 8002762:	d302      	bcc.n	800276a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002764:	4b21      	ldr	r3, [pc, #132]	; (80027ec <xTaskResumeAll+0x12c>)
 8002766:	2201      	movs	r2, #1
 8002768:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800276a:	4b1c      	ldr	r3, [pc, #112]	; (80027dc <xTaskResumeAll+0x11c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1cc      	bne.n	800270c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002778:	f000 fa0c 	bl	8002b94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800277c:	4b1c      	ldr	r3, [pc, #112]	; (80027f0 <xTaskResumeAll+0x130>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d010      	beq.n	80027aa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002788:	f000 f836 	bl	80027f8 <xTaskIncrementTick>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d002      	beq.n	8002798 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002792:	4b16      	ldr	r3, [pc, #88]	; (80027ec <xTaskResumeAll+0x12c>)
 8002794:	2201      	movs	r2, #1
 8002796:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3b01      	subs	r3, #1
 800279c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1f1      	bne.n	8002788 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80027a4:	4b12      	ldr	r3, [pc, #72]	; (80027f0 <xTaskResumeAll+0x130>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80027aa:	4b10      	ldr	r3, [pc, #64]	; (80027ec <xTaskResumeAll+0x12c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d009      	beq.n	80027c6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80027b2:	2301      	movs	r3, #1
 80027b4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80027b6:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <xTaskResumeAll+0x134>)
 80027b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	f3bf 8f4f 	dsb	sy
 80027c2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80027c6:	f000 fb91 	bl	8002eec <vPortExitCritical>

	return xAlreadyYielded;
 80027ca:	68bb      	ldr	r3, [r7, #8]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	200003a8 	.word	0x200003a8
 80027d8:	20000380 	.word	0x20000380
 80027dc:	20000340 	.word	0x20000340
 80027e0:	20000388 	.word	0x20000388
 80027e4:	20000284 	.word	0x20000284
 80027e8:	20000280 	.word	0x20000280
 80027ec:	20000394 	.word	0x20000394
 80027f0:	20000390 	.word	0x20000390
 80027f4:	e000ed04 	.word	0xe000ed04

080027f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80027fe:	2300      	movs	r3, #0
 8002800:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002802:	4b51      	ldr	r3, [pc, #324]	; (8002948 <xTaskIncrementTick+0x150>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	f040 808d 	bne.w	8002926 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800280c:	4b4f      	ldr	r3, [pc, #316]	; (800294c <xTaskIncrementTick+0x154>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	3301      	adds	r3, #1
 8002812:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002814:	4a4d      	ldr	r2, [pc, #308]	; (800294c <xTaskIncrementTick+0x154>)
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d120      	bne.n	8002862 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002820:	4b4b      	ldr	r3, [pc, #300]	; (8002950 <xTaskIncrementTick+0x158>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00a      	beq.n	8002840 <xTaskIncrementTick+0x48>
	__asm volatile
 800282a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282e:	f383 8811 	msr	BASEPRI, r3
 8002832:	f3bf 8f6f 	isb	sy
 8002836:	f3bf 8f4f 	dsb	sy
 800283a:	603b      	str	r3, [r7, #0]
}
 800283c:	bf00      	nop
 800283e:	e7fe      	b.n	800283e <xTaskIncrementTick+0x46>
 8002840:	4b43      	ldr	r3, [pc, #268]	; (8002950 <xTaskIncrementTick+0x158>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b43      	ldr	r3, [pc, #268]	; (8002954 <xTaskIncrementTick+0x15c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a41      	ldr	r2, [pc, #260]	; (8002950 <xTaskIncrementTick+0x158>)
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	4a41      	ldr	r2, [pc, #260]	; (8002954 <xTaskIncrementTick+0x15c>)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6013      	str	r3, [r2, #0]
 8002854:	4b40      	ldr	r3, [pc, #256]	; (8002958 <xTaskIncrementTick+0x160>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	3301      	adds	r3, #1
 800285a:	4a3f      	ldr	r2, [pc, #252]	; (8002958 <xTaskIncrementTick+0x160>)
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	f000 f999 	bl	8002b94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002862:	4b3e      	ldr	r3, [pc, #248]	; (800295c <xTaskIncrementTick+0x164>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	429a      	cmp	r2, r3
 800286a:	d34d      	bcc.n	8002908 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800286c:	4b38      	ldr	r3, [pc, #224]	; (8002950 <xTaskIncrementTick+0x158>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <xTaskIncrementTick+0x82>
 8002876:	2301      	movs	r3, #1
 8002878:	e000      	b.n	800287c <xTaskIncrementTick+0x84>
 800287a:	2300      	movs	r3, #0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d004      	beq.n	800288a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002880:	4b36      	ldr	r3, [pc, #216]	; (800295c <xTaskIncrementTick+0x164>)
 8002882:	f04f 32ff 	mov.w	r2, #4294967295
 8002886:	601a      	str	r2, [r3, #0]
					break;
 8002888:	e03e      	b.n	8002908 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800288a:	4b31      	ldr	r3, [pc, #196]	; (8002950 <xTaskIncrementTick+0x158>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d203      	bcs.n	80028aa <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80028a2:	4a2e      	ldr	r2, [pc, #184]	; (800295c <xTaskIncrementTick+0x164>)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6013      	str	r3, [r2, #0]
						break;
 80028a8:	e02e      	b.n	8002908 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	3304      	adds	r3, #4
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fcb0 	bl	8002214 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d004      	beq.n	80028c6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	3318      	adds	r3, #24
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff fca7 	bl	8002214 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ca:	2201      	movs	r2, #1
 80028cc:	409a      	lsls	r2, r3
 80028ce:	4b24      	ldr	r3, [pc, #144]	; (8002960 <xTaskIncrementTick+0x168>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	4a22      	ldr	r2, [pc, #136]	; (8002960 <xTaskIncrementTick+0x168>)
 80028d6:	6013      	str	r3, [r2, #0]
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028dc:	4613      	mov	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	4a1f      	ldr	r2, [pc, #124]	; (8002964 <xTaskIncrementTick+0x16c>)
 80028e6:	441a      	add	r2, r3
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	3304      	adds	r3, #4
 80028ec:	4619      	mov	r1, r3
 80028ee:	4610      	mov	r0, r2
 80028f0:	f7ff fc35 	bl	800215e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f8:	4b1b      	ldr	r3, [pc, #108]	; (8002968 <xTaskIncrementTick+0x170>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fe:	429a      	cmp	r2, r3
 8002900:	d3b4      	bcc.n	800286c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002902:	2301      	movs	r3, #1
 8002904:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002906:	e7b1      	b.n	800286c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002908:	4b17      	ldr	r3, [pc, #92]	; (8002968 <xTaskIncrementTick+0x170>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800290e:	4915      	ldr	r1, [pc, #84]	; (8002964 <xTaskIncrementTick+0x16c>)
 8002910:	4613      	mov	r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	4413      	add	r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	440b      	add	r3, r1
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d907      	bls.n	8002930 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002920:	2301      	movs	r3, #1
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	e004      	b.n	8002930 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002926:	4b11      	ldr	r3, [pc, #68]	; (800296c <xTaskIncrementTick+0x174>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	3301      	adds	r3, #1
 800292c:	4a0f      	ldr	r2, [pc, #60]	; (800296c <xTaskIncrementTick+0x174>)
 800292e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002930:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <xTaskIncrementTick+0x178>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8002938:	2301      	movs	r3, #1
 800293a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800293c:	697b      	ldr	r3, [r7, #20]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3718      	adds	r7, #24
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200003a8 	.word	0x200003a8
 800294c:	20000384 	.word	0x20000384
 8002950:	20000338 	.word	0x20000338
 8002954:	2000033c 	.word	0x2000033c
 8002958:	20000398 	.word	0x20000398
 800295c:	200003a0 	.word	0x200003a0
 8002960:	20000388 	.word	0x20000388
 8002964:	20000284 	.word	0x20000284
 8002968:	20000280 	.word	0x20000280
 800296c:	20000390 	.word	0x20000390
 8002970:	20000394 	.word	0x20000394

08002974 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800297a:	4b26      	ldr	r3, [pc, #152]	; (8002a14 <vTaskSwitchContext+0xa0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002982:	4b25      	ldr	r3, [pc, #148]	; (8002a18 <vTaskSwitchContext+0xa4>)
 8002984:	2201      	movs	r2, #1
 8002986:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002988:	e03f      	b.n	8002a0a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800298a:	4b23      	ldr	r3, [pc, #140]	; (8002a18 <vTaskSwitchContext+0xa4>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002990:	4b22      	ldr	r3, [pc, #136]	; (8002a1c <vTaskSwitchContext+0xa8>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	fab3 f383 	clz	r3, r3
 800299c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800299e:	7afb      	ldrb	r3, [r7, #11]
 80029a0:	f1c3 031f 	rsb	r3, r3, #31
 80029a4:	617b      	str	r3, [r7, #20]
 80029a6:	491e      	ldr	r1, [pc, #120]	; (8002a20 <vTaskSwitchContext+0xac>)
 80029a8:	697a      	ldr	r2, [r7, #20]
 80029aa:	4613      	mov	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	440b      	add	r3, r1
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10a      	bne.n	80029d0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80029ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029be:	f383 8811 	msr	BASEPRI, r3
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	607b      	str	r3, [r7, #4]
}
 80029cc:	bf00      	nop
 80029ce:	e7fe      	b.n	80029ce <vTaskSwitchContext+0x5a>
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	4613      	mov	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	4a11      	ldr	r2, [pc, #68]	; (8002a20 <vTaskSwitchContext+0xac>)
 80029dc:	4413      	add	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	3308      	adds	r3, #8
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d104      	bne.n	8002a00 <vTaskSwitchContext+0x8c>
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	605a      	str	r2, [r3, #4]
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	4a07      	ldr	r2, [pc, #28]	; (8002a24 <vTaskSwitchContext+0xb0>)
 8002a08:	6013      	str	r3, [r2, #0]
}
 8002a0a:	bf00      	nop
 8002a0c:	371c      	adds	r7, #28
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr
 8002a14:	200003a8 	.word	0x200003a8
 8002a18:	20000394 	.word	0x20000394
 8002a1c:	20000388 	.word	0x20000388
 8002a20:	20000284 	.word	0x20000284
 8002a24:	20000280 	.word	0x20000280

08002a28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002a30:	f000 f852 	bl	8002ad8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002a34:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <prvIdleTask+0x28>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d9f9      	bls.n	8002a30 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002a3c:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <prvIdleTask+0x2c>)
 8002a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	f3bf 8f4f 	dsb	sy
 8002a48:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002a4c:	e7f0      	b.n	8002a30 <prvIdleTask+0x8>
 8002a4e:	bf00      	nop
 8002a50:	20000284 	.word	0x20000284
 8002a54:	e000ed04 	.word	0xe000ed04

08002a58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a5e:	2300      	movs	r3, #0
 8002a60:	607b      	str	r3, [r7, #4]
 8002a62:	e00c      	b.n	8002a7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	4613      	mov	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4a12      	ldr	r2, [pc, #72]	; (8002ab8 <prvInitialiseTaskLists+0x60>)
 8002a70:	4413      	add	r3, r2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fb48 	bl	8002108 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	607b      	str	r3, [r7, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b06      	cmp	r3, #6
 8002a82:	d9ef      	bls.n	8002a64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002a84:	480d      	ldr	r0, [pc, #52]	; (8002abc <prvInitialiseTaskLists+0x64>)
 8002a86:	f7ff fb3f 	bl	8002108 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002a8a:	480d      	ldr	r0, [pc, #52]	; (8002ac0 <prvInitialiseTaskLists+0x68>)
 8002a8c:	f7ff fb3c 	bl	8002108 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002a90:	480c      	ldr	r0, [pc, #48]	; (8002ac4 <prvInitialiseTaskLists+0x6c>)
 8002a92:	f7ff fb39 	bl	8002108 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002a96:	480c      	ldr	r0, [pc, #48]	; (8002ac8 <prvInitialiseTaskLists+0x70>)
 8002a98:	f7ff fb36 	bl	8002108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002a9c:	480b      	ldr	r0, [pc, #44]	; (8002acc <prvInitialiseTaskLists+0x74>)
 8002a9e:	f7ff fb33 	bl	8002108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002aa2:	4b0b      	ldr	r3, [pc, #44]	; (8002ad0 <prvInitialiseTaskLists+0x78>)
 8002aa4:	4a05      	ldr	r2, [pc, #20]	; (8002abc <prvInitialiseTaskLists+0x64>)
 8002aa6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002aa8:	4b0a      	ldr	r3, [pc, #40]	; (8002ad4 <prvInitialiseTaskLists+0x7c>)
 8002aaa:	4a05      	ldr	r2, [pc, #20]	; (8002ac0 <prvInitialiseTaskLists+0x68>)
 8002aac:	601a      	str	r2, [r3, #0]
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000284 	.word	0x20000284
 8002abc:	20000310 	.word	0x20000310
 8002ac0:	20000324 	.word	0x20000324
 8002ac4:	20000340 	.word	0x20000340
 8002ac8:	20000354 	.word	0x20000354
 8002acc:	2000036c 	.word	0x2000036c
 8002ad0:	20000338 	.word	0x20000338
 8002ad4:	2000033c 	.word	0x2000033c

08002ad8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ade:	e019      	b.n	8002b14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002ae0:	f000 f9d4 	bl	8002e8c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002ae4:	4b10      	ldr	r3, [pc, #64]	; (8002b28 <prvCheckTasksWaitingTermination+0x50>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3304      	adds	r3, #4
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff fb8f 	bl	8002214 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002af6:	4b0d      	ldr	r3, [pc, #52]	; (8002b2c <prvCheckTasksWaitingTermination+0x54>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	4a0b      	ldr	r2, [pc, #44]	; (8002b2c <prvCheckTasksWaitingTermination+0x54>)
 8002afe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002b00:	4b0b      	ldr	r3, [pc, #44]	; (8002b30 <prvCheckTasksWaitingTermination+0x58>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	3b01      	subs	r3, #1
 8002b06:	4a0a      	ldr	r2, [pc, #40]	; (8002b30 <prvCheckTasksWaitingTermination+0x58>)
 8002b08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002b0a:	f000 f9ef 	bl	8002eec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f810 	bl	8002b34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b14:	4b06      	ldr	r3, [pc, #24]	; (8002b30 <prvCheckTasksWaitingTermination+0x58>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1e1      	bne.n	8002ae0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002b1c:	bf00      	nop
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000354 	.word	0x20000354
 8002b2c:	20000380 	.word	0x20000380
 8002b30:	20000368 	.word	0x20000368

08002b34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d108      	bne.n	8002b58 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f000 fb24 	bl	8003198 <vPortFree>
				vPortFree( pxTCB );
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 fb21 	bl	8003198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002b56:	e018      	b.n	8002b8a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d103      	bne.n	8002b6a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fb18 	bl	8003198 <vPortFree>
	}
 8002b68:	e00f      	b.n	8002b8a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d00a      	beq.n	8002b8a <prvDeleteTCB+0x56>
	__asm volatile
 8002b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b78:	f383 8811 	msr	BASEPRI, r3
 8002b7c:	f3bf 8f6f 	isb	sy
 8002b80:	f3bf 8f4f 	dsb	sy
 8002b84:	60fb      	str	r3, [r7, #12]
}
 8002b86:	bf00      	nop
 8002b88:	e7fe      	b.n	8002b88 <prvDeleteTCB+0x54>
	}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
	...

08002b94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b9a:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <prvResetNextTaskUnblockTime+0x40>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <prvResetNextTaskUnblockTime+0x14>
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e000      	b.n	8002baa <prvResetNextTaskUnblockTime+0x16>
 8002ba8:	2300      	movs	r3, #0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d004      	beq.n	8002bb8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002bae:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <prvResetNextTaskUnblockTime+0x44>)
 8002bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002bb6:	e008      	b.n	8002bca <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002bb8:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <prvResetNextTaskUnblockTime+0x40>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	4a04      	ldr	r2, [pc, #16]	; (8002bd8 <prvResetNextTaskUnblockTime+0x44>)
 8002bc8:	6013      	str	r3, [r2, #0]
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	20000338 	.word	0x20000338
 8002bd8:	200003a0 	.word	0x200003a0

08002bdc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002be6:	4b29      	ldr	r3, [pc, #164]	; (8002c8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002bec:	4b28      	ldr	r3, [pc, #160]	; (8002c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff fb0e 	bl	8002214 <uxListRemove>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d10b      	bne.n	8002c16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002bfe:	4b24      	ldr	r3, [pc, #144]	; (8002c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c04:	2201      	movs	r2, #1
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43da      	mvns	r2, r3
 8002c0c:	4b21      	ldr	r3, [pc, #132]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4013      	ands	r3, r2
 8002c12:	4a20      	ldr	r2, [pc, #128]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c1c:	d10a      	bne.n	8002c34 <prvAddCurrentTaskToDelayedList+0x58>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d007      	beq.n	8002c34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c24:	4b1a      	ldr	r3, [pc, #104]	; (8002c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	481a      	ldr	r0, [pc, #104]	; (8002c98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002c2e:	f7ff fa96 	bl	800215e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002c32:	e026      	b.n	8002c82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4413      	add	r3, r2
 8002c3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c3c:	4b14      	ldr	r3, [pc, #80]	; (8002c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68ba      	ldr	r2, [r7, #8]
 8002c42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002c44:	68ba      	ldr	r2, [r7, #8]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d209      	bcs.n	8002c60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c4c:	4b13      	ldr	r3, [pc, #76]	; (8002c9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4b0f      	ldr	r3, [pc, #60]	; (8002c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	3304      	adds	r3, #4
 8002c56:	4619      	mov	r1, r3
 8002c58:	4610      	mov	r0, r2
 8002c5a:	f7ff faa3 	bl	80021a4 <vListInsert>
}
 8002c5e:	e010      	b.n	8002c82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c60:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	4610      	mov	r0, r2
 8002c6e:	f7ff fa99 	bl	80021a4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002c72:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d202      	bcs.n	8002c82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002c7c:	4a09      	ldr	r2, [pc, #36]	; (8002ca4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	6013      	str	r3, [r2, #0]
}
 8002c82:	bf00      	nop
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20000384 	.word	0x20000384
 8002c90:	20000280 	.word	0x20000280
 8002c94:	20000388 	.word	0x20000388
 8002c98:	2000036c 	.word	0x2000036c
 8002c9c:	2000033c 	.word	0x2000033c
 8002ca0:	20000338 	.word	0x20000338
 8002ca4:	200003a0 	.word	0x200003a0

08002ca8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	3b04      	subs	r3, #4
 8002cb8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002cc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	3b04      	subs	r3, #4
 8002cc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f023 0201 	bic.w	r2, r3, #1
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3b04      	subs	r3, #4
 8002cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002cd8:	4a08      	ldr	r2, [pc, #32]	; (8002cfc <pxPortInitialiseStack+0x54>)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	3b14      	subs	r3, #20
 8002ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	3b20      	subs	r3, #32
 8002cee:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr
 8002cfc:	08002d01 	.word	0x08002d01

08002d00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002d06:	2300      	movs	r3, #0
 8002d08:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002d0a:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <prvTaskExitError+0x54>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d12:	d00a      	beq.n	8002d2a <prvTaskExitError+0x2a>
	__asm volatile
 8002d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d18:	f383 8811 	msr	BASEPRI, r3
 8002d1c:	f3bf 8f6f 	isb	sy
 8002d20:	f3bf 8f4f 	dsb	sy
 8002d24:	60fb      	str	r3, [r7, #12]
}
 8002d26:	bf00      	nop
 8002d28:	e7fe      	b.n	8002d28 <prvTaskExitError+0x28>
	__asm volatile
 8002d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d2e:	f383 8811 	msr	BASEPRI, r3
 8002d32:	f3bf 8f6f 	isb	sy
 8002d36:	f3bf 8f4f 	dsb	sy
 8002d3a:	60bb      	str	r3, [r7, #8]
}
 8002d3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002d3e:	bf00      	nop
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0fc      	beq.n	8002d40 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002d46:	bf00      	nop
 8002d48:	bf00      	nop
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	2000000c 	.word	0x2000000c
	...

08002d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002d60:	4b07      	ldr	r3, [pc, #28]	; (8002d80 <pxCurrentTCBConst2>)
 8002d62:	6819      	ldr	r1, [r3, #0]
 8002d64:	6808      	ldr	r0, [r1, #0]
 8002d66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002d6a:	f380 8809 	msr	PSP, r0
 8002d6e:	f3bf 8f6f 	isb	sy
 8002d72:	f04f 0000 	mov.w	r0, #0
 8002d76:	f380 8811 	msr	BASEPRI, r0
 8002d7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8002d7e:	4770      	bx	lr

08002d80 <pxCurrentTCBConst2>:
 8002d80:	20000280 	.word	0x20000280
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop

08002d88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002d88:	4806      	ldr	r0, [pc, #24]	; (8002da4 <prvPortStartFirstTask+0x1c>)
 8002d8a:	6800      	ldr	r0, [r0, #0]
 8002d8c:	6800      	ldr	r0, [r0, #0]
 8002d8e:	f380 8808 	msr	MSP, r0
 8002d92:	b662      	cpsie	i
 8002d94:	b661      	cpsie	f
 8002d96:	f3bf 8f4f 	dsb	sy
 8002d9a:	f3bf 8f6f 	isb	sy
 8002d9e:	df00      	svc	0
 8002da0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002da2:	bf00      	nop
 8002da4:	e000ed08 	.word	0xe000ed08

08002da8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002dae:	4b32      	ldr	r3, [pc, #200]	; (8002e78 <xPortStartScheduler+0xd0>)
 8002db0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	22ff      	movs	r2, #255	; 0xff
 8002dbe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002dc8:	78fb      	ldrb	r3, [r7, #3]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002dd0:	b2da      	uxtb	r2, r3
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	; (8002e7c <xPortStartScheduler+0xd4>)
 8002dd4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002dd6:	4b2a      	ldr	r3, [pc, #168]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002dd8:	2207      	movs	r2, #7
 8002dda:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002ddc:	e009      	b.n	8002df2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8002dde:	4b28      	ldr	r3, [pc, #160]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	4a26      	ldr	r2, [pc, #152]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002de6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002de8:	78fb      	ldrb	r3, [r7, #3]
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002df2:	78fb      	ldrb	r3, [r7, #3]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfa:	2b80      	cmp	r3, #128	; 0x80
 8002dfc:	d0ef      	beq.n	8002dde <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002dfe:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f1c3 0307 	rsb	r3, r3, #7
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d00a      	beq.n	8002e20 <xPortStartScheduler+0x78>
	__asm volatile
 8002e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0e:	f383 8811 	msr	BASEPRI, r3
 8002e12:	f3bf 8f6f 	isb	sy
 8002e16:	f3bf 8f4f 	dsb	sy
 8002e1a:	60bb      	str	r3, [r7, #8]
}
 8002e1c:	bf00      	nop
 8002e1e:	e7fe      	b.n	8002e1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002e20:	4b17      	ldr	r3, [pc, #92]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	021b      	lsls	r3, r3, #8
 8002e26:	4a16      	ldr	r2, [pc, #88]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002e28:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002e2a:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e32:	4a13      	ldr	r2, [pc, #76]	; (8002e80 <xPortStartScheduler+0xd8>)
 8002e34:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002e3e:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <xPortStartScheduler+0xdc>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a10      	ldr	r2, [pc, #64]	; (8002e84 <xPortStartScheduler+0xdc>)
 8002e44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e48:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002e4a:	4b0e      	ldr	r3, [pc, #56]	; (8002e84 <xPortStartScheduler+0xdc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a0d      	ldr	r2, [pc, #52]	; (8002e84 <xPortStartScheduler+0xdc>)
 8002e50:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002e54:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002e56:	f000 f8b9 	bl	8002fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002e5a:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <xPortStartScheduler+0xe0>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002e60:	f7ff ff92 	bl	8002d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002e64:	f7ff fd86 	bl	8002974 <vTaskSwitchContext>
	prvTaskExitError();
 8002e68:	f7ff ff4a 	bl	8002d00 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	e000e400 	.word	0xe000e400
 8002e7c:	200003ac 	.word	0x200003ac
 8002e80:	200003b0 	.word	0x200003b0
 8002e84:	e000ed20 	.word	0xe000ed20
 8002e88:	2000000c 	.word	0x2000000c

08002e8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
	__asm volatile
 8002e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e96:	f383 8811 	msr	BASEPRI, r3
 8002e9a:	f3bf 8f6f 	isb	sy
 8002e9e:	f3bf 8f4f 	dsb	sy
 8002ea2:	607b      	str	r3, [r7, #4]
}
 8002ea4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002ea6:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <vPortEnterCritical+0x58>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	4a0d      	ldr	r2, [pc, #52]	; (8002ee4 <vPortEnterCritical+0x58>)
 8002eae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002eb0:	4b0c      	ldr	r3, [pc, #48]	; (8002ee4 <vPortEnterCritical+0x58>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d10f      	bne.n	8002ed8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002eb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ee8 <vPortEnterCritical+0x5c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00a      	beq.n	8002ed8 <vPortEnterCritical+0x4c>
	__asm volatile
 8002ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec6:	f383 8811 	msr	BASEPRI, r3
 8002eca:	f3bf 8f6f 	isb	sy
 8002ece:	f3bf 8f4f 	dsb	sy
 8002ed2:	603b      	str	r3, [r7, #0]
}
 8002ed4:	bf00      	nop
 8002ed6:	e7fe      	b.n	8002ed6 <vPortEnterCritical+0x4a>
	}
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	2000000c 	.word	0x2000000c
 8002ee8:	e000ed04 	.word	0xe000ed04

08002eec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002ef2:	4b11      	ldr	r3, [pc, #68]	; (8002f38 <vPortExitCritical+0x4c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10a      	bne.n	8002f10 <vPortExitCritical+0x24>
	__asm volatile
 8002efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002efe:	f383 8811 	msr	BASEPRI, r3
 8002f02:	f3bf 8f6f 	isb	sy
 8002f06:	f3bf 8f4f 	dsb	sy
 8002f0a:	607b      	str	r3, [r7, #4]
}
 8002f0c:	bf00      	nop
 8002f0e:	e7fe      	b.n	8002f0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002f10:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <vPortExitCritical+0x4c>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3b01      	subs	r3, #1
 8002f16:	4a08      	ldr	r2, [pc, #32]	; (8002f38 <vPortExitCritical+0x4c>)
 8002f18:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002f1a:	4b07      	ldr	r3, [pc, #28]	; (8002f38 <vPortExitCritical+0x4c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d105      	bne.n	8002f2e <vPortExitCritical+0x42>
 8002f22:	2300      	movs	r3, #0
 8002f24:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f2c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bc80      	pop	{r7}
 8002f36:	4770      	bx	lr
 8002f38:	2000000c 	.word	0x2000000c
 8002f3c:	00000000 	.word	0x00000000

08002f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002f40:	f3ef 8009 	mrs	r0, PSP
 8002f44:	f3bf 8f6f 	isb	sy
 8002f48:	4b0d      	ldr	r3, [pc, #52]	; (8002f80 <pxCurrentTCBConst>)
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002f50:	6010      	str	r0, [r2, #0]
 8002f52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002f56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002f5a:	f380 8811 	msr	BASEPRI, r0
 8002f5e:	f7ff fd09 	bl	8002974 <vTaskSwitchContext>
 8002f62:	f04f 0000 	mov.w	r0, #0
 8002f66:	f380 8811 	msr	BASEPRI, r0
 8002f6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002f6e:	6819      	ldr	r1, [r3, #0]
 8002f70:	6808      	ldr	r0, [r1, #0]
 8002f72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002f76:	f380 8809 	msr	PSP, r0
 8002f7a:	f3bf 8f6f 	isb	sy
 8002f7e:	4770      	bx	lr

08002f80 <pxCurrentTCBConst>:
 8002f80:	20000280 	.word	0x20000280
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002f84:	bf00      	nop
 8002f86:	bf00      	nop

08002f88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8002f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f92:	f383 8811 	msr	BASEPRI, r3
 8002f96:	f3bf 8f6f 	isb	sy
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	607b      	str	r3, [r7, #4]
}
 8002fa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002fa2:	f7ff fc29 	bl	80027f8 <xTaskIncrementTick>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d003      	beq.n	8002fb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002fac:	4b06      	ldr	r3, [pc, #24]	; (8002fc8 <SysTick_Handler+0x40>)
 8002fae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	f383 8811 	msr	BASEPRI, r3
}
 8002fbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002fc0:	bf00      	nop
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	e000ed04 	.word	0xe000ed04

08002fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002fd0:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <vPortSetupTimerInterrupt+0x30>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002fd6:	4b0a      	ldr	r3, [pc, #40]	; (8003000 <vPortSetupTimerInterrupt+0x34>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002fdc:	4b09      	ldr	r3, [pc, #36]	; (8003004 <vPortSetupTimerInterrupt+0x38>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a09      	ldr	r2, [pc, #36]	; (8003008 <vPortSetupTimerInterrupt+0x3c>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	099b      	lsrs	r3, r3, #6
 8002fe8:	4a08      	ldr	r2, [pc, #32]	; (800300c <vPortSetupTimerInterrupt+0x40>)
 8002fea:	3b01      	subs	r3, #1
 8002fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002fee:	4b03      	ldr	r3, [pc, #12]	; (8002ffc <vPortSetupTimerInterrupt+0x30>)
 8002ff0:	2207      	movs	r2, #7
 8002ff2:	601a      	str	r2, [r3, #0]
}
 8002ff4:	bf00      	nop
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr
 8002ffc:	e000e010 	.word	0xe000e010
 8003000:	e000e018 	.word	0xe000e018
 8003004:	20000000 	.word	0x20000000
 8003008:	10624dd3 	.word	0x10624dd3
 800300c:	e000e014 	.word	0xe000e014

08003010 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08a      	sub	sp, #40	; 0x28
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800301c:	f7ff fb42 	bl	80026a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003020:	4b58      	ldr	r3, [pc, #352]	; (8003184 <pvPortMalloc+0x174>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d101      	bne.n	800302c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003028:	f000 f910 	bl	800324c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800302c:	4b56      	ldr	r3, [pc, #344]	; (8003188 <pvPortMalloc+0x178>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	f040 808e 	bne.w	8003156 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d01d      	beq.n	800307c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003040:	2208      	movs	r2, #8
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4413      	add	r3, r2
 8003046:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	2b00      	cmp	r3, #0
 8003050:	d014      	beq.n	800307c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f023 0307 	bic.w	r3, r3, #7
 8003058:	3308      	adds	r3, #8
 800305a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	2b00      	cmp	r3, #0
 8003064:	d00a      	beq.n	800307c <pvPortMalloc+0x6c>
	__asm volatile
 8003066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800306a:	f383 8811 	msr	BASEPRI, r3
 800306e:	f3bf 8f6f 	isb	sy
 8003072:	f3bf 8f4f 	dsb	sy
 8003076:	617b      	str	r3, [r7, #20]
}
 8003078:	bf00      	nop
 800307a:	e7fe      	b.n	800307a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d069      	beq.n	8003156 <pvPortMalloc+0x146>
 8003082:	4b42      	ldr	r3, [pc, #264]	; (800318c <pvPortMalloc+0x17c>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	429a      	cmp	r2, r3
 800308a:	d864      	bhi.n	8003156 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800308c:	4b40      	ldr	r3, [pc, #256]	; (8003190 <pvPortMalloc+0x180>)
 800308e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003090:	4b3f      	ldr	r3, [pc, #252]	; (8003190 <pvPortMalloc+0x180>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003096:	e004      	b.n	80030a2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80030a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d903      	bls.n	80030b4 <pvPortMalloc+0xa4>
 80030ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1f1      	bne.n	8003098 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80030b4:	4b33      	ldr	r3, [pc, #204]	; (8003184 <pvPortMalloc+0x174>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d04b      	beq.n	8003156 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80030be:	6a3b      	ldr	r3, [r7, #32]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2208      	movs	r2, #8
 80030c4:	4413      	add	r3, r2
 80030c6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80030c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	1ad2      	subs	r2, r2, r3
 80030d8:	2308      	movs	r3, #8
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	429a      	cmp	r2, r3
 80030de:	d91f      	bls.n	8003120 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80030e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4413      	add	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	f003 0307 	and.w	r3, r3, #7
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00a      	beq.n	8003108 <pvPortMalloc+0xf8>
	__asm volatile
 80030f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f6:	f383 8811 	msr	BASEPRI, r3
 80030fa:	f3bf 8f6f 	isb	sy
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	613b      	str	r3, [r7, #16]
}
 8003104:	bf00      	nop
 8003106:	e7fe      	b.n	8003106 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	1ad2      	subs	r2, r2, r3
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800311a:	69b8      	ldr	r0, [r7, #24]
 800311c:	f000 f8f8 	bl	8003310 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003120:	4b1a      	ldr	r3, [pc, #104]	; (800318c <pvPortMalloc+0x17c>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	4a18      	ldr	r2, [pc, #96]	; (800318c <pvPortMalloc+0x17c>)
 800312c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800312e:	4b17      	ldr	r3, [pc, #92]	; (800318c <pvPortMalloc+0x17c>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	4b18      	ldr	r3, [pc, #96]	; (8003194 <pvPortMalloc+0x184>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d203      	bcs.n	8003142 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800313a:	4b14      	ldr	r3, [pc, #80]	; (800318c <pvPortMalloc+0x17c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a15      	ldr	r2, [pc, #84]	; (8003194 <pvPortMalloc+0x184>)
 8003140:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003144:	685a      	ldr	r2, [r3, #4]
 8003146:	4b10      	ldr	r3, [pc, #64]	; (8003188 <pvPortMalloc+0x178>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	431a      	orrs	r2, r3
 800314c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003156:	f7ff fab3 	bl	80026c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00a      	beq.n	800317a <pvPortMalloc+0x16a>
	__asm volatile
 8003164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003168:	f383 8811 	msr	BASEPRI, r3
 800316c:	f3bf 8f6f 	isb	sy
 8003170:	f3bf 8f4f 	dsb	sy
 8003174:	60fb      	str	r3, [r7, #12]
}
 8003176:	bf00      	nop
 8003178:	e7fe      	b.n	8003178 <pvPortMalloc+0x168>
	return pvReturn;
 800317a:	69fb      	ldr	r3, [r7, #28]
}
 800317c:	4618      	mov	r0, r3
 800317e:	3728      	adds	r7, #40	; 0x28
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	200013bc 	.word	0x200013bc
 8003188:	200013c8 	.word	0x200013c8
 800318c:	200013c0 	.word	0x200013c0
 8003190:	200013b4 	.word	0x200013b4
 8003194:	200013c4 	.word	0x200013c4

08003198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d048      	beq.n	800323c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80031aa:	2308      	movs	r3, #8
 80031ac:	425b      	negs	r3, r3
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4413      	add	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	4b21      	ldr	r3, [pc, #132]	; (8003244 <vPortFree+0xac>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10a      	bne.n	80031dc <vPortFree+0x44>
	__asm volatile
 80031c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ca:	f383 8811 	msr	BASEPRI, r3
 80031ce:	f3bf 8f6f 	isb	sy
 80031d2:	f3bf 8f4f 	dsb	sy
 80031d6:	60fb      	str	r3, [r7, #12]
}
 80031d8:	bf00      	nop
 80031da:	e7fe      	b.n	80031da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00a      	beq.n	80031fa <vPortFree+0x62>
	__asm volatile
 80031e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e8:	f383 8811 	msr	BASEPRI, r3
 80031ec:	f3bf 8f6f 	isb	sy
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	60bb      	str	r3, [r7, #8]
}
 80031f6:	bf00      	nop
 80031f8:	e7fe      	b.n	80031f8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	4b11      	ldr	r3, [pc, #68]	; (8003244 <vPortFree+0xac>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4013      	ands	r3, r2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d019      	beq.n	800323c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d115      	bne.n	800323c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <vPortFree+0xac>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	43db      	mvns	r3, r3
 800321a:	401a      	ands	r2, r3
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003220:	f7ff fa40 	bl	80026a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	4b07      	ldr	r3, [pc, #28]	; (8003248 <vPortFree+0xb0>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4413      	add	r3, r2
 800322e:	4a06      	ldr	r2, [pc, #24]	; (8003248 <vPortFree+0xb0>)
 8003230:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003232:	6938      	ldr	r0, [r7, #16]
 8003234:	f000 f86c 	bl	8003310 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003238:	f7ff fa42 	bl	80026c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800323c:	bf00      	nop
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	200013c8 	.word	0x200013c8
 8003248:	200013c0 	.word	0x200013c0

0800324c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003252:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003256:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003258:	4b27      	ldr	r3, [pc, #156]	; (80032f8 <prvHeapInit+0xac>)
 800325a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00c      	beq.n	8003280 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3307      	adds	r3, #7
 800326a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f023 0307 	bic.w	r3, r3, #7
 8003272:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	4a1f      	ldr	r2, [pc, #124]	; (80032f8 <prvHeapInit+0xac>)
 800327c:	4413      	add	r3, r2
 800327e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003284:	4a1d      	ldr	r2, [pc, #116]	; (80032fc <prvHeapInit+0xb0>)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800328a:	4b1c      	ldr	r3, [pc, #112]	; (80032fc <prvHeapInit+0xb0>)
 800328c:	2200      	movs	r2, #0
 800328e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	4413      	add	r3, r2
 8003296:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003298:	2208      	movs	r2, #8
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	1a9b      	subs	r3, r3, r2
 800329e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f023 0307 	bic.w	r3, r3, #7
 80032a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	4a15      	ldr	r2, [pc, #84]	; (8003300 <prvHeapInit+0xb4>)
 80032ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80032ae:	4b14      	ldr	r3, [pc, #80]	; (8003300 <prvHeapInit+0xb4>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2200      	movs	r2, #0
 80032b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80032b6:	4b12      	ldr	r3, [pc, #72]	; (8003300 <prvHeapInit+0xb4>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2200      	movs	r2, #0
 80032bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	1ad2      	subs	r2, r2, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80032cc:	4b0c      	ldr	r3, [pc, #48]	; (8003300 <prvHeapInit+0xb4>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	4a0a      	ldr	r2, [pc, #40]	; (8003304 <prvHeapInit+0xb8>)
 80032da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	4a09      	ldr	r2, [pc, #36]	; (8003308 <prvHeapInit+0xbc>)
 80032e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80032e4:	4b09      	ldr	r3, [pc, #36]	; (800330c <prvHeapInit+0xc0>)
 80032e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80032ea:	601a      	str	r2, [r3, #0]
}
 80032ec:	bf00      	nop
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	200003b4 	.word	0x200003b4
 80032fc:	200013b4 	.word	0x200013b4
 8003300:	200013bc 	.word	0x200013bc
 8003304:	200013c4 	.word	0x200013c4
 8003308:	200013c0 	.word	0x200013c0
 800330c:	200013c8 	.word	0x200013c8

08003310 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003318:	4b27      	ldr	r3, [pc, #156]	; (80033b8 <prvInsertBlockIntoFreeList+0xa8>)
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	e002      	b.n	8003324 <prvInsertBlockIntoFreeList+0x14>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	429a      	cmp	r2, r3
 800332c:	d8f7      	bhi.n	800331e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	4413      	add	r3, r2
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	429a      	cmp	r2, r3
 800333e:	d108      	bne.n	8003352 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	441a      	add	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	441a      	add	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d118      	bne.n	8003398 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4b14      	ldr	r3, [pc, #80]	; (80033bc <prvInsertBlockIntoFreeList+0xac>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d00d      	beq.n	800338e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	441a      	add	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	e008      	b.n	80033a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800338e:	4b0b      	ldr	r3, [pc, #44]	; (80033bc <prvInsertBlockIntoFreeList+0xac>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	e003      	b.n	80033a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d002      	beq.n	80033ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80033ae:	bf00      	nop
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr
 80033b8:	200013b4 	.word	0x200013b4
 80033bc:	200013bc 	.word	0x200013bc

080033c0 <__libc_init_array>:
 80033c0:	b570      	push	{r4, r5, r6, lr}
 80033c2:	2600      	movs	r6, #0
 80033c4:	4d0c      	ldr	r5, [pc, #48]	; (80033f8 <__libc_init_array+0x38>)
 80033c6:	4c0d      	ldr	r4, [pc, #52]	; (80033fc <__libc_init_array+0x3c>)
 80033c8:	1b64      	subs	r4, r4, r5
 80033ca:	10a4      	asrs	r4, r4, #2
 80033cc:	42a6      	cmp	r6, r4
 80033ce:	d109      	bne.n	80033e4 <__libc_init_array+0x24>
 80033d0:	f000 f822 	bl	8003418 <_init>
 80033d4:	2600      	movs	r6, #0
 80033d6:	4d0a      	ldr	r5, [pc, #40]	; (8003400 <__libc_init_array+0x40>)
 80033d8:	4c0a      	ldr	r4, [pc, #40]	; (8003404 <__libc_init_array+0x44>)
 80033da:	1b64      	subs	r4, r4, r5
 80033dc:	10a4      	asrs	r4, r4, #2
 80033de:	42a6      	cmp	r6, r4
 80033e0:	d105      	bne.n	80033ee <__libc_init_array+0x2e>
 80033e2:	bd70      	pop	{r4, r5, r6, pc}
 80033e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80033e8:	4798      	blx	r3
 80033ea:	3601      	adds	r6, #1
 80033ec:	e7ee      	b.n	80033cc <__libc_init_array+0xc>
 80033ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80033f2:	4798      	blx	r3
 80033f4:	3601      	adds	r6, #1
 80033f6:	e7f2      	b.n	80033de <__libc_init_array+0x1e>
 80033f8:	0800351c 	.word	0x0800351c
 80033fc:	0800351c 	.word	0x0800351c
 8003400:	0800351c 	.word	0x0800351c
 8003404:	08003520 	.word	0x08003520

08003408 <memset>:
 8003408:	4603      	mov	r3, r0
 800340a:	4402      	add	r2, r0
 800340c:	4293      	cmp	r3, r2
 800340e:	d100      	bne.n	8003412 <memset+0xa>
 8003410:	4770      	bx	lr
 8003412:	f803 1b01 	strb.w	r1, [r3], #1
 8003416:	e7f9      	b.n	800340c <memset+0x4>

08003418 <_init>:
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341a:	bf00      	nop
 800341c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341e:	bc08      	pop	{r3}
 8003420:	469e      	mov	lr, r3
 8003422:	4770      	bx	lr

08003424 <_fini>:
 8003424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003426:	bf00      	nop
 8003428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800342a:	bc08      	pop	{r3}
 800342c:	469e      	mov	lr, r3
 800342e:	4770      	bx	lr
