
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002651    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000143    0.000075   18.070074 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008694    0.111375    0.188225   18.258299 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.111381    0.001011   18.259310 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004433    0.051961    0.096243   18.355553 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.051961    0.000128   18.355680 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.355680   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.147474    0.012818   30.173178 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.055044    0.114047    0.286192   30.459370 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.114156    0.002899   30.462269 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.362270   clock uncertainty
                                  0.000000   30.362270   clock reconvergence pessimism
                                  0.483947   30.846216   library recovery time
                                             30.846216   data required time
---------------------------------------------------------------------------------------------
                                             30.846216   data required time
                                            -18.355680   data arrival time
---------------------------------------------------------------------------------------------
                                             12.490537   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003231    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840146    0.000076   10.180077 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002222    0.101825    1.539732   11.719809 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.101825    0.000110   11.719918 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005128    0.129404    1.232333   12.952252 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.129404    0.000393   12.952644 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016610    0.069739    0.310196   13.262841 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.069805    0.002021   13.264862 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084376    0.779094    1.821898   15.086761 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.779984    0.024794   15.111555 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             15.111555   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.784792   29.658077   library setup time
                                             29.658077   data required time
---------------------------------------------------------------------------------------------
                                             29.658077   data required time
                                            -15.111555   data arrival time
---------------------------------------------------------------------------------------------
                                             14.546523   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003446    0.840000    0.000000   10.180000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840158    0.000083   10.180083 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002341    0.102901    1.541835   11.721918 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.102901    0.000152   11.722070 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002403    0.102571    1.188718   12.910788 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.102571    0.000115   12.910903 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020749    0.079619    0.307287   13.218189 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.079746    0.002959   13.221148 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084785    0.782839    1.827217   15.048365 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.783928    0.027260   15.075624 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             15.075624   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.785782   29.657089   library setup time
                                             29.657089   data required time
---------------------------------------------------------------------------------------------
                                             29.657089   data required time
                                            -15.075624   data arrival time
---------------------------------------------------------------------------------------------
                                             14.581464   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003990    0.840000    0.000000   10.180000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840193    0.000101   10.180101 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002397    0.103351    1.542834   11.722936 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.103351    0.000155   11.723091 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002680    0.104616    1.193849   12.916940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.104616    0.000203   12.917143 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.020638    0.079243    0.308257   13.225400 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.079353    0.002749   13.228148 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080110    0.743846    1.795391   15.023540 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.744948    0.026652   15.050193 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             15.050193   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.775998   29.666872   library setup time
                                             29.666872   data required time
---------------------------------------------------------------------------------------------
                                             29.666872   data required time
                                            -15.050193   data arrival time
---------------------------------------------------------------------------------------------
                                             14.616680   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003582    0.840000    0.000000   10.180000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840151    0.000079   10.180079 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003207    0.109415    1.557117   11.737196 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.109415    0.000190   11.737387 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002736    0.105089    1.197955   12.935341 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.105089    0.000186   12.935527 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019844    0.097174    0.316583   13.252110 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.097251    0.002614   13.254724 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.068003    0.642371    1.727679   14.982404 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.642996    0.019018   15.001421 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             15.001421   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.750408   29.692463   library setup time
                                             29.692463   data required time
---------------------------------------------------------------------------------------------
                                             29.692463   data required time
                                            -15.001421   data arrival time
---------------------------------------------------------------------------------------------
                                             14.691042   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002999    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840168    0.000088   10.180088 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003171    0.109105    1.556490   11.736578 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.109105    0.000187   11.736765 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003874    0.116905    1.218020   12.954785 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.116905    0.000245   12.955030 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040988    0.161227    0.378042   13.333073 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.162050    0.009130   13.342202 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051812    0.507622    1.653733   14.995935 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.507868    0.010910   15.006846 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             15.006846   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.716491   29.726381   library setup time
                                             29.726381   data required time
---------------------------------------------------------------------------------------------
                                             29.726381   data required time
                                            -15.006846   data arrival time
---------------------------------------------------------------------------------------------
                                             14.719535   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004527    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840197    0.000103   10.180103 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003146    0.108891    1.556058   11.736161 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.108891    0.000188   11.736349 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006171    0.139223    1.248458   12.984807 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.139223    0.000342   12.985149 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035281    0.143005    0.374905   13.360055 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.143619    0.007244   13.367299 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048063    0.476506    1.619624   14.986922 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.476735    0.010230   14.997152 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             14.997152   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.706664   29.736208   library setup time
                                             29.736208   data required time
---------------------------------------------------------------------------------------------
                                             29.736208   data required time
                                            -14.997152   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739055   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002979    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840167    0.000088   10.180088 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003448    0.111696    1.561364   11.741452 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.111696    0.000204   11.741657 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003886    0.117085    1.219553   12.961210 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.117085    0.000245   12.961455 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041467    0.162746    0.379490   13.340945 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.163540    0.009017   13.349962 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048751    0.482203    1.634347   14.984309 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.482410    0.009820   14.994129 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             14.994129   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.708579   29.734291   library setup time
                                             29.734291   data required time
---------------------------------------------------------------------------------------------
                                             29.734291   data required time
                                            -14.994129   data arrival time
---------------------------------------------------------------------------------------------
                                             14.740162   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002696    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840137    0.000072   10.180072 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003920    0.117243    1.569663   11.749735 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.117243    0.000235   11.749970 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003579    0.113313    1.216910   12.966881 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.114797    0.000282   12.967163 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042326    0.165489    0.380689   13.347852 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.166290    0.009194   13.357046 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046678    0.464961    1.622641   14.979688 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.465108    0.008283   14.987970 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             14.987970   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.702740   29.740131   library setup time
                                             29.740131   data required time
---------------------------------------------------------------------------------------------
                                             29.740131   data required time
                                            -14.987970   data arrival time
---------------------------------------------------------------------------------------------
                                             14.752161   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003394    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840153    0.000081   10.180081 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002971    0.107441    1.552940   11.733021 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.107441    0.000203   11.733224 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004136    0.120504    1.221816   12.955040 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.120504    0.000263   12.955303 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032444    0.100043    0.339131   13.294434 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.100876    0.006839   13.301272 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054779    0.532333    1.641690   14.942963 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.532677    0.013038   14.956001 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             14.956001   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.722718   29.720152   library setup time
                                             29.720152   data required time
---------------------------------------------------------------------------------------------
                                             29.720152   data required time
                                            -14.956001   data arrival time
---------------------------------------------------------------------------------------------
                                             14.764152   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003331    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840146    0.000076   10.180077 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002946    0.107232    1.552502   11.732579 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.107232    0.000197   11.732776 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002248    0.101273    1.188181   12.920958 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.101273    0.000108   12.921065 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042134    0.164825    0.373769   13.294835 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.165542    0.008648   13.303483 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049440    0.487835    1.640643   14.944126 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.488029    0.009639   14.953765 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             14.953765   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.710476   29.732395   library setup time
                                             29.732395   data required time
---------------------------------------------------------------------------------------------
                                             29.732395   data required time
                                            -14.953765   data arrival time
---------------------------------------------------------------------------------------------
                                             14.778630   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003329    0.840000    0.000000   10.180000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840194    0.000102   10.180102 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.097603    1.531524   11.711627 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.097603    0.000130   11.711757 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002547    0.103573    1.188566   12.900322 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.103573    0.000179   12.900501 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019575    0.096294    0.314847   13.215348 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.096376    0.002665   13.218014 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062478    0.596357    1.690671   14.908685 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.596818    0.015813   14.924498 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             14.924498   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.738817   29.704054   library setup time
                                             29.704054   data required time
---------------------------------------------------------------------------------------------
                                             29.704054   data required time
                                            -14.924498   data arrival time
---------------------------------------------------------------------------------------------
                                             14.779555   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002523    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840132    0.000069   10.180070 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002499    0.104001    1.544616   11.724686 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.104001    0.000162   11.724847 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002552    0.103636    1.191914   12.916761 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.103636    0.000182   12.916944 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038031    0.151749    0.364126   13.281069 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.152486    0.008315   13.289384 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050885    0.499934    1.642658   14.932042 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.500185    0.010937   14.942979 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             14.942979   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.714562   29.728308   library setup time
                                             29.728308   data required time
---------------------------------------------------------------------------------------------
                                             29.728308   data required time
                                            -14.942979   data arrival time
---------------------------------------------------------------------------------------------
                                             14.785329   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003807    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840178    0.000093   10.180094 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002164    0.101314    1.538724   11.718818 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101314    0.000163   11.718980 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002440    0.102810    1.188550   12.907530 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.102810    0.000179   12.907708 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016608    0.086278    0.304662   13.212370 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.086333    0.002109   13.214478 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060950    0.583545    1.676243   14.890722 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.583923    0.014261   14.904983 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             14.904983   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.735580   29.707291   library setup time
                                             29.707291   data required time
---------------------------------------------------------------------------------------------
                                             29.707291   data required time
                                            -14.904983   data arrival time
---------------------------------------------------------------------------------------------
                                             14.802307   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002969    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840157    0.000083   10.180083 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001609    0.096256    1.528932   11.709015 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.096256    0.000077   11.709092 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002723    0.104917    1.190982   12.900074 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.104917    0.000210   12.900284 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039191    0.155284    0.368707   13.268991 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.155862    0.007312   13.276303 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050088    0.493316    1.639123   14.915425 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.493545    0.010395   14.925821 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             14.925821   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.712337   29.730534   library setup time
                                             29.730534   data required time
---------------------------------------------------------------------------------------------
                                             29.730534   data required time
                                            -14.925821   data arrival time
---------------------------------------------------------------------------------------------
                                             14.804712   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004319    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840205    0.000107   10.180108 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003055    0.108126    1.554437   11.734545 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.108126    0.000220   11.734765 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002253    0.101323    1.188724   12.923489 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.101323    0.000109   12.923597 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037559    0.150102    0.362708   13.286305 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.150646    0.006966   13.293272 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048561    0.480584    1.627103   14.920375 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.480766    0.009249   14.929625 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             14.929625   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.708024   29.734846   library setup time
                                             29.734846   data required time
---------------------------------------------------------------------------------------------
                                             29.734846   data required time
                                            -14.929625   data arrival time
---------------------------------------------------------------------------------------------
                                             14.805223   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002886    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840159    0.000083   10.180083 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001998    0.099808    1.535793   11.715877 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099808    0.000139   11.716016 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003294    0.110013    1.202969   12.918985 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.110013    0.000218   12.919203 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015861    0.083821    0.305708   13.224912 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.083878    0.002101   13.227013 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058395    0.562269    1.658164   14.885177 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.562599    0.013163   14.898340 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             14.898340   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.730228   29.712643   library setup time
                                             29.712643   data required time
---------------------------------------------------------------------------------------------
                                             29.712643   data required time
                                            -14.898340   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814302   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003085    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840167    0.000088   10.180088 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002620    0.104807    1.546763   11.726851 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.104807    0.000178   11.727029 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002164    0.100455    1.185447   12.912476 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.100455    0.000105   12.912580 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041264    0.162053    0.370926   13.283507 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.162821    0.008832   13.292339 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046177    0.460870    1.616978   14.909317 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.461051    0.009038   14.918355 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             14.918355   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.701371   29.741501   library setup time
                                             29.741501   data required time
---------------------------------------------------------------------------------------------
                                             29.741501   data required time
                                            -14.918355   data arrival time
---------------------------------------------------------------------------------------------
                                             14.823146   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003761    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840177    0.000093   10.180094 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.100502    1.537144   11.717237 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.100502    0.000152   11.717389 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.103582    1.190012   12.907401 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.103582    0.000125   12.907526 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.032995    0.101182    0.331372   13.238898 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.102107    0.007319   13.246218 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053484    0.521604    1.633421   14.879640 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.521955    0.013022   14.892662 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             14.892662   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.720027   29.722843   library setup time
                                             29.722843   data required time
---------------------------------------------------------------------------------------------
                                             29.722843   data required time
                                            -14.892662   data arrival time
---------------------------------------------------------------------------------------------
                                             14.830182   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003353    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840179    0.000094   10.180095 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002197    0.101607    1.539302   11.719397 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.101607    0.000158   11.719555 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.102885    1.188886   12.908441 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.102885    0.000177   12.908618 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039624    0.156790    0.367965   13.276583 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.157559    0.008614   13.285196 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046076    0.460074    1.613070   14.898266 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.460321    0.010365   14.908631 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             14.908631   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.701124   29.741745   library setup time
                                             29.741745   data required time
---------------------------------------------------------------------------------------------
                                             29.741745   data required time
                                            -14.908631   data arrival time
---------------------------------------------------------------------------------------------
                                             14.833115   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002363    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840124    0.000066   10.180066 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.100972    1.538037   11.718103 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.100972    0.000159   11.718263 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002997    0.107253    1.198264   12.916526 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.107253    0.000213   12.916739 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.038114    0.111346    0.341529   13.258267 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.112375    0.008311   13.266579 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049834    0.491252    1.615018   14.881596 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.491535    0.011463   14.893059 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             14.893059   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.711659   29.731213   library setup time
                                             29.731213   data required time
---------------------------------------------------------------------------------------------
                                             29.731213   data required time
                                            -14.893059   data arrival time
---------------------------------------------------------------------------------------------
                                             14.838153   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003153    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840142    0.000075   10.180075 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001745    0.097503    1.531311   11.711386 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.097503    0.000128   11.711514 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002495    0.103191    1.187582   12.899096 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.103191    0.000193   12.899289 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017181    0.088215    0.306686   13.205976 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.088278    0.002261   13.208237 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057512    0.555113    1.652821   14.861057 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.555555    0.014943   14.876000 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             14.876000   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.728460   29.714409   library setup time
                                             29.714409   data required time
---------------------------------------------------------------------------------------------
                                             29.714409   data required time
                                            -14.876000   data arrival time
---------------------------------------------------------------------------------------------
                                             14.838409   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003512    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840165    0.000086   10.180086 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002094    0.100676    1.537480   11.717566 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.100676    0.000152   11.717718 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002399    0.102535    1.187508   12.905226 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.102535    0.000116   12.905342 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.035324    0.105793    0.334756   13.240098 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.106674    0.007397   13.247495 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051109    0.501788    1.620899   14.868394 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.502074    0.011676   14.880070 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             14.880070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.715037   29.727833   library setup time
                                             29.727833   data required time
---------------------------------------------------------------------------------------------
                                             29.727833   data required time
                                            -14.880070   data arrival time
---------------------------------------------------------------------------------------------
                                             14.847763   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004556    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840212    0.000112   10.180112 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001634    0.096486    1.529394   11.709507 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.096486    0.000080   11.709586 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003059    0.107786    1.197080   12.906667 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.107786    0.000222   12.906888 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013871    0.077235    0.298267   13.205155 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.077256    0.001276   13.206432 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057033    0.552909    1.646662   14.853093 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.553132    0.010942   14.864036 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             14.864036   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.727852   29.715019   library setup time
                                             29.715019   data required time
---------------------------------------------------------------------------------------------
                                             29.715019   data required time
                                            -14.864036   data arrival time
---------------------------------------------------------------------------------------------
                                             14.850983   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003213    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840143    0.000075   10.180076 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001772    0.097752    1.531793   11.711868 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.097752    0.000130   11.711998 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002500    0.103225    1.187792   12.899790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.103225    0.000193   12.899982 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018292    0.091869    0.310613   13.210596 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.091927    0.002227   13.212822 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055375    0.537214    1.641931   14.854753 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.537514    0.012262   14.867016 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             14.867016   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.723932   29.718939   library setup time
                                             29.718939   data required time
---------------------------------------------------------------------------------------------
                                             29.718939   data required time
                                            -14.867016   data arrival time
---------------------------------------------------------------------------------------------
                                             14.851924   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002857    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840150    0.000078   10.180079 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002086    0.100597    1.537353   11.717431 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.100597    0.000090   11.717521 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003295    0.110026    1.203357   12.920878 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.110026    0.000244   12.921123 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.040627    0.116522    0.346756   13.267879 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.117661    0.009565   13.277444 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046120    0.460429    1.593397   14.870841 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.460688    0.010696   14.881537 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             14.881537   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.701248   29.741621   library setup time
                                             29.741621   data required time
---------------------------------------------------------------------------------------------
                                             29.741621   data required time
                                            -14.881537   data arrival time
---------------------------------------------------------------------------------------------
                                             14.860085   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003458    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840165    0.000086   10.180086 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001613    0.096292    1.529003   11.709089 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.096292    0.000078   11.709167 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002209    0.100872    1.181903   12.891070 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.100872    0.000108   12.891178 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016477    0.085789    0.303402   13.194580 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.085837    0.001955   13.196535 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056220    0.544218    1.644313   14.840848 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.544615    0.014115   14.854963 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             14.854963   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.725714   29.717155   library setup time
                                             29.717155   data required time
---------------------------------------------------------------------------------------------
                                             29.717155   data required time
                                            -14.854963   data arrival time
---------------------------------------------------------------------------------------------
                                             14.862193   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004019    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840184    0.000097   10.180097 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002155    0.101229    1.538564   11.718661 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.101229    0.000158   11.718819 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002930    0.106678    1.197217   12.916036 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.106678    0.000215   12.916250 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038322    0.111734    0.341754   13.258005 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.112710    0.008098   13.266103 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047011    0.467757    1.597880   14.863982 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.467932    0.008965   14.872948 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             14.872948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.703693   29.739178   library setup time
                                             29.739178   data required time
---------------------------------------------------------------------------------------------
                                             29.739178   data required time
                                            -14.872948   data arrival time
---------------------------------------------------------------------------------------------
                                             14.866230   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003009    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840162    0.000085   10.180085 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003642    0.113884    1.564774   11.744860 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.113884    0.000235   11.745095 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004312    0.123303    1.228247   12.973342 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.123303    0.000285   12.973627 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.012440    0.082518    0.308981   13.282608 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.082531    0.001100   13.283709 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044145    0.444139    1.563341   14.847050 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.444274    0.007777   14.854826 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             14.854826   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.695708   29.747162   library setup time
                                             29.747162   data required time
---------------------------------------------------------------------------------------------
                                             29.747162   data required time
                                            -14.854826   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892336   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002346    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840120    0.000063   10.180063 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003132    0.108771    1.555769   11.735832 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.108771    0.000209   11.736041 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002998    0.107316    1.202287   12.938328 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.107316    0.000204   12.938533 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013477    0.075944    0.296801   13.235333 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.075960    0.001127   13.236461 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046879    0.466726    1.578319   14.814779 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.466888    0.008645   14.823423 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             14.823423   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.703341   29.739529   library setup time
                                             29.739529   data required time
---------------------------------------------------------------------------------------------
                                             29.739529   data required time
                                            -14.823423   data arrival time
---------------------------------------------------------------------------------------------
                                             14.916104   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003051    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840165    0.000087   10.180087 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002259    0.102167    1.540403   11.720490 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102167    0.000147   11.720638 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002831    0.105837    1.195949   12.916587 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.105837    0.000179   12.916767 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013639    0.087611    0.305329   13.222095 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.087624    0.001156   13.223252 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043799    0.441299    1.563172   14.786424 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.441473    0.008663   14.795088 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             14.795088   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.694763   29.748108   library setup time
                                             29.748108   data required time
---------------------------------------------------------------------------------------------
                                             29.748108   data required time
                                            -14.795088   data arrival time
---------------------------------------------------------------------------------------------
                                             14.953021   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003100    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840181    0.000095   10.180096 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001986    0.099695    1.535581   11.715676 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099695    0.000138   11.715815 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002082    0.099658    1.181386   12.897201 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.099658    0.000102   12.897303 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012380    0.082211    0.296834   13.194136 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.082221    0.000971   13.195107 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038538    0.400872    1.525277   14.720384 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.400946    0.005700   14.726084 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             14.726084   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.681085   29.761786   library setup time
                                             29.761786   data required time
---------------------------------------------------------------------------------------------
                                             29.761786   data required time
                                            -14.726084   data arrival time
---------------------------------------------------------------------------------------------
                                             15.035701   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003543    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840164    0.000086   10.180086 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001971    0.099565    1.535316   11.715403 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.099565    0.000144   11.715547 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.096468    1.175450   12.890996 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.096468    0.000085   12.891082 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.012207    0.081438    0.294540   13.185621 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.081447    0.000933   13.186554 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.034489    0.380214    1.491293   14.677847 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.380277    0.004983   14.682830 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             14.682830   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.674109   29.768761   library setup time
                                             29.768761   data required time
---------------------------------------------------------------------------------------------
                                             29.768761   data required time
                                            -14.682830   data arrival time
---------------------------------------------------------------------------------------------
                                             15.085931   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004408    0.920000    0.000000    9.460000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920216    0.000114    9.460114 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005855    0.134505    1.627043   11.087157 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.134505    0.000404   11.087562 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004340    0.124028    1.239259   12.326820 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.124028    0.000336   12.327156 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018798    0.074951    0.312903   12.640059 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.075063    0.002706   12.642764 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.086658    0.803609    1.834867   14.477632 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.804843    0.029253   14.506885 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             14.506885   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.582527   29.860342   library setup time
                                             29.860342   data required time
---------------------------------------------------------------------------------------------
                                             29.860342   data required time
                                            -14.506885   data arrival time
---------------------------------------------------------------------------------------------
                                             15.353457   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002829    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920150    0.000079    9.460079 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001740    0.097371    1.562863   11.022942 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.097371    0.000129   11.023070 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003435    0.113007    1.204195   12.227265 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.113007    0.000255   12.227521 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019064    0.075450    0.308413   12.535933 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.075531    0.002329   12.538262 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.077409    0.721041    1.777337   14.315599 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.721899    0.023395   14.338994 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             14.338994   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.564544   29.878326   library setup time
                                             29.878326   data required time
---------------------------------------------------------------------------------------------
                                             29.878326   data required time
                                            -14.338994   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539332   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004282    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920211    0.000111    9.460112 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002471    0.103721    1.575763   11.035873 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.103721    0.000187   11.036060 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003439    0.113104    1.207520   12.243581 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.113104    0.000250   12.243831 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.065937    0.165936    0.395147   12.638977 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.166242    0.006558   12.645535 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048008    0.475959    1.631740   14.277276 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.476096    0.008109   14.285385 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             14.285385   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.509681   29.933187   library setup time
                                             29.933187   data required time
---------------------------------------------------------------------------------------------
                                             29.933187   data required time
                                            -14.285385   data arrival time
---------------------------------------------------------------------------------------------
                                             15.647803   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004607    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920195    0.000102    9.460102 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003522    0.112460    1.594316   11.054419 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.112460    0.000220   11.054639 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002987    0.107242    1.203966   12.258604 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.107242    0.000215   12.258820 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.058273    0.152341    0.374699   12.633518 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.154217    0.014251   12.647769 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047876    0.474870    1.624817   14.272586 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.475001    0.007947   14.280533 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             14.280533   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.509372   29.933500   library setup time
                                             29.933500   data required time
---------------------------------------------------------------------------------------------
                                             29.933500   data required time
                                            -14.280533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652967   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003315    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920153    0.000081    9.460081 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.106390    1.582429   11.042510 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.106390    0.000173   11.042684 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003060    0.107856    1.202159   12.244843 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.107856    0.000218   12.245060 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.064024    0.164584    0.384952   12.630013 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.166239    0.013562   12.643575 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044243    0.444812    1.606466   14.250041 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.444937    0.007531   14.257571 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             14.257571   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.500876   29.941994   library setup time
                                             29.941994   data required time
---------------------------------------------------------------------------------------------
                                             29.941994   data required time
                                            -14.257571   data arrival time
---------------------------------------------------------------------------------------------
                                             15.684423   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003679    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920170    0.000090    9.460090 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001795    0.097869    1.563832   11.023922 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.097869    0.000132   11.024054 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003206    0.109155    1.200401   12.224455 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.109155    0.000226   12.224680 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.053214    0.141888    0.367324   12.592004 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.143610    0.012715   12.604719 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048529    0.480291    1.623756   14.228476 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.480454    0.008789   14.237265 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             14.237265   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.510913   29.931959   library setup time
                                             29.931959   data required time
---------------------------------------------------------------------------------------------
                                             29.931959   data required time
                                            -14.237265   data arrival time
---------------------------------------------------------------------------------------------
                                             15.694693   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002930    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920152    0.000080    9.460080 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002773    0.105816    1.581081   11.041162 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.105816    0.000176   11.041337 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003025    0.107544    1.201251   12.242588 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.107544    0.000217   12.242805 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.049173    0.133753    0.359389   12.602194 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.135413    0.012054   12.614247 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046748    0.465560    1.607742   14.221991 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.465684    0.007683   14.229673 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             14.229673   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.506739   29.936132   library setup time
                                             29.936132   data required time
---------------------------------------------------------------------------------------------
                                             29.936132   data required time
                                            -14.229673   data arrival time
---------------------------------------------------------------------------------------------
                                             15.706459   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003693    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920163    0.000085    9.460086 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.097484    1.563086   11.023171 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.097484    0.000131   11.023302 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003427    0.112915    1.204106   12.227407 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.112915    0.000255   12.227663 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.049337    0.133854    0.363387   12.591049 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.135116    0.010427   12.601477 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047519    0.472021    1.611675   14.213152 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.472252    0.010196   14.223349 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             14.223349   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.508595   29.934275   library setup time
                                             29.934275   data required time
---------------------------------------------------------------------------------------------
                                             29.934275   data required time
                                            -14.223349   data arrival time
---------------------------------------------------------------------------------------------
                                             15.710926   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003125    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920180    0.000094    9.460094 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001899    0.098819    1.565677   11.025771 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.098819    0.000139   11.025909 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002747    0.105126    1.192729   12.218638 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.105126    0.000203   12.218842 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046725    0.128362    0.355996   12.574838 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.129529    0.009726   12.584563 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046416    0.462822    1.602499   14.187061 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.462950    0.007768   14.194830 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             14.194830   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.505966   29.936903   library setup time
                                             29.936903   data required time
---------------------------------------------------------------------------------------------
                                             29.936903   data required time
                                            -14.194830   data arrival time
---------------------------------------------------------------------------------------------
                                             15.742075   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003688    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920175    0.000091    9.460092 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.097895    1.563887   11.023978 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.097895    0.000130   11.024108 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002721    0.104914    1.191794   12.215902 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.104914    0.000206   12.216108 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.044086    0.123363    0.350092   12.566200 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.124771    0.010528   12.576729 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045941    0.458900    1.596923   14.173651 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.459022    0.007580   14.181231 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             14.181231   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.504856   29.938015   library setup time
                                             29.938015   data required time
---------------------------------------------------------------------------------------------
                                             29.938015   data required time
                                            -14.181231   data arrival time
---------------------------------------------------------------------------------------------
                                             15.756784   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084248    0.056926    2.486004    9.042860 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.079055    0.030698    9.073558 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191248    0.342945    0.404405    9.477963 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.343294    0.009538    9.487502 ^ wbs_dat_o[30] (out)
                                              9.487502   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.487502   data arrival time
---------------------------------------------------------------------------------------------
                                             16.442495   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.080985    0.056086    2.485706    9.042562 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.075784    0.029497    9.072060 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.342571    0.402743    9.474803 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.342907    0.009353    9.484155 ^ wbs_dat_o[31] (out)
                                              9.484155   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.484155   data arrival time
---------------------------------------------------------------------------------------------
                                             16.445843   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081975    0.062608    2.487723    9.044580 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.076479    0.027018    9.071598 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190901    0.342269    0.403090    9.474688 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.342585    0.009066    9.483753 ^ wbs_dat_o[2] (out)
                                              9.483753   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.483753   data arrival time
---------------------------------------------------------------------------------------------
                                             16.446243   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074078    0.057642    2.485337    9.042193 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.067793    0.025848    9.068041 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191310    0.343033    0.398988    9.467029 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.343396    0.009728    9.476756 ^ wbs_dat_o[28] (out)
                                              9.476756   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.476756   data arrival time
---------------------------------------------------------------------------------------------
                                             16.453243   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076962    0.061452    2.487639    9.044496 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.069745    0.021064    9.065559 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.342739    0.400265    9.465824 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.343055    0.009076    9.474900 ^ wbs_dat_o[3] (out)
                                              9.474900   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.474900   data arrival time
---------------------------------------------------------------------------------------------
                                             16.455097   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075401    0.060296    2.485951    9.042808 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.068913    0.023022    9.065830 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.342540    0.399718    9.465548 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.342856    0.009074    9.474622 ^ wbs_dat_o[22] (out)
                                              9.474622   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.474622   data arrival time
---------------------------------------------------------------------------------------------
                                             16.455378   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070215    0.058955    2.485372    9.042228 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.065052    0.021440    9.063667 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.342049    0.397822    9.461490 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.342348    0.008817    9.470306 ^ wbs_dat_o[19] (out)
                                              9.470306   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.470306   data arrival time
---------------------------------------------------------------------------------------------
                                             16.459690   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071244    0.059107    2.485561    9.042417 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.066572    0.019993    9.062409 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191066    0.342499    0.398583    9.460992 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.342815    0.009073    9.470065 ^ wbs_dat_o[18] (out)
                                              9.470065   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.470065   data arrival time
---------------------------------------------------------------------------------------------
                                             16.459932   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072406    0.059725    2.486284    9.043140 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.066389    0.018829    9.061970 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.342581    0.398556    9.460526 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.342898    0.009075    9.469602 ^ wbs_dat_o[16] (out)
                                              9.469602   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.469602   data arrival time
---------------------------------------------------------------------------------------------
                                             16.460398   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.088592    0.064256    2.495285    9.052140 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.068759    0.008636    9.060777 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.341362    0.399467    9.460243 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.341629    0.008332    9.468575 ^ wbs_dat_o[1] (out)
                                              9.468575   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.468575   data arrival time
---------------------------------------------------------------------------------------------
                                             16.461422   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064500    0.056871    2.484139    9.040995 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.062221    0.018554    9.059549 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192384    0.344812    0.397131    9.456680 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.345234    0.010497    9.467177 ^ wbs_dat_o[24] (out)
                                              9.467177   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.467177   data arrival time
---------------------------------------------------------------------------------------------
                                             16.462820   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084606    0.062515    2.494037    9.050893 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.062550    0.008614    9.059507 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.343239    0.396740    9.456247 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.343596    0.009647    9.465895 ^ wbs_dat_o[0] (out)
                                              9.465895   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.465895   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464104   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068308    0.058551    2.486242    9.043098 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.062964    0.016520    9.059618 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191218    0.342643    0.397063    9.456681 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.342960    0.009081    9.465762 ^ wbs_dat_o[4] (out)
                                              9.465762   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.465762   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464237   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066606    0.057874    2.485696    9.042552 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.061708    0.014599    9.057151 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.345839    0.400080    9.457231 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.346105    0.008337    9.465569 ^ wbs_dat_o[7] (out)
                                              9.465569   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.465569   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464430   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067054    0.057895    2.485046    9.041903 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.063090    0.018192    9.060094 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.341507    0.396814    9.456908 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.341781    0.008430    9.465338 ^ wbs_dat_o[5] (out)
                                              9.465338   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.465338   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464661   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062531    0.056137    2.483565    9.040421 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.060958    0.018106    9.058528 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191354    0.342912    0.396044    9.454572 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.343252    0.009410    9.463982 ^ wbs_dat_o[17] (out)
                                              9.463982   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.463982   data arrival time
---------------------------------------------------------------------------------------------
                                             16.466017   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059110    0.054866    2.483481    9.040337 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.057362    0.017399    9.057736 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191174    0.342693    0.394122    9.451859 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.343029    0.009362    9.461221 ^ wbs_dat_o[29] (out)
                                              9.461221   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.461221   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468779   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062001    0.056174    2.484421    9.041277 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.058985    0.014467    9.055744 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191355    0.343002    0.395114    9.450858 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.343339    0.009374    9.460232 ^ wbs_dat_o[6] (out)
                                              9.460232   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.460232   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469767   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.077711    0.059553    2.491609    9.048466 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.059574    0.008034    9.056499 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.341511    0.395159    9.451658 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.341784    0.008428    9.460086 ^ wbs_dat_o[23] (out)
                                              9.460086   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.460086   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469912   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059894    0.055187    2.483143    9.039999 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.057763    0.016123    9.056123 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191181    0.342706    0.394330    9.450452 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.343042    0.009358    9.459810 ^ wbs_dat_o[25] (out)
                                              9.459810   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.459810   data arrival time
---------------------------------------------------------------------------------------------
                                             16.470190   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075001    0.057929    2.490693    9.047548 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.057938    0.008034    9.055582 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.342513    0.394400    9.449983 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.342838    0.009202    9.459184 ^ wbs_dat_o[27] (out)
                                              9.459184   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.459184   data arrival time
---------------------------------------------------------------------------------------------
                                             16.470814   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060645    0.055711    2.484141    9.040997 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.057990    0.014206    9.055202 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190761    0.341790    0.394451    9.449653 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.342076    0.008627    9.458280 ^ wbs_dat_o[8] (out)
                                              9.458280   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.458280   data arrival time
---------------------------------------------------------------------------------------------
                                             16.471718   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056661    0.053945    2.482181    9.039038 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.056905    0.015741    9.054778 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.342451    0.393980    9.448758 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.342767    0.009073    9.457831 ^ wbs_dat_o[20] (out)
                                              9.457831   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.457831   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472168   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071343    0.057026    2.489778    9.046634 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.057026    0.007045    9.053679 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191476    0.343285    0.393986    9.447665 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.343658    0.009858    9.457523 ^ wbs_dat_o[26] (out)
                                              9.457523   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.457523   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472475   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058583    0.055062    2.483912    9.040769 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.056586    0.013257    9.054026 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.342691    0.393997    9.448022 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.343008    0.009085    9.457108 ^ wbs_dat_o[10] (out)
                                              9.457108   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.457108   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472891   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072018    0.057354    2.489824    9.046680 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.057354    0.007105    9.053785 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.341729    0.394111    9.447897 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.342015    0.008622    9.456518 ^ wbs_dat_o[21] (out)
                                              9.456518   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.456518   data arrival time
---------------------------------------------------------------------------------------------
                                             16.473478   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053861    0.053195    2.482440    9.039296 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.054219    0.011967    9.051263 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191959    0.344135    0.393019    9.444283 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.344534    0.010194    9.454475 ^ wbs_dat_o[9] (out)
                                              9.454475   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.454475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.475521   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053664    0.053184    2.482618    9.039474 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.054105    0.011609    9.051084 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191372    0.342991    0.392888    9.443972 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.343322    0.009278    9.453249 ^ wbs_dat_o[11] (out)
                                              9.453249   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.453249   data arrival time
---------------------------------------------------------------------------------------------
                                             16.476749   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050753    0.051987    2.481555    9.038411 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.052898    0.011510    9.049921 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.341476    0.391909    9.441830 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.341749    0.008427    9.450257 ^ wbs_dat_o[12] (out)
                                              9.450257   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.450257   data arrival time
---------------------------------------------------------------------------------------------
                                             16.479742   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.042541    0.041236    2.479234    9.036090 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.049215    0.009082    9.045172 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.343214    0.390632    9.435804 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.343554    0.009410    9.445214 ^ wbs_dat_o[13] (out)
                                              9.445214   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.445214   data arrival time
---------------------------------------------------------------------------------------------
                                             16.484783   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.031976    0.043522    2.475998    9.032854 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.043522    0.006392    9.039246 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.342411    0.387629    9.426875 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.342728    0.009073    9.435947 ^ wbs_dat_o[14] (out)
                                              9.435947   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.435947   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494051   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.003013    6.137093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.396708    6.533802 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.023054    6.556856 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029796    0.043392    2.475505    9.032361 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.043392    0.004414    9.036776 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191180    0.342611    0.387604    9.424379 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.342937    0.009204    9.433583 ^ wbs_dat_o[15] (out)
                                              9.433583   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.433583   data arrival time
---------------------------------------------------------------------------------------------
                                             16.496416   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.204640    0.045401   12.010253 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                             12.010253   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.614878   29.827991   library setup time
                                             29.827991   data required time
---------------------------------------------------------------------------------------------
                                             29.827991   data required time
                                            -12.010253   data arrival time
---------------------------------------------------------------------------------------------
                                             17.817739   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.204461    0.045163   12.010015 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                             12.010015   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.614810   29.828058   library setup time
                                             29.828058   data required time
---------------------------------------------------------------------------------------------
                                             29.828058   data required time
                                            -12.010015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818045   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.204111    0.044695   12.009546 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                             12.009546   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.614677   29.828194   library setup time
                                             29.828194   data required time
---------------------------------------------------------------------------------------------
                                             29.828194   data required time
                                            -12.009546   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818647   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.203646    0.044071   12.008923 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                             12.008923   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.614501   29.828367   library setup time
                                             29.828367   data required time
---------------------------------------------------------------------------------------------
                                             29.828367   data required time
                                            -12.008923   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819447   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.202940    0.043111   12.007963 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                             12.007963   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.614233   29.828638   library setup time
                                             29.828638   data required time
---------------------------------------------------------------------------------------------
                                             29.828638   data required time
                                            -12.007963   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820675   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.202007    0.041823   12.006675 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                             12.006675   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.613880   29.828989   library setup time
                                             29.828989   data required time
---------------------------------------------------------------------------------------------
                                             29.828989   data required time
                                            -12.006675   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822315   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.201061    0.040496   12.005347 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                             12.005347   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.613521   29.829350   library setup time
                                             29.829350   data required time
---------------------------------------------------------------------------------------------
                                             29.829350   data required time
                                            -12.005347   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824001   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.212074    0.053534   11.997831 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                             11.997831   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.617695   29.825174   library setup time
                                             29.825174   data required time
---------------------------------------------------------------------------------------------
                                             29.825174   data required time
                                            -11.997831   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827343   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.211872    0.053293   11.997591 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                             11.997591   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.617618   29.825253   library setup time
                                             29.825253   data required time
---------------------------------------------------------------------------------------------
                                             29.825253   data required time
                                            -11.997591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827662   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.211499    0.052847   11.997144 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                             11.997144   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.617477   29.825394   library setup time
                                             29.825394   data required time
---------------------------------------------------------------------------------------------
                                             29.825394   data required time
                                            -11.997144   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828249   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003109    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180139    0.000073    8.740073 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.100570    1.223827    9.963901 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100570    0.000147    9.964047 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010995    0.186152    1.301400   11.265448 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.186154    0.000969   11.266417 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072795    0.087233    0.331197   11.597614 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.096999    0.023290   11.620904 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.187589    0.343948   11.964851 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.198366    0.036526   12.001378 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                             12.001378   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.612500   29.830372   library setup time
                                             29.830372   data required time
---------------------------------------------------------------------------------------------
                                             29.830372   data required time
                                            -12.001378   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828995   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.210909    0.052136   11.996433 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                             11.996433   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.617253   29.825619   library setup time
                                             29.825619   data required time
---------------------------------------------------------------------------------------------
                                             29.825619   data required time
                                            -11.996433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829184   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.210038    0.051079   11.995377 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                             11.995377   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.616923   29.825949   library setup time
                                             29.825949   data required time
---------------------------------------------------------------------------------------------
                                             29.825949   data required time
                                            -11.995377   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830572   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.209141    0.049978   11.994275 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                             11.994275   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.616583   29.826286   library setup time
                                             29.826286   data required time
---------------------------------------------------------------------------------------------
                                             29.826286   data required time
                                            -11.994275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832012   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.208029    0.048594   11.992891 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                             11.992891   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.616162   29.826710   library setup time
                                             29.826710   data required time
---------------------------------------------------------------------------------------------
                                             29.826710   data required time
                                            -11.992891   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833817   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003340    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180152    0.000080    8.740080 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215978    9.956058 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956185 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010694    0.182697    1.295591   11.251777 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182973    0.000913   11.252689 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073992    0.088176    0.330830   11.583519 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097308    0.022751   11.606270 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.188287    0.338027   11.944298 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.204854    0.044517   11.988814 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                             11.988814   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.614959   29.827909   library setup time
                                             29.827909   data required time
---------------------------------------------------------------------------------------------
                                             29.827909   data required time
                                            -11.988814   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839096   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.259874    0.083734   11.952064 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                             11.952064   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.635809   29.807062   library setup time
                                             29.807062   data required time
---------------------------------------------------------------------------------------------
                                             29.807062   data required time
                                            -11.952064   data arrival time
---------------------------------------------------------------------------------------------
                                             17.854998   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.259610    0.083475   11.951805 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                             11.951805   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.635709   29.807161   library setup time
                                             29.807161   data required time
---------------------------------------------------------------------------------------------
                                             29.807161   data required time
                                            -11.951805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.855356   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.259050    0.082926   11.951256 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                             11.951256   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.635497   29.807371   library setup time
                                             29.807371   data required time
---------------------------------------------------------------------------------------------
                                             29.807371   data required time
                                            -11.951256   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856117   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.258284    0.082172   11.950501 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                             11.950501   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.635207   29.807663   library setup time
                                             29.807663   data required time
---------------------------------------------------------------------------------------------
                                             29.807663   data required time
                                            -11.950501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.857162   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.257358    0.081254   11.949584 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                             11.949584   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.634856   29.808014   library setup time
                                             29.808014   data required time
---------------------------------------------------------------------------------------------
                                             29.808014   data required time
                                            -11.949584   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858429   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.256081    0.079982   11.948312 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                             11.948312   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.634372   29.808498   library setup time
                                             29.808498   data required time
---------------------------------------------------------------------------------------------
                                             29.808498   data required time
                                            -11.948312   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860186   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.254391    0.078284   11.946614 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                             11.946614   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.633732   29.809137   library setup time
                                             29.809137   data required time
---------------------------------------------------------------------------------------------
                                             29.809137   data required time
                                            -11.946614   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862522   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023743    0.050582    0.290322   11.553175 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050896    0.003625   11.556799 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.209708    0.311530   11.868330 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.250448    0.074245   11.942575 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                             11.942575   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.632237   29.810633   library setup time
                                             29.810633   data required time
---------------------------------------------------------------------------------------------
                                             29.810633   data required time
                                            -11.942575   data arrival time
---------------------------------------------------------------------------------------------
                                             17.868057   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.213996    0.055329   11.920897 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                             11.920897   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.618423   29.824446   library setup time
                                             29.824446   data required time
---------------------------------------------------------------------------------------------
                                             29.824446   data required time
                                            -11.920897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903549   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.213761    0.055055   11.920622 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                             11.920622   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.618334   29.824535   library setup time
                                             29.824535   data required time
---------------------------------------------------------------------------------------------
                                             29.824535   data required time
                                            -11.920622   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903912   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.213357    0.054581   11.920149 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                             11.920149   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.618181   29.824692   library setup time
                                             29.824692   data required time
---------------------------------------------------------------------------------------------
                                             29.824692   data required time
                                            -11.920149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904543   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.212715    0.053824   11.919391 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                             11.919391   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.617938   29.824932   library setup time
                                             29.824932   data required time
---------------------------------------------------------------------------------------------
                                             29.824932   data required time
                                            -11.919391   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905542   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.211820    0.052760   11.918327 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                             11.918327   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.617599   29.825270   library setup time
                                             29.825270   data required time
---------------------------------------------------------------------------------------------
                                             29.825270   data required time
                                            -11.918327   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906942   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.210838    0.051577   11.917145 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                             11.917145   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.617226   29.825644   library setup time
                                             29.825644   data required time
---------------------------------------------------------------------------------------------
                                             29.825644   data required time
                                            -11.917145   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908499   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.206929    0.046726   11.912293 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                             11.912293   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.615745   29.827126   library setup time
                                             29.827126   data required time
---------------------------------------------------------------------------------------------
                                             29.827126   data required time
                                            -11.912293   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914831   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004161    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180203    0.000107    8.740107 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224905    9.965012 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965159 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251605 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252400 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026148    0.052277    0.292975   11.545375 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.052833    0.003788   11.549163 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.188644    0.316405   11.865567 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.201820    0.039935   11.905502 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                             11.905502   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.613809   29.829062   library setup time
                                             29.829062   data required time
---------------------------------------------------------------------------------------------
                                             29.829062   data required time
                                            -11.905502   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923559   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003734    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140160    0.000084    9.310084 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003257    0.109961    1.222936   10.533020 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.109961    0.000207   10.533227 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019597    0.207089    0.437769   10.970996 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.207119    0.002666   10.973662 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.096383    0.295981    0.330128   11.303790 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.296739    0.012920   11.316710 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             11.316710   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   30.163084 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   30.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   30.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.442871   clock uncertainty
                                  0.000000   30.442871   clock reconvergence pessimism
                                 -0.500135   29.942734   library setup time
                                             29.942734   data required time
---------------------------------------------------------------------------------------------
                                             29.942734   data required time
                                            -11.316710   data arrival time
---------------------------------------------------------------------------------------------
                                             18.626022   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.147474    0.014167    6.148247 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.055044    0.114047    0.316319    6.464566 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.114156    0.003204    6.467770 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014778    0.222769    0.824929    7.292699 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.222769    0.000737    7.293436 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003453    0.075630    0.441101    7.734537 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.075630    0.000266    7.734802 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.734802   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   30.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.147474    0.012818   30.173178 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.055044    0.114047    0.286192   30.459370 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.114156    0.002899   30.462269 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.362270   clock uncertainty
                                  1.005197   31.367468   clock reconvergence pessimism
                                 -0.267143   31.100325   library setup time
                                             31.100325   data required time
---------------------------------------------------------------------------------------------
                                             31.100325   data required time
                                             -7.734802   data arrival time
---------------------------------------------------------------------------------------------
                                             23.365524   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.548614    6.134080 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.147474    0.014167    6.148247 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.055044    0.114047    0.316319    6.464566 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.114156    0.003204    6.467770 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013907    0.167311    0.901553    7.369322 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.167315    0.001149    7.370471 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.175734    0.403865    7.774336 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.176255    0.008698    7.783034 v wbs_ack_o (out)
                                              7.783034   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -7.783034   data arrival time
---------------------------------------------------------------------------------------------
                                             38.356964   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003525    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170169    0.000089   10.310089 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002707    0.090579    1.133223   11.443313 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.090579    0.000195   11.443507 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011229    0.223667    0.282391   11.725898 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.223742    0.001194   11.727092 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.100702    0.463789    0.679340   12.406432 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.465522    0.024309   12.430741 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             12.430741   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.076462    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013991   54.663990 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.145378    0.496367   55.160358 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145510    0.002725   55.163082 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.234758    0.358927   55.522011 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.237947    0.020858   55.542870 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   55.442871   clock uncertainty
                                  0.000000   55.442871   clock reconvergence pessimism
                                 -1.293053   54.149818   library setup time
                                             54.149818   data required time
---------------------------------------------------------------------------------------------
                                             54.149818   data required time
                                            -12.430741   data arrival time
---------------------------------------------------------------------------------------------
                                             41.719078   slack (MET)



