Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 17 11:54:09 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file upcounter_timing_summary_routed.rpt -pb upcounter_timing_summary_routed.pb -rpx upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U0/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/upconter_design_i/FndController/inst/U0/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.087        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.087        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.890ns (22.605%)  route 3.047ns (77.395%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    U0/r_clk_reg_0
    SLICE_X54Y15         FDCE                                         r  U0/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U0/r_counter_reg[29]/Q
                         net (fo=2, routed)           0.870     6.473    U0/r_counter[29]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.597 r  U0/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.024    U0/r_counter[31]_i_8_n_0
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U0/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.750     8.898    U0/r_counter[31]_i_3_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I1_O)        0.124     9.022 r  U0/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.022    U0/r_counter_0[3]
    SLICE_X54Y8          FDCE                                         r  U0/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.451    14.792    U0/r_clk_reg_0
    SLICE_X54Y8          FDCE                                         r  U0/r_counter_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X54Y8          FDCE (Setup_fdce_C_D)        0.079    15.110    U0/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.890ns (22.657%)  route 3.038ns (77.343%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    U0/r_clk_reg_0
    SLICE_X54Y15         FDCE                                         r  U0/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U0/r_counter_reg[29]/Q
                         net (fo=2, routed)           0.870     6.473    U0/r_counter[29]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.597 r  U0/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.024    U0/r_counter[31]_i_8_n_0
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U0/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.741     8.889    U0/r_counter[31]_i_3_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I1_O)        0.124     9.013 r  U0/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.013    U0/r_counter_0[1]
    SLICE_X54Y8          FDCE                                         r  U0/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.451    14.792    U0/r_clk_reg_0
    SLICE_X54Y8          FDCE                                         r  U0/r_counter_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X54Y8          FDCE (Setup_fdce_C_D)        0.077    15.108    U0/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 2.381ns (60.843%)  route 1.532ns (39.157%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.569     5.090    U0/r_clk_reg_0
    SLICE_X54Y9          FDCE                                         r  U0/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U0/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.733     6.342    U0/r_counter[5]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.998 r  U0/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.998    U0/r_counter_reg[8]_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  U0/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.112    U0/r_counter_reg[12]_i_2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  U0/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    U0/r_counter_reg[16]_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  U0/r_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.340    U0/r_counter_reg[20]_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  U0/r_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.454    U0/r_counter_reg[24]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  U0/r_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    U0/r_counter_reg[28]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.902 r  U0/r_counter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.799     8.701    U0/data0[30]
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.303     9.004 r  U0/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.004    U0/r_counter_0[30]
    SLICE_X54Y15         FDCE                                         r  U0/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    U0/r_clk_reg_0
    SLICE_X54Y15         FDCE                                         r  U0/r_counter_reg[30]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.081    15.107    U0/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.890ns (22.852%)  route 3.005ns (77.148%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.569     5.090    U0/r_clk_reg_0
    SLICE_X54Y9          FDCE                                         r  U0/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U0/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.680     6.288    U0/r_counter[6]
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.412 r  U0/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.840    U0/r_counter[31]_i_9_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  U0/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.897     8.861    U0/r_counter[31]_i_4_n_0
    SLICE_X54Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.985 r  U0/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.985    U0/r_counter_0[24]
    SLICE_X54Y13         FDCE                                         r  U0/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    U0/r_clk_reg_0
    SLICE_X54Y13         FDCE                                         r  U0/r_counter_reg[24]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.079    15.106    U0/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.890ns (22.904%)  route 2.996ns (77.096%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.569     5.090    U0/r_clk_reg_0
    SLICE_X54Y9          FDCE                                         r  U0/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U0/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.680     6.288    U0/r_counter[6]
    SLICE_X54Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.412 r  U0/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     6.840    U0/r_counter[31]_i_9_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.964 r  U0/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.888     8.852    U0/r_counter[31]_i_4_n_0
    SLICE_X54Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.976 r  U0/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.976    U0/r_counter_0[23]
    SLICE_X54Y13         FDCE                                         r  U0/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    U0/r_clk_reg_0
    SLICE_X54Y13         FDCE                                         r  U0/r_counter_reg[23]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.079    15.106    U0/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 2.249ns (58.494%)  route 1.596ns (41.506%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.569     5.090    U0/r_clk_reg_0
    SLICE_X54Y9          FDCE                                         r  U0/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U0/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.733     6.342    U0/r_counter[5]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.998 r  U0/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.998    U0/r_counter_reg[8]_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  U0/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.112    U0/r_counter_reg[12]_i_2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  U0/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    U0/r_counter_reg[16]_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  U0/r_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.340    U0/r_counter_reg[20]_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  U0/r_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.454    U0/r_counter_reg[24]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.767 r  U0/r_counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.862     8.629    U0/data0[28]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.306     8.935 r  U0/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     8.935    U0/r_counter_0[28]
    SLICE_X54Y14         FDCE                                         r  U0/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.447    14.788    U0/r_clk_reg_0
    SLICE_X54Y14         FDCE                                         r  U0/r_counter_reg[28]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y14         FDCE (Setup_fdce_C_D)        0.079    15.106    U0/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.890ns (23.280%)  route 2.933ns (76.720%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.569     5.090    U0/r_clk_reg_0
    SLICE_X54Y10         FDCE                                         r  U0/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U0/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.840     6.449    U0/r_counter[12]
    SLICE_X54Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.427     7.000    U0/r_counter[31]_i_10_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.124 r  U0/r_counter[31]_i_5/O
                         net (fo=32, routed)          1.666     8.789    U0/r_counter[31]_i_5_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.913 r  U0/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.913    U0/r_counter_0[27]
    SLICE_X56Y14         FDCE                                         r  U0/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.448    14.789    U0/r_clk_reg_0
    SLICE_X56Y14         FDCE                                         r  U0/r_counter_reg[27]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.077    15.091    U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.828ns (21.675%)  route 2.992ns (78.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.561     5.082    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           1.051     6.589    U3/upconter_design_i/FndController/inst/U0/r_counter[28]
    SLICE_X50Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.713 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     7.140    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_9_n_1001
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.264 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.514     8.778    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_4_n_1001
    SLICE_X50Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.902 r  U3/upconter_design_i/FndController/inst/U0/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.902    U3/upconter_design_i/FndController/inst/U0/r_counter_0[1]
    SLICE_X50Y11         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X50Y11         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X50Y11         FDCE (Setup_fdce_C_D)        0.077    15.092    U3/upconter_design_i/FndController/inst/U0/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 U0/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 2.285ns (59.849%)  route 1.533ns (40.151%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.569     5.090    U0/r_clk_reg_0
    SLICE_X54Y9          FDCE                                         r  U0/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U0/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.733     6.342    U0/r_counter[5]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.998 r  U0/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.998    U0/r_counter_reg[8]_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  U0/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.112    U0/r_counter_reg[12]_i_2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  U0/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    U0/r_counter_reg[16]_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  U0/r_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.340    U0/r_counter_reg[20]_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  U0/r_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.454    U0/r_counter_reg[24]_i_2_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  U0/r_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    U0/r_counter_reg[28]_i_2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.807 r  U0/r_counter_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.800     8.606    U0/data0[31]
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.302     8.908 r  U0/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.908    U0/r_counter_0[31]
    SLICE_X54Y15         FDCE                                         r  U0/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    U0/r_clk_reg_0
    SLICE_X54Y15         FDCE                                         r  U0/r_counter_reg[31]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.079    15.105    U0/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.732%)  route 2.982ns (78.268%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.561     5.082    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           1.051     6.589    U3/upconter_design_i/FndController/inst/U0/r_counter[28]
    SLICE_X50Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.713 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     7.140    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_9_n_1001
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.264 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.504     8.768    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_4_n_1001
    SLICE_X50Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.892 r  U3/upconter_design_i/FndController/inst/U0/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.892    U3/upconter_design_i/FndController/inst/U0/r_counter_0[2]
    SLICE_X50Y11         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X50Y11         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[2]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X50Y11         FDCE (Setup_fdce_C_D)        0.081    15.096    U3/upconter_design_i/FndController/inst/U0/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  6.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U3/upconter_design_i/FndController/inst/U0/r_clk_reg/Q
                         net (fo=3, routed)           0.168     1.752    U3/upconter_design_i/FndController/inst/U0/CLK
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  U3/upconter_design_i/FndController/inst/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.797    U3/upconter_design_i/FndController/inst/U0/r_clk_i_1_n_1001
    SLICE_X49Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.828     1.955    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_clk_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y17         FDCE (Hold_fdce_C_D)         0.091     1.534    U3/upconter_design_i/FndController/inst/U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    U0/r_clk_reg_0
    SLICE_X56Y15         FDCE                                         r  U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U0/r_clk_reg/Q
                         net (fo=15, routed)          0.175     1.786    U0/CLK
    SLICE_X56Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.831    U0/r_clk_i_1_n_0
    SLICE_X56Y15         FDCE                                         r  U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    U0/r_clk_reg_0
    SLICE_X56Y15         FDCE                                         r  U0/r_clk_reg/C
                         clock pessimism             -0.511     1.447    
    SLICE_X56Y15         FDCE (Hold_fdce_C_D)         0.120     1.567    U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    U0/r_clk_reg_0
    SLICE_X56Y8          FDCE                                         r  U0/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U0/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.789    U0/r_counter[0]
    SLICE_X56Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  U0/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U0/r_counter_0[0]
    SLICE_X56Y8          FDCE                                         r  U0/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    U0/r_clk_reg_0
    SLICE_X56Y8          FDCE                                         r  U0/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.120     1.570    U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y11         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.769    U3/upconter_design_i/FndController/inst/U0/r_counter[0]
    SLICE_X49Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.814 r  U3/upconter_design_i/FndController/inst/U0/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    U3/upconter_design_i/FndController/inst/U0/r_counter_0[0]
    SLICE_X49Y11         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.961    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y11         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y11         FDCE (Hold_fdce_C_D)         0.091     1.538    U3/upconter_design_i/FndController/inst/U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.231ns (51.533%)  route 0.217ns (48.467%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y13         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.713    U3/upconter_design_i/FndController/inst/U0/r_counter[10]
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.758 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.090     1.848    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_2_n_1001
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.893 r  U3/upconter_design_i/FndController/inst/U0/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.893    U3/upconter_design_i/FndController/inst/U0/r_counter_0[13]
    SLICE_X50Y13         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X50Y13         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[13]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X50Y13         FDCE (Hold_fdce_C_D)         0.120     1.601    U3/upconter_design_i/FndController/inst/U0/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.007%)  route 0.306ns (56.993%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y13         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.713    U3/upconter_design_i/FndController/inst/U0/r_counter[10]
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.758 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.179     1.937    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_2_n_1001
    SLICE_X50Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.982 r  U3/upconter_design_i/FndController/inst/U0/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.982    U3/upconter_design_i/FndController/inst/U0/r_counter_0[7]
    SLICE_X50Y12         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X50Y12         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[7]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X50Y12         FDCE (Hold_fdce_C_D)         0.121     1.603    U3/upconter_design_i/FndController/inst/U0/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 U0/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.528%)  route 0.249ns (49.472%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    U0/r_clk_reg_0
    SLICE_X54Y10         FDCE                                         r  U0/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U0/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.124     1.735    U0/r_counter[11]
    SLICE_X54Y10         LUT5 (Prop_lut5_I1_O)        0.045     1.780 r  U0/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.125     1.905    U0/r_counter[31]_i_5_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.045     1.950 r  U0/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.950    U0/r_counter_0[8]
    SLICE_X54Y10         FDCE                                         r  U0/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    U0/r_clk_reg_0
    SLICE_X54Y10         FDCE                                         r  U0/r_counter_reg[8]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y10         FDCE (Hold_fdce_C_D)         0.121     1.568    U0/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.494%)  route 0.249ns (49.506%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X50Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[25]/Q
                         net (fo=2, routed)           0.124     1.731    U3/upconter_design_i/FndController/inst/U0/r_counter[25]
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_4/O
                         net (fo=32, routed)          0.125     1.901    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_4_n_1001
    SLICE_X50Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.946 r  U3/upconter_design_i/FndController/inst/U0/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.946    U3/upconter_design_i/FndController/inst/U0/r_counter_0[27]
    SLICE_X50Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.956    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X50Y17         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[27]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y17         FDCE (Hold_fdce_C_D)         0.121     1.564    U3/upconter_design_i/FndController/inst/U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/upconter_design_i/FndController/inst/U0/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.848%)  route 0.308ns (57.152%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X49Y13         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.713    U3/upconter_design_i/FndController/inst/U0/r_counter[10]
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.758 r  U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.181     1.939    U3/upconter_design_i/FndController/inst/U0/r_counter[31]_i_2_n_1001
    SLICE_X50Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.984 r  U3/upconter_design_i/FndController/inst/U0/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.984    U3/upconter_design_i/FndController/inst/U0/r_counter_0[5]
    SLICE_X50Y12         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    U3/upconter_design_i/FndController/inst/U0/i_clk
    SLICE_X50Y12         FDCE                                         r  U3/upconter_design_i/FndController/inst/U0/r_counter_reg[5]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X50Y12         FDCE (Hold_fdce_C_D)         0.120     1.602    U3/upconter_design_i/FndController/inst/U0/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 U0/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.254ns (46.980%)  route 0.287ns (53.020%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    U0/r_clk_reg_0
    SLICE_X56Y12         FDCE                                         r  U0/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U0/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.185     1.797    U0/r_counter[17]
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.842 r  U0/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.102     1.944    U0/r_counter[31]_i_2_n_0
    SLICE_X54Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.989 r  U0/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.989    U0/r_counter_0[20]
    SLICE_X54Y12         FDCE                                         r  U0/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    U0/r_clk_reg_0
    SLICE_X54Y12         FDCE                                         r  U0/r_counter_reg[20]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121     1.603    U0/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   U0/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   U0/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   U0/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   U0/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   U0/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   U0/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U0/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   U0/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y8    U0/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U0/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U0/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U0/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U0/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U0/r_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U0/r_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U0/r_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U0/r_counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U0/r_counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U0/r_counter_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U0/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U0/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U0/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   U0/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U0/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U0/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U0/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U0/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U0/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U0/r_counter_reg[8]/C



