<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a1e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.25 --||-- Mem Ch  0: Reads (MB/s):  7976.32 --|
|--            Writes(MB/s):    13.55 --||--            Writes(MB/s):  5983.16 --|
|-- Mem Ch  1: Reads (MB/s):    34.72 --||-- Mem Ch  1: Reads (MB/s):  7974.97 --|
|--            Writes(MB/s):     9.44 --||--            Writes(MB/s):  5979.40 --|
|-- Mem Ch  2: Reads (MB/s):    36.23 --||-- Mem Ch  2: Reads (MB/s):  7976.20 --|
|--            Writes(MB/s):    13.07 --||--            Writes(MB/s):  5984.30 --|
|-- Mem Ch  3: Reads (MB/s):    37.46 --||-- Mem Ch  3: Reads (MB/s):  7972.21 --|
|--            Writes(MB/s):     9.06 --||--            Writes(MB/s):  5979.74 --|
|-- NODE 0 Mem Read (MB/s) :   150.66 --||-- NODE 1 Mem Read (MB/s) : 31899.69 --|
|-- NODE 0 Mem Write(MB/s) :    45.13 --||-- NODE 1 Mem Write(MB/s) : 23926.60 --|
|-- NODE 0 P. Write (T/s):     124336 --||-- NODE 1 P. Write (T/s):     323032 --|
|-- NODE 0 Memory (MB/s):      195.79 --||-- NODE 1 Memory (MB/s):    55826.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32050.35                --|
            |--                System Write Throughput(MB/s):      23971.72                --|
            |--               System Memory Throughput(MB/s):      56022.07                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4af3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8808          84     971 K   487 K      0       0      72  
 1     161 M       636 K    52 M   432 M    209 M     0    1295 K
-----------------------------------------------------------------------
 *     161 M       636 K    53 M   432 M    209 M     0    1295 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.37        Core1: 43.70        
Core2: 27.97        Core3: 34.08        
Core4: 26.92        Core5: 43.99        
Core6: 25.43        Core7: 33.52        
Core8: 25.54        Core9: 32.54        
Core10: 26.52        Core11: 46.75        
Core12: 27.55        Core13: 43.92        
Core14: 24.92        Core15: 45.62        
Core16: 26.43        Core17: 38.20        
Core18: 26.85        Core19: 34.65        
Core20: 25.97        Core21: 36.09        
Core22: 26.14        Core23: 36.22        
Core24: 28.47        Core25: 37.92        
Core26: 27.62        Core27: 15.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.63
Socket1: 38.65
DDR read Latency(ns)
Socket0: 77980.23
Socket1: 205.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.81        Core1: 42.72        
Core2: 27.01        Core3: 31.96        
Core4: 26.36        Core5: 43.42        
Core6: 26.01        Core7: 32.18        
Core8: 26.32        Core9: 30.18        
Core10: 25.25        Core11: 38.44        
Core12: 26.43        Core13: 45.46        
Core14: 25.02        Core15: 30.71        
Core16: 28.44        Core17: 36.88        
Core18: 26.29        Core19: 32.59        
Core20: 23.52        Core21: 34.12        
Core22: 24.47        Core23: 34.70        
Core24: 27.11        Core25: 36.91        
Core26: 27.51        Core27: 15.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.47
Socket1: 35.97
DDR read Latency(ns)
Socket0: 85534.19
Socket1: 216.70
irq_total: 301200.112455315
cpu_total: 30.54
cpu_0: 0.93
cpu_1: 93.15
cpu_2: 0.13
cpu_3: 78.12
cpu_4: 0.13
cpu_5: 89.83
cpu_6: 0.07
cpu_7: 63.83
cpu_8: 0.13
cpu_9: 27.39
cpu_10: 0.13
cpu_11: 56.85
cpu_12: 0.13
cpu_13: 73.60
cpu_14: 0.13
cpu_15: 62.37
cpu_16: 0.07
cpu_17: 45.55
cpu_18: 0.13
cpu_19: 62.97
cpu_20: 0.13
cpu_21: 53.46
cpu_22: 0.13
cpu_23: 52.73
cpu_24: 0.13
cpu_25: 47.74
cpu_26: 0.13
cpu_27: 45.15
enp130s0f0_tx_packets_phy: 646276
enp130s0f1_tx_packets_phy: 668325
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1314601
enp130s0f0_tx_packets: 587878
enp130s0f1_tx_packets: 610102
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1197980
enp130s0f0_tx_bytes_phy: 5132604943
enp130s0f1_tx_bytes_phy: 5091854446
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10224459389
enp130s0f0_rx_packets_phy: 784202
enp130s0f1_rx_packets_phy: 809787
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1593989
enp130s0f0_rx_bytes_phy: 6657405682
enp130s0f1_rx_bytes_phy: 6658837042
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13316242724
enp130s0f0_tx_bytes: 5126484108
enp130s0f1_tx_bytes: 5085696219
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10212180327
enp130s0f0_rx_packets: 784200
enp130s0f1_rx_packets: 809756
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1593956
enp130s0f0_rx_bytes: 6612704967
enp130s0f1_rx_bytes: 6614735264
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13227440231


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.49        Core1: 43.92        
Core2: 28.11        Core3: 34.62        
Core4: 30.63        Core5: 44.51        
Core6: 25.67        Core7: 33.71        
Core8: 28.80        Core9: 32.89        
Core10: 26.21        Core11: 45.97        
Core12: 19.28        Core13: 43.77        
Core14: 25.89        Core15: 46.51        
Core16: 22.08        Core17: 37.70        
Core18: 44.52        Core19: 34.52        
Core20: 20.05        Core21: 35.90        
Core22: 23.09        Core23: 36.33        
Core24: 22.96        Core25: 38.31        
Core26: 26.44        Core27: 15.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.82
Socket1: 38.77
DDR read Latency(ns)
Socket0: 74672.31
Socket1: 206.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 42.63        
Core2: 25.42        Core3: 30.81        
Core4: 27.23        Core5: 42.66        
Core6: 25.28        Core7: 32.18        
Core8: 28.03        Core9: 31.21        
Core10: 26.58        Core11: 44.05        
Core12: 25.69        Core13: 41.47        
Core14: 26.72        Core15: 44.86        
Core16: 25.71        Core17: 37.02        
Core18: 24.79        Core19: 33.53        
Core20: 23.98        Core21: 34.08        
Core22: 26.87        Core23: 36.12        
Core24: 26.33        Core25: 37.34        
Core26: 26.93        Core27: 14.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 36.91
DDR read Latency(ns)
Socket0: 80917.75
Socket1: 212.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.29        Core1: 43.52        
Core2: 28.91        Core3: 34.99        
Core4: 27.96        Core5: 43.85        
Core6: 26.26        Core7: 33.31        
Core8: 27.38        Core9: 33.02        
Core10: 26.98        Core11: 46.91        
Core12: 27.28        Core13: 46.48        
Core14: 26.53        Core15: 46.31        
Core16: 25.09        Core17: 37.44        
Core18: 25.49        Core19: 34.13        
Core20: 25.30        Core21: 36.16        
Core22: 26.58        Core23: 36.66        
Core24: 25.39        Core25: 37.54        
Core26: 26.65        Core27: 15.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.96
Socket1: 39.03
DDR read Latency(ns)
Socket0: 79977.88
Socket1: 204.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 40.48        
Core2: 27.57        Core3: 31.63        
Core4: 28.46        Core5: 41.24        
Core6: 25.16        Core7: 30.98        
Core8: 26.16        Core9: 30.84        
Core10: 24.78        Core11: 44.12        
Core12: 24.85        Core13: 31.33        
Core14: 24.92        Core15: 40.77        
Core16: 26.97        Core17: 36.05        
Core18: 24.29        Core19: 32.48        
Core20: 24.00        Core21: 33.27        
Core22: 25.82        Core23: 35.10        
Core24: 27.70        Core25: 36.37        
Core26: 26.77        Core27: 15.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.33
Socket1: 35.07
DDR read Latency(ns)
Socket0: 81308.51
Socket1: 222.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19602
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410062354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410066234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205101073; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205101073; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205105090; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205105090; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205106047; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205106047; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205110244; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205110244; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004281194; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4155454; Consumed Joules: 253.63; Watts: 42.24; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2319738; Consumed DRAM Joules: 35.49; DRAM Watts: 5.91
S1P0; QPIClocks: 14410124366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410126674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205144557; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205144557; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205144506; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205144506; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205144500; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205144500; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205144521; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205144521; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004261315; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8394717; Consumed Joules: 512.37; Watts: 85.34; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6553750; Consumed DRAM Joules: 100.27; DRAM Watts: 16.70
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d68
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     270 K    900 K    0.70    0.09    0.01    0.02     8232        0        9     70
   1    1     0.16   0.15   1.12    1.20     157 M    186 M    0.15    0.18    0.10    0.11     4032    19621      269     52
   2    0     0.00   0.42   0.00    0.60    8135       60 K    0.87    0.13    0.00    0.02      392        0        0     68
   3    1     0.13   0.14   0.96    1.20     115 M    142 M    0.19    0.25    0.09    0.11     4592    17218       39     51
   4    0     0.00   0.41   0.00    0.60    5481       53 K    0.90    0.16    0.00    0.02     1288        0        0     69
   5    1     0.10   0.10   1.07    1.20     164 M    190 M    0.14    0.17    0.16    0.18     5600    21715       26     51
   6    0     0.00   0.43   0.00    0.60    6429       51 K    0.88    0.17    0.00    0.01      504        0        0     69
   7    1     0.15   0.19   0.78    1.20      79 M     96 M    0.18    0.23    0.05    0.07     2408    13884      297     52
   8    0     0.00   0.44   0.00    0.60    9191       55 K    0.83    0.20    0.00    0.01      392        0        0     68
   9    1     0.20   0.80   0.25    0.69    7390 K     12 M    0.41    0.39    0.00    0.01      224      531       24     53
  10    0     0.00   0.47   0.00    0.60    6856       54 K    0.87    0.19    0.00    0.02       56        0        0     68
  11    1     0.16   0.22   0.73    1.20      86 M    107 M    0.20    0.24    0.06    0.07     2016     7023       39     51
  12    0     0.00   0.40   0.00    0.60    7719       60 K    0.87    0.18    0.00    0.02      728        0        0     69
  13    1     0.13   0.14   0.92    1.20     141 M    168 M    0.16    0.17    0.11    0.13     1344    10747       29     50
  14    0     0.00   0.36   0.00    0.60    4760       37 K    0.87    0.16    0.00    0.02      168        0        0     69
  15    1     0.18   0.22   0.79    1.20      98 M    120 M    0.18    0.20    0.06    0.07     2520     8615       66     50
  16    0     0.00   0.34   0.00    0.60    5976       33 K    0.82    0.15    0.00    0.02      560        0        0     69
  17    1     0.05   0.12   0.43    0.91      68 M     79 M    0.14    0.20    0.13    0.15     1288    12962      127     51
  18    0     0.00   0.33   0.00    0.60    3999       35 K    0.89    0.11    0.00    0.02     1568        0        0     70
  19    1     0.16   0.21   0.77    1.20      78 M     95 M    0.18    0.23    0.05    0.06     1176    15254       17     52
  20    0     0.00   0.34   0.00    0.61    3182       38 K    0.92    0.12    0.00    0.02      224        0        0     70
  21    1     0.17   0.26   0.66    1.19      65 M     80 M    0.19    0.23    0.04    0.05     3752    12550       99     53
  22    0     0.00   0.33   0.00    0.60    2530       33 K    0.92    0.10    0.00    0.02      448        0        0     70
  23    1     0.10   0.15   0.63    1.17      73 M     87 M    0.17    0.21    0.08    0.09     2800    14127       36     53
  24    0     0.00   0.34   0.00    0.60    5336       33 K    0.84    0.10    0.00    0.02     1176        0        0     71
  25    1     0.09   0.17   0.53    1.05      65 M     77 M    0.15    0.22    0.07    0.09     1848    13719        6     53
  26    0     0.00   0.40   0.00    0.60    8068       48 K    0.83    0.14    0.00    0.02     3304        0        0     69
  27    1     0.26   0.49   0.52    1.03      16 M     37 M    0.55    0.63    0.01    0.01      896     1017       26     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     347 K   1497 K    0.77    0.11    0.00    0.02    19040        0        9     61
 SKT    1     0.15   0.20   0.73    1.14    1220 M   1485 M    0.18    0.23    0.06    0.07    34496   168983     1100     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.36    1.14    1220 M   1486 M    0.18    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  102 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.89 %

 C1 core residency: 17.88 %; C3 core residency: 0.59 %; C6 core residency: 49.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.02 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.75     0.22     212.28      29.60         149.00
 SKT   1    160.86    119.62     429.97      83.71         164.99
---------------------------------------------------------------------------------------------------------------
       *    161.60    119.85     642.25     113.31         165.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e4c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.52 --||-- Mem Ch  0: Reads (MB/s):  8306.52 --|
|--            Writes(MB/s):    11.57 --||--            Writes(MB/s):  5938.03 --|
|-- Mem Ch  1: Reads (MB/s):    35.24 --||-- Mem Ch  1: Reads (MB/s):  8301.90 --|
|--            Writes(MB/s):     7.49 --||--            Writes(MB/s):  5933.53 --|
|-- Mem Ch  2: Reads (MB/s):    38.40 --||-- Mem Ch  2: Reads (MB/s):  8304.27 --|
|--            Writes(MB/s):    11.33 --||--            Writes(MB/s):  5937.75 --|
|-- Mem Ch  3: Reads (MB/s):    39.13 --||-- Mem Ch  3: Reads (MB/s):  8302.31 --|
|--            Writes(MB/s):     7.40 --||--            Writes(MB/s):  5933.52 --|
|-- NODE 0 Mem Read (MB/s) :   155.28 --||-- NODE 1 Mem Read (MB/s) : 33215.00 --|
|-- NODE 0 Mem Write(MB/s) :    37.78 --||-- NODE 1 Mem Write(MB/s) : 23742.82 --|
|-- NODE 0 P. Write (T/s):     124343 --||-- NODE 1 P. Write (T/s):     333729 --|
|-- NODE 0 Memory (MB/s):      193.06 --||-- NODE 1 Memory (MB/s):    56957.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33370.29                --|
            |--                System Write Throughput(MB/s):      23780.60                --|
            |--               System Memory Throughput(MB/s):      57150.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f22
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          24     985 K   560 K    288       0       0  
 1     158 M       854 K    51 M   429 M    210 M   372    1338 K
-----------------------------------------------------------------------
 *     158 M       854 K    52 M   430 M    210 M   372    1338 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.77        Core1: 40.79        
Core2: 28.48        Core3: 34.99        
Core4: 26.75        Core5: 45.78        
Core6: 26.35        Core7: 35.18        
Core8: 28.88        Core9: 35.88        
Core10: 26.10        Core11: 48.97        
Core12: 27.18        Core13: 46.80        
Core14: 24.68        Core15: 49.32        
Core16: 26.98        Core17: 38.68        
Core18: 27.44        Core19: 35.93        
Core20: 28.09        Core21: 37.85        
Core22: 28.23        Core23: 37.07        
Core24: 27.84        Core25: 39.54        
Core26: 27.74        Core27: 52.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.59
Socket1: 42.41
DDR read Latency(ns)
Socket0: 80899.91
Socket1: 190.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.07        Core1: 40.41        
Core2: 27.71        Core3: 35.31        
Core4: 25.80        Core5: 45.47        
Core6: 26.55        Core7: 35.74        
Core8: 26.44        Core9: 34.85        
Core10: 27.10        Core11: 49.11        
Core12: 26.33        Core13: 46.72        
Core14: 25.90        Core15: 49.17        
Core16: 26.11        Core17: 38.25        
Core18: 25.67        Core19: 36.01        
Core20: 26.47        Core21: 37.69        
Core22: 26.70        Core23: 36.85        
Core24: 27.51        Core25: 39.32        
Core26: 28.61        Core27: 52.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 42.35
DDR read Latency(ns)
Socket0: 80887.24
Socket1: 191.77
irq_total: 256910.168796429
cpu_total: 31.09
cpu_0: 1.00
cpu_1: 91.75
cpu_2: 0.00
cpu_3: 89.49
cpu_4: 0.07
cpu_5: 92.68
cpu_6: 0.00
cpu_7: 58.55
cpu_8: 0.07
cpu_9: 9.45
cpu_10: 0.07
cpu_11: 53.16
cpu_12: 0.07
cpu_13: 92.35
cpu_14: 0.07
cpu_15: 60.41
cpu_16: 0.00
cpu_17: 49.17
cpu_18: 0.00
cpu_19: 57.95
cpu_20: 0.07
cpu_21: 57.29
cpu_22: 0.00
cpu_23: 63.41
cpu_24: 0.00
cpu_25: 46.24
cpu_26: 0.07
cpu_27: 47.11
enp130s0f0_tx_packets_phy: 651946
enp130s0f1_tx_packets_phy: 635860
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1287806
enp130s0f0_tx_bytes: 4962876354
enp130s0f1_tx_bytes: 4948779291
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9911655645
enp130s0f0_rx_bytes: 6866003952
enp130s0f1_rx_bytes: 6408128290
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13274132242
enp130s0f0_rx_bytes_phy: 6912204783
enp130s0f1_rx_bytes_phy: 6450389303
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13362594086
enp130s0f0_tx_packets: 589708
enp130s0f1_tx_packets: 575185
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1164893
enp130s0f0_tx_bytes_phy: 4969185277
enp130s0f1_tx_bytes_phy: 4955531734
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9924717011
enp130s0f0_rx_packets: 811092
enp130s0f1_rx_packets: 787122
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1598214
enp130s0f0_rx_packets_phy: 811097
enp130s0f1_rx_packets_phy: 787199
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1598296


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.54        Core1: 40.71        
Core2: 27.03        Core3: 35.67        
Core4: 27.30        Core5: 45.04        
Core6: 20.93        Core7: 35.58        
Core8: 21.65        Core9: 35.18        
Core10: 24.21        Core11: 48.94        
Core12: 20.12        Core13: 46.60        
Core14: 21.36        Core15: 49.17        
Core16: 24.14        Core17: 38.09        
Core18: 26.86        Core19: 35.80        
Core20: 27.17        Core21: 37.13        
Core22: 26.60        Core23: 36.79        
Core24: 25.21        Core25: 39.58        
Core26: 27.70        Core27: 52.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 42.28
DDR read Latency(ns)
Socket0: 76391.74
Socket1: 191.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 40.61        
Core2: 27.31        Core3: 35.03        
Core4: 25.62        Core5: 44.67        
Core6: 29.68        Core7: 35.10        
Core8: 28.62        Core9: 35.09        
Core10: 27.48        Core11: 48.63        
Core12: 27.56        Core13: 43.56        
Core14: 26.28        Core15: 49.00        
Core16: 25.98        Core17: 38.50        
Core18: 25.36        Core19: 34.93        
Core20: 25.45        Core21: 37.16        
Core22: 27.31        Core23: 36.54        
Core24: 25.91        Core25: 39.24        
Core26: 30.08        Core27: 52.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.19
Socket1: 41.57
DDR read Latency(ns)
Socket0: 82858.28
Socket1: 194.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.45        Core1: 40.76        
Core2: 25.91        Core3: 35.80        
Core4: 24.97        Core5: 45.15        
Core6: 26.99        Core7: 35.66        
Core8: 28.01        Core9: 35.02        
Core10: 26.86        Core11: 49.01        
Core12: 26.30        Core13: 46.26        
Core14: 25.77        Core15: 49.16        
Core16: 26.74        Core17: 38.75        
Core18: 27.02        Core19: 35.17        
Core20: 25.57        Core21: 37.63        
Core22: 25.70        Core23: 36.61        
Core24: 25.60        Core25: 39.58        
Core26: 28.10        Core27: 52.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.13
Socket1: 42.29
DDR read Latency(ns)
Socket0: 82258.83
Socket1: 191.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 40.04        
Core2: 26.50        Core3: 35.42        
Core4: 25.21        Core5: 44.71        
Core6: 26.09        Core7: 35.42        
Core8: 26.06        Core9: 34.61        
Core10: 26.44        Core11: 48.58        
Core12: 25.30        Core13: 46.03        
Core14: 26.38        Core15: 48.92        
Core16: 24.42        Core17: 37.68        
Core18: 24.42        Core19: 35.48        
Core20: 23.83        Core21: 37.94        
Core22: 24.36        Core23: 36.89        
Core24: 23.73        Core25: 39.60        
Core26: 25.78        Core27: 52.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 42.00
DDR read Latency(ns)
Socket0: 81843.64
Socket1: 193.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20673
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412033226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412040534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206086385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206086385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206091783; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206091783; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206096003; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206096003; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206100169; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206100169; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005090357; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4170718; Consumed Joules: 254.56; Watts: 42.39; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2327587; Consumed DRAM Joules: 35.61; DRAM Watts: 5.93
S1P0; QPIClocks: 14412059870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412063034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206114667; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206114667; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206114369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206114369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206114230; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206114230; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206114262; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206114262; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005106220; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8442822; Consumed Joules: 515.31; Watts: 85.81; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6613754; Consumed DRAM Joules: 101.19; DRAM Watts: 16.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5192
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.50   0.01    0.60     281 K    913 K    0.69    0.09    0.01    0.02    10472        1        9     70
   1    1     0.15   0.13   1.11    1.20     143 M    172 M    0.17    0.21    0.10    0.12     3920    18348       85     51
   2    0     0.00   0.40   0.00    0.60      10 K     57 K    0.82    0.10    0.00    0.02      728        0        1     69
   3    1     0.14   0.13   1.09    1.20     133 M    163 M    0.18    0.26    0.09    0.12     3360    18925       49     52
   4    0     0.00   0.34   0.00    0.60    5106       36 K    0.86    0.11    0.00    0.02      952        0        0     69
   5    1     0.16   0.14   1.12    1.20     150 M    179 M    0.16    0.18    0.10    0.12     4816    19628       40     51
   6    0     0.00   0.33   0.00    0.60    4067       29 K    0.86    0.10    0.00    0.02       56        0        0     69
   7    1     0.15   0.21   0.71    1.20      72 M     87 M    0.17    0.20    0.05    0.06     2408    12843      305     52
   8    0     0.00   0.37   0.00    0.60    8065       40 K    0.80    0.12    0.00    0.02      560        0        0     68
   9    1     0.06   0.64   0.10    0.60    2297 K   3703 K    0.38    0.27    0.00    0.01        0      164       58     53
  10    0     0.00   0.34   0.00    0.60    3365       34 K    0.90    0.13    0.00    0.02      168        0        0     68
  11    1     0.15   0.23   0.67    1.20      83 M    102 M    0.18    0.19    0.05    0.07      840     5661       17     51
  12    0     0.00   0.36   0.00    0.60    6840       52 K    0.87    0.15    0.00    0.02     1176        0        0     69
  13    1     0.19   0.17   1.13    1.20     168 M    201 M    0.16    0.19    0.09    0.11     2576    17769       41     50
  14    0     0.00   0.36   0.00    0.60    4314       35 K    0.88    0.15    0.00    0.02      280        0        0     69
  15    1     0.18   0.23   0.76    1.20      91 M    112 M    0.18    0.19    0.05    0.06     1176     8233       78     50
  16    0     0.00   0.37   0.00    0.60      14 K     47 K    0.71    0.25    0.01    0.02      896        1        0     69
  17    1     0.08   0.17   0.51    1.01      68 M     80 M    0.15    0.19    0.08    0.10     1904    13109       91     51
  18    0     0.00   0.34   0.00    0.60    3538       33 K    0.90    0.10    0.00    0.02      560        0        0     69
  19    1     0.12   0.17   0.71    1.20      76 M     91 M    0.17    0.22    0.06    0.08     3696    15506       27     52
  20    0     0.00   0.34   0.00    0.60    2745       33 K    0.92    0.10    0.00    0.02     4760        0        0     70
  21    1     0.18   0.24   0.73    1.20      67 M     82 M    0.18    0.24    0.04    0.05     4144    12641       22     52
  22    0     0.00   0.34   0.00    0.60    5945       38 K    0.85    0.10    0.00    0.02       56        0        0     70
  23    1     0.15   0.20   0.78    1.20      79 M     97 M    0.18    0.23    0.05    0.06     4704    15705       37     53
  24    0     0.00   0.36   0.00    0.61    6875       40 K    0.83    0.10    0.00    0.02      168        0        0     70
  25    1     0.09   0.18   0.48    0.99      61 M     72 M    0.15    0.22    0.07    0.08     1232    13260        7     53
  26    0     0.00   0.36   0.00    0.60    6755       35 K    0.81    0.10    0.00    0.02     1960        0        0     70
  27    1     0.09   0.18   0.49    0.98      83 M     97 M    0.14    0.16    0.09    0.11      504     4204        6     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     363 K   1429 K    0.75    0.10    0.01    0.02    22792        2       10     61
 SKT    1     0.13   0.18   0.74    1.15    1283 M   1543 M    0.17    0.21    0.07    0.08    35280   175996      863     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.18   0.37    1.15    1283 M   1544 M    0.17    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  104 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.27 %

 C1 core residency: 16.54 %; C3 core residency: 1.38 %; C6 core residency: 49.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       17 G     17 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   69 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.75     0.18     212.43      29.61         152.59
 SKT   1    167.08    118.79     431.66      84.23         170.16
---------------------------------------------------------------------------------------------------------------
       *    167.83    118.97     644.09     113.83         170.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5275
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.79 --||-- Mem Ch  0: Reads (MB/s):  8099.75 --|
|--            Writes(MB/s):    13.04 --||--            Writes(MB/s):  5920.96 --|
|-- Mem Ch  1: Reads (MB/s):    34.65 --||-- Mem Ch  1: Reads (MB/s):  8099.75 --|
|--            Writes(MB/s):     9.60 --||--            Writes(MB/s):  5917.01 --|
|-- Mem Ch  2: Reads (MB/s):    37.14 --||-- Mem Ch  2: Reads (MB/s):  8099.81 --|
|--            Writes(MB/s):    13.00 --||--            Writes(MB/s):  5921.11 --|
|-- Mem Ch  3: Reads (MB/s):    38.06 --||-- Mem Ch  3: Reads (MB/s):  8096.92 --|
|--            Writes(MB/s):     9.13 --||--            Writes(MB/s):  5916.79 --|
|-- NODE 0 Mem Read (MB/s) :   151.63 --||-- NODE 1 Mem Read (MB/s) : 32396.23 --|
|-- NODE 0 Mem Write(MB/s) :    44.76 --||-- NODE 1 Mem Write(MB/s) : 23675.86 --|
|-- NODE 0 P. Write (T/s):     124338 --||-- NODE 1 P. Write (T/s):     316924 --|
|-- NODE 0 Memory (MB/s):      196.39 --||-- NODE 1 Memory (MB/s):    56072.09 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32547.86                --|
            |--                System Write Throughput(MB/s):      23720.63                --|
            |--               System Memory Throughput(MB/s):      56268.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 534b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8664         144     843 K   464 K     48       0     108  
 1     163 M       597 K    52 M   437 M    205 M     0    1412 K
-----------------------------------------------------------------------
 *     163 M       597 K    53 M   437 M    205 M     0    1412 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 42.95        
Core2: 27.10        Core3: 38.68        
Core4: 25.89        Core5: 38.37        
Core6: 26.14        Core7: 31.42        
Core8: 27.36        Core9: 28.15        
Core10: 23.71        Core11: 29.22        
Core12: 24.02        Core13: 40.42        
Core14: 24.38        Core15: 18.01        
Core16: 25.60        Core17: 30.20        
Core18: 24.71        Core19: 31.73        
Core20: 26.43        Core21: 34.32        
Core22: 26.45        Core23: 31.93        
Core24: 27.54        Core25: 36.57        
Core26: 27.45        Core27: 26.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 34.20
DDR read Latency(ns)
Socket0: 81278.98
Socket1: 219.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.65        Core1: 44.52        
Core2: 25.65        Core3: 41.14        
Core4: 27.10        Core5: 42.38        
Core6: 25.63        Core7: 33.84        
Core8: 26.24        Core9: 31.63        
Core10: 24.79        Core11: 38.79        
Core12: 26.00        Core13: 41.65        
Core14: 23.91        Core15: 32.22        
Core16: 25.88        Core17: 31.42        
Core18: 25.85        Core19: 34.29        
Core20: 26.61        Core21: 37.07        
Core22: 28.34        Core23: 34.66        
Core24: 26.88        Core25: 38.37        
Core26: 27.10        Core27: 40.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.04
Socket1: 38.86
DDR read Latency(ns)
Socket0: 82151.44
Socket1: 204.52
irq_total: 297371.16237011
cpu_total: 31.78
cpu_0: 0.80
cpu_1: 99.40
cpu_2: 0.07
cpu_3: 92.08
cpu_4: 0.07
cpu_5: 87.43
cpu_6: 0.07
cpu_7: 60.75
cpu_8: 0.07
cpu_9: 25.95
cpu_10: 0.00
cpu_11: 53.43
cpu_12: 0.07
cpu_13: 79.84
cpu_14: 0.07
cpu_15: 41.05
cpu_16: 0.07
cpu_17: 67.47
cpu_18: 0.07
cpu_19: 53.76
cpu_20: 0.13
cpu_21: 52.83
cpu_22: 0.13
cpu_23: 70.13
cpu_24: 0.07
cpu_25: 48.37
cpu_26: 0.07
cpu_27: 55.49
enp130s0f0_tx_bytes_phy: 5099836146
enp130s0f1_tx_bytes_phy: 5085643489
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10185479635
enp130s0f0_tx_packets_phy: 643670
enp130s0f1_tx_packets_phy: 658489
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1302159
enp130s0f0_rx_bytes_phy: 6037513327
enp130s0f1_rx_bytes_phy: 6957328556
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12994841883
enp130s0f0_rx_packets_phy: 751145
enp130s0f1_rx_packets_phy: 856750
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1607895
enp130s0f0_rx_packets: 751135
enp130s0f1_rx_packets: 856787
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1607922
enp130s0f0_tx_bytes: 5093986627
enp130s0f1_tx_bytes: 5079582525
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10173569152
enp130s0f0_tx_packets: 589199
enp130s0f1_tx_packets: 603218
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1192417
enp130s0f0_rx_bytes: 6007959107
enp130s0f1_rx_bytes: 6911495550
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12919454657


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.40        Core1: 44.86        
Core2: 26.22        Core3: 42.27        
Core4: 26.55        Core5: 43.68        
Core6: 25.73        Core7: 33.58        
Core8: 26.06        Core9: 33.11        
Core10: 25.15        Core11: 41.50        
Core12: 25.36        Core13: 42.78        
Core14: 25.03        Core15: 32.00        
Core16: 26.48        Core17: 31.33        
Core18: 19.17        Core19: 34.35        
Core20: 23.20        Core21: 36.84        
Core22: 20.52        Core23: 34.83        
Core24: 20.96        Core25: 38.65        
Core26: 21.43        Core27: 40.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.68
Socket1: 39.48
DDR read Latency(ns)
Socket0: 76270.50
Socket1: 200.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.11        Core1: 44.59        
Core2: 25.43        Core3: 40.12        
Core4: 26.27        Core5: 41.89        
Core6: 24.39        Core7: 33.68        
Core8: 24.66        Core9: 30.91        
Core10: 22.31        Core11: 37.46        
Core12: 25.03        Core13: 42.43        
Core14: 24.43        Core15: 31.33        
Core16: 25.66        Core17: 32.26        
Core18: 27.17        Core19: 34.81        
Core20: 24.78        Core21: 37.06        
Core22: 26.28        Core23: 34.90        
Core24: 25.55        Core25: 38.18        
Core26: 26.75        Core27: 43.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.54
Socket1: 38.92
DDR read Latency(ns)
Socket0: 80888.80
Socket1: 203.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.20        Core1: 45.29        
Core2: 27.34        Core3: 42.97        
Core4: 26.34        Core5: 43.85        
Core6: 24.82        Core7: 34.23        
Core8: 23.32        Core9: 34.21        
Core10: 24.21        Core11: 41.80        
Core12: 23.90        Core13: 43.23        
Core14: 23.17        Core15: 35.22        
Core16: 23.46        Core17: 31.98        
Core18: 24.31        Core19: 35.00        
Core20: 24.76        Core21: 37.76        
Core22: 26.40        Core23: 35.17        
Core24: 26.22        Core25: 38.78        
Core26: 25.21        Core27: 40.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.43
Socket1: 40.15
DDR read Latency(ns)
Socket0: 81639.46
Socket1: 199.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.77        Core1: 44.97        
Core2: 25.16        Core3: 42.10        
Core4: 26.03        Core5: 44.35        
Core6: 25.37        Core7: 33.69        
Core8: 24.31        Core9: 35.06        
Core10: 24.72        Core11: 39.75        
Core12: 23.86        Core13: 42.82        
Core14: 22.85        Core15: 34.07        
Core16: 24.86        Core17: 31.64        
Core18: 24.08        Core19: 34.63        
Core20: 24.97        Core21: 37.19        
Core22: 25.97        Core23: 34.53        
Core24: 26.78        Core25: 38.48        
Core26: 27.64        Core27: 36.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 39.27
DDR read Latency(ns)
Socket0: 80503.91
Socket1: 201.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21743
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417395146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417399962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208762292; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208762292; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208767478; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208767478; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208772494; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208772494; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208777217; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208777217; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007356462; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4178893; Consumed Joules: 255.06; Watts: 42.46; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2318760; Consumed DRAM Joules: 35.48; DRAM Watts: 5.91
S1P0; QPIClocks: 14417517298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417519086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208840208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208840208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208840262; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208840262; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208840457; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208840457; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208840571; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208840571; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007805637; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8479691; Consumed Joules: 517.56; Watts: 86.16; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6561331; Consumed DRAM Joules: 100.39; DRAM Watts: 16.71
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55c0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     233 K    798 K    0.71    0.09    0.01    0.02     6776        0        8     70
   1    1     0.19   0.16   1.19    1.20     163 M    191 M    0.15    0.18    0.09    0.10      784    14960       36     51
   2    0     0.00   0.38   0.00    0.60      10 K     55 K    0.81    0.10    0.00    0.02     1232        0        1     68
   3    1     0.16   0.14   1.11    1.20     151 M    178 M    0.15    0.19    0.10    0.11     2856    18086       73     51
   4    0     0.00   0.36   0.00    0.60    3423       36 K    0.91    0.11    0.00    0.02      448        0        0     70
   5    1     0.11   0.10   1.04    1.20     152 M    178 M    0.15    0.18    0.14    0.16     3528    21449       40     52
   6    0     0.00   0.33   0.00    0.60    4817       31 K    0.85    0.09    0.00    0.02     1400        0        0     69
   7    1     0.13   0.18   0.75    1.20      76 M     93 M    0.18    0.23    0.06    0.07     2968    13254      112     52
   8    0     0.00   0.36   0.00    0.60    6952       38 K    0.82    0.11    0.00    0.02      560        0        0     68
   9    1     0.17   0.83   0.20    0.62    6355 K     10 M    0.38    0.35    0.00    0.01      224      386      166     52
  10    0     0.00   0.40   0.00    0.60    7039       50 K    0.86    0.13    0.00    0.02      840        0        0     68
  11    1     0.16   0.24   0.66    1.13      76 M     97 M    0.22    0.28    0.05    0.06     3248     6837       22     51
  12    0     0.00   0.36   0.00    0.60    9230       60 K    0.85    0.14    0.00    0.02      392        0        0     69
  13    1     0.19   0.19   0.99    1.20     139 M    171 M    0.19    0.18    0.07    0.09      896     5247      143     50
  14    0     0.00   0.34   0.00    0.60    4895       36 K    0.87    0.14    0.00    0.02      336        0        0     69
  15    1     0.12   0.28   0.42    0.91      47 M     62 M    0.25    0.37    0.04    0.05     2576     3058       10     51
  16    0     0.00   0.37   0.00    0.60    8783       39 K    0.78    0.15    0.00    0.02      896        0        0     69
  17    1     0.36   0.43   0.82    1.20      73 M     93 M    0.21    0.19    0.02    0.03     3024    12416       44     51
  18    0     0.00   0.59   0.00    0.60      32 K     76 K    0.58    0.36    0.01    0.01     2800        1        1     70
  19    1     0.08   0.11   0.66    1.20      75 M     90 M    0.17    0.21    0.10    0.12     2744    14603       37     53
  20    0     0.00   0.33   0.00    0.60    2682       32 K    0.92    0.10    0.00    0.02      392        0        0     70
  21    1     0.14   0.21   0.66    1.20      67 M     82 M    0.19    0.22    0.05    0.06     1960    12320      190     52
  22    0     0.00   0.36   0.00    0.60    6520       39 K    0.83    0.09    0.00    0.02      224        0        0     70
  23    1     0.21   0.25   0.85    1.20      80 M    100 M    0.20    0.23    0.04    0.05     3696    14724       21     52
  24    0     0.00   0.34   0.00    0.60    5197       35 K    0.85    0.09    0.00    0.02      112        0        0     71
  25    1     0.09   0.16   0.54    1.06      66 M     78 M    0.15    0.21    0.08    0.09     4088    13603        4     52
  26    0     0.00   0.35   0.00    0.60    6071       37 K    0.84    0.09    0.00    0.02     2464        0        0     69
  27    1     0.15   0.22   0.67    1.13      85 M    104 M    0.19    0.24    0.06    0.07     1064     6870       12     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     342 K   1369 K    0.75    0.12    0.01    0.02    18872        1       10     61
 SKT    1     0.16   0.21   0.75    1.15    1260 M   1533 M    0.18    0.21    0.06    0.07    33656   157813      910     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.21   0.38    1.15    1261 M   1535 M    0.18    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  106 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.98 %

 C1 core residency: 17.23 %; C3 core residency: 0.32 %; C6 core residency: 49.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.74     0.22     211.84      29.59         151.42
 SKT   1    163.02    118.48     432.72      83.74         165.79
---------------------------------------------------------------------------------------------------------------
       *    163.76    118.70     644.56     113.33         165.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56a3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    45.12 --||-- Mem Ch  0: Reads (MB/s):  8480.26 --|
|--            Writes(MB/s):    15.45 --||--            Writes(MB/s):  5879.17 --|
|-- Mem Ch  1: Reads (MB/s):    38.60 --||-- Mem Ch  1: Reads (MB/s):  8476.36 --|
|--            Writes(MB/s):    11.29 --||--            Writes(MB/s):  5875.62 --|
|-- Mem Ch  2: Reads (MB/s):    40.75 --||-- Mem Ch  2: Reads (MB/s):  8478.52 --|
|--            Writes(MB/s):    15.24 --||--            Writes(MB/s):  5878.76 --|
|-- Mem Ch  3: Reads (MB/s):    40.56 --||-- Mem Ch  3: Reads (MB/s):  8474.14 --|
|--            Writes(MB/s):    11.22 --||--            Writes(MB/s):  5874.93 --|
|-- NODE 0 Mem Read (MB/s) :   165.03 --||-- NODE 1 Mem Read (MB/s) : 33909.27 --|
|-- NODE 0 Mem Write(MB/s) :    53.21 --||-- NODE 1 Mem Write(MB/s) : 23508.48 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     347592 --|
|-- NODE 0 Memory (MB/s):      218.24 --||-- NODE 1 Memory (MB/s):    57417.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34074.31                --|
            |--                System Write Throughput(MB/s):      23561.69                --|
            |--               System Memory Throughput(MB/s):      57636.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5778
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      10 K       132     968 K   538 K     12       0      24  
 1     154 M       639 K    44 M   420 M    209 M     0    1113 K
-----------------------------------------------------------------------
 *     154 M       639 K    45 M   420 M    209 M     0    1113 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.31        Core1: 46.25        
Core2: 26.07        Core3: 45.69        
Core4: 25.53        Core5: 46.14        
Core6: 27.87        Core7: 37.19        
Core8: 26.84        Core9: 37.56        
Core10: 26.02        Core11: 51.21        
Core12: 24.58        Core13: 49.29        
Core14: 24.44        Core15: 51.87        
Core16: 26.05        Core17: 39.88        
Core18: 25.88        Core19: 36.09        
Core20: 27.50        Core21: 39.13        
Core22: 26.39        Core23: 37.15        
Core24: 25.75        Core25: 39.29        
Core26: 26.75        Core27: 47.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 44.95
DDR read Latency(ns)
Socket0: 74489.79
Socket1: 187.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.85        Core1: 45.12        
Core2: 27.17        Core3: 45.61        
Core4: 27.19        Core5: 46.66        
Core6: 26.65        Core7: 37.46        
Core8: 25.81        Core9: 36.00        
Core10: 27.00        Core11: 52.13        
Core12: 24.08        Core13: 48.75        
Core14: 25.88        Core15: 51.68        
Core16: 25.13        Core17: 38.93        
Core18: 24.76        Core19: 36.04        
Core20: 24.73        Core21: 39.08        
Core22: 28.09        Core23: 37.57        
Core24: 26.23        Core25: 39.48        
Core26: 26.36        Core27: 51.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.55
Socket1: 45.21
DDR read Latency(ns)
Socket0: 76480.16
Socket1: 187.75
irq_total: 239902.673195052
cpu_total: 31.26
cpu_0: 0.93
cpu_1: 91.42
cpu_2: 0.07
cpu_3: 88.49
cpu_4: 0.07
cpu_5: 97.27
cpu_6: 0.07
cpu_7: 60.61
cpu_8: 0.07
cpu_9: 13.97
cpu_10: 0.00
cpu_11: 55.29
cpu_12: 0.00
cpu_13: 84.76
cpu_14: 0.07
cpu_15: 53.16
cpu_16: 0.00
cpu_17: 48.64
cpu_18: 0.00
cpu_19: 59.15
cpu_20: 0.07
cpu_21: 49.17
cpu_22: 0.07
cpu_23: 56.29
cpu_24: 0.00
cpu_25: 55.49
cpu_26: 0.07
cpu_27: 59.61
enp130s0f0_rx_bytes: 6404903799
enp130s0f1_rx_bytes: 6811478864
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13216382663
enp130s0f0_rx_packets: 760643
enp130s0f1_rx_packets: 823716
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1584359
enp130s0f0_rx_bytes_phy: 6448268754
enp130s0f1_rx_bytes_phy: 6856241928
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13304510682
enp130s0f0_tx_packets: 560150
enp130s0f1_tx_packets: 555568
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1115718
enp130s0f0_rx_packets_phy: 760648
enp130s0f1_rx_packets_phy: 823743
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1584391
enp130s0f0_tx_packets_phy: 614745
enp130s0f1_tx_packets_phy: 611545
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1226290
enp130s0f0_tx_bytes_phy: 4910804656
enp130s0f1_tx_bytes_phy: 4877617773
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9788422429
enp130s0f0_tx_bytes: 4905033068
enp130s0f1_tx_bytes: 4871793708
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9776826776


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 45.59        
Core2: 21.99        Core3: 45.85        
Core4: 27.00        Core5: 46.43        
Core6: 20.91        Core7: 37.54        
Core8: 18.18        Core9: 36.40        
Core10: 27.74        Core11: 51.71        
Core12: 24.09        Core13: 49.18        
Core14: 25.68        Core15: 51.58        
Core16: 27.27        Core17: 38.62        
Core18: 28.91        Core19: 36.55        
Core20: 21.12        Core21: 39.07        
Core22: 23.14        Core23: 36.97        
Core24: 26.77        Core25: 39.43        
Core26: 25.77        Core27: 50.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 45.19
DDR read Latency(ns)
Socket0: 72718.52
Socket1: 187.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.37        Core1: 45.66        
Core2: 28.09        Core3: 45.94        
Core4: 23.69        Core5: 46.31        
Core6: 26.66        Core7: 37.72        
Core8: 28.31        Core9: 36.78        
Core10: 26.20        Core11: 51.99        
Core12: 23.56        Core13: 49.50        
Core14: 24.79        Core15: 51.89        
Core16: 27.05        Core17: 39.29        
Core18: 25.39        Core19: 36.32        
Core20: 26.90        Core21: 38.68        
Core22: 27.07        Core23: 37.26        
Core24: 26.33        Core25: 39.86        
Core26: 26.81        Core27: 52.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.87
Socket1: 45.44
DDR read Latency(ns)
Socket0: 75248.60
Socket1: 186.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.63        Core1: 45.83        
Core2: 27.23        Core3: 45.90        
Core4: 25.61        Core5: 46.18        
Core6: 28.91        Core7: 37.12        
Core8: 28.07        Core9: 36.53        
Core10: 26.36        Core11: 52.16        
Core12: 25.28        Core13: 48.31        
Core14: 26.89        Core15: 51.43        
Core16: 27.27        Core17: 39.59        
Core18: 25.44        Core19: 35.99        
Core20: 26.46        Core21: 38.81        
Core22: 27.67        Core23: 37.12        
Core24: 28.19        Core25: 39.02        
Core26: 26.30        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.32
Socket1: 45.18
DDR read Latency(ns)
Socket0: 76135.24
Socket1: 187.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.80        Core1: 46.22        
Core2: 24.97        Core3: 46.00        
Core4: 24.57        Core5: 46.74        
Core6: 26.94        Core7: 37.87        
Core8: 27.21        Core9: 37.16        
Core10: 24.73        Core11: 52.32        
Core12: 23.67        Core13: 50.26        
Core14: 25.24        Core15: 52.09        
Core16: 25.88        Core17: 38.86        
Core18: 25.39        Core19: 36.56        
Core20: 25.01        Core21: 39.48        
Core22: 26.68        Core23: 37.48        
Core24: 25.68        Core25: 39.87        
Core26: 26.88        Core27: 52.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 45.74
DDR read Latency(ns)
Socket0: 75848.54
Socket1: 186.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22815
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411403294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411407322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205768112; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205768112; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205772971; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205772971; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205777508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205777508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205778726; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205778726; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004820479; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4174625; Consumed Joules: 254.80; Watts: 42.44; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2319161; Consumed DRAM Joules: 35.48; DRAM Watts: 5.91
S1P0; QPIClocks: 14411411738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411413570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205787780; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205787780; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205787863; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205787863; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205787902; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205787902; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205787947; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205787947; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004837502; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8532087; Consumed Joules: 520.76; Watts: 86.74; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6604949; Consumed DRAM Joules: 101.06; DRAM Watts: 16.83
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59f1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     268 K    922 K    0.71    0.08    0.01    0.02     8008        1        7     70
   1    1     0.10   0.09   1.10    1.20     156 M    183 M    0.15    0.18    0.15    0.18     3416    20435       34     51
   2    0     0.00   0.39   0.00    0.60      11 K     70 K    0.83    0.11    0.00    0.02      616        0        0     69
   3    1     0.11   0.10   1.06    1.20     147 M    172 M    0.14    0.19    0.13    0.16     3640    19929       95     51
   4    0     0.00   0.36   0.00    0.60    5118       44 K    0.88    0.11    0.00    0.02     2240        0        0     70
   5    1     0.20   0.17   1.17    1.20     149 M    176 M    0.15    0.18    0.07    0.09     3584    19611       51     51
   6    0     0.00   0.56   0.00    0.60      23 K     65 K    0.64    0.17    0.00    0.01     2128        1        0     69
   7    1     0.15   0.20   0.75    1.20      72 M     88 M    0.18    0.23    0.05    0.06     3304    12864      277     51
   8    0     0.00   0.43   0.00    0.60    8981       45 K    0.80    0.18    0.00    0.02      896        0        0     68
   9    1     0.09   0.69   0.13    0.60    3771 K   5860 K    0.36    0.34    0.00    0.01      168      293       17     52
  10    0     0.00   0.41   0.00    0.60    5733       41 K    0.86    0.17    0.00    0.02      224        0        0     68
  11    1     0.14   0.19   0.70    1.20      90 M    108 M    0.16    0.17    0.07    0.08      392     7888       31     50
  12    0     0.00   0.35   0.00    0.60    4153       41 K    0.90    0.15    0.00    0.02      112        0        0     69
  13    1     0.16   0.15   1.03    1.20     151 M    179 M    0.16    0.16    0.09    0.11     1904    12700       16     50
  14    0     0.00   0.34   0.00    0.60    5838       47 K    0.88    0.16    0.00    0.02     2408        0        0     69
  15    1     0.13   0.19   0.67    1.20      87 M    104 M    0.16    0.17    0.07    0.08     1848     7839       73     50
  16    0     0.00   0.35   0.00    0.60    6305       36 K    0.83    0.15    0.00    0.02      112        0        0     69
  17    1     0.10   0.19   0.51    1.02      64 M     76 M    0.15    0.20    0.07    0.08     4144    13102      187     51
  18    0     0.00   0.34   0.00    0.60    2995       35 K    0.91    0.10    0.00    0.02      504        0        1     69
  19    1     0.11   0.14   0.73    1.20      77 M     94 M    0.17    0.21    0.07    0.09     2016    15492       24     52
  20    0     0.00   0.33   0.00    0.60      18 K     58 K    0.68    0.41    0.01    0.02     3024        2        0     70
  21    1     0.09   0.16   0.55    1.08      64 M     77 M    0.16    0.20    0.07    0.09     1456    12390       45     53
  22    0     0.00   0.34   0.00    0.60    6180       38 K    0.84    0.11    0.00    0.02      280        0        0     70
  23    1     0.07   0.11   0.67    1.19      76 M     90 M    0.16    0.21    0.10    0.12     4032    15435       41     53
  24    0     0.00   0.33   0.00    0.60    4577       32 K    0.86    0.09    0.00    0.02      168        0        0     71
  25    1     0.18   0.26   0.69    1.19      63 M     77 M    0.17    0.22    0.03    0.04      392    12994      163     52
  26    0     0.00   0.33   0.00    0.60    6337       34 K    0.82    0.09    0.00    0.02     2128        0        0     70
  27    1     0.13   0.17   0.75    1.20      95 M    115 M    0.17    0.18    0.07    0.09     2016     7996       17     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     378 K   1515 K    0.75    0.12    0.01    0.02    22848        4        8     61
 SKT    1     0.13   0.17   0.75    1.17    1301 M   1550 M    0.16    0.19    0.07    0.09    32312   178968     1071     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.17   0.38    1.17    1302 M   1551 M    0.16    0.19    0.07    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  105 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.23 %

 C1 core residency: 17.45 %; C3 core residency: 1.12 %; C6 core residency: 49.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       17 G     17 G   |   18%    18%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.79     0.26     212.20      29.60         157.42
 SKT   1    169.82    117.69     435.63      83.99         172.30
---------------------------------------------------------------------------------------------------------------
       *    170.60    117.95     647.84     113.58         172.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5ad5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    47.32 --||-- Mem Ch  0: Reads (MB/s):  8064.55 --|
|--            Writes(MB/s):    12.37 --||--            Writes(MB/s):  5937.64 --|
|-- Mem Ch  1: Reads (MB/s):    36.62 --||-- Mem Ch  1: Reads (MB/s):  8062.59 --|
|--            Writes(MB/s):     8.52 --||--            Writes(MB/s):  5933.37 --|
|-- Mem Ch  2: Reads (MB/s):    39.46 --||-- Mem Ch  2: Reads (MB/s):  8065.96 --|
|--            Writes(MB/s):    12.25 --||--            Writes(MB/s):  5938.01 --|
|-- Mem Ch  3: Reads (MB/s):    42.17 --||-- Mem Ch  3: Reads (MB/s):  8061.37 --|
|--            Writes(MB/s):     8.22 --||--            Writes(MB/s):  5933.77 --|
|-- NODE 0 Mem Read (MB/s) :   165.57 --||-- NODE 1 Mem Read (MB/s) : 32254.48 --|
|-- NODE 0 Mem Write(MB/s) :    41.37 --||-- NODE 1 Mem Write(MB/s) : 23742.79 --|
|-- NODE 0 P. Write (T/s):     124339 --||-- NODE 1 P. Write (T/s):     323147 --|
|-- NODE 0 Memory (MB/s):      206.94 --||-- NODE 1 Memory (MB/s):    55997.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32420.05                --|
            |--                System Write Throughput(MB/s):      23784.16                --|
            |--               System Memory Throughput(MB/s):      56204.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5baa
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8832          72    1050 K   476 K     24       0      72  
 1     159 M       703 K    46 M   426 M    207 M     0    1486 K
-----------------------------------------------------------------------
 *     159 M       703 K    47 M   427 M    207 M     0    1486 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 43.53        
Core2: 26.17        Core3: 44.12        
Core4: 26.27        Core5: 45.20        
Core6: 27.21        Core7: 36.10        
Core8: 25.78        Core9: 32.46        
Core10: 24.47        Core11: 49.23        
Core12: 24.39        Core13: 44.88        
Core14: 24.80        Core15: 49.41        
Core16: 25.22        Core17: 39.41        
Core18: 24.91        Core19: 34.82        
Core20: 23.22        Core21: 38.42        
Core22: 26.33        Core23: 36.71        
Core24: 27.52        Core25: 39.14        
Core26: 27.25        Core27: 49.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.63
Socket1: 43.41
DDR read Latency(ns)
Socket0: 71250.10
Socket1: 194.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.36        Core1: 43.32        
Core2: 26.01        Core3: 43.19        
Core4: 25.80        Core5: 42.67        
Core6: 27.75        Core7: 34.62        
Core8: 27.29        Core9: 31.17        
Core10: 23.62        Core11: 43.70        
Core12: 25.60        Core13: 35.32        
Core14: 26.74        Core15: 47.20        
Core16: 27.87        Core17: 38.85        
Core18: 25.40        Core19: 33.88        
Core20: 24.39        Core21: 37.69        
Core22: 26.94        Core23: 35.47        
Core24: 26.26        Core25: 38.33        
Core26: 27.69        Core27: 47.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.84
Socket1: 40.82
DDR read Latency(ns)
Socket0: 74248.08
Socket1: 202.08
irq_total: 291497.066148404
cpu_total: 31.01
cpu_0: 0.93
cpu_1: 87.56
cpu_2: 0.07
cpu_3: 94.28
cpu_4: 0.07
cpu_5: 93.28
cpu_6: 0.07
cpu_7: 68.06
cpu_8: 0.07
cpu_9: 16.97
cpu_10: 0.07
cpu_11: 52.50
cpu_12: 0.00
cpu_13: 70.86
cpu_14: 0.13
cpu_15: 51.16
cpu_16: 0.07
cpu_17: 44.31
cpu_18: 0.07
cpu_19: 60.08
cpu_20: 0.07
cpu_21: 54.69
cpu_22: 0.07
cpu_23: 70.73
cpu_24: 0.07
cpu_25: 51.36
cpu_26: 0.07
cpu_27: 50.57
enp130s0f0_rx_bytes_phy: 6100371412
enp130s0f1_rx_bytes_phy: 7143577905
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13243949317
enp130s0f0_tx_packets: 590568
enp130s0f1_tx_packets: 581854
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1172422
enp130s0f0_rx_bytes: 6059335139
enp130s0f1_rx_bytes: 7096783685
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13156118824
enp130s0f0_rx_packets: 761449
enp130s0f1_rx_packets: 844291
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1605740
enp130s0f0_tx_packets_phy: 646056
enp130s0f1_tx_packets_phy: 637128
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1283184
enp130s0f0_rx_packets_phy: 761469
enp130s0f1_rx_packets_phy: 844295
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1605764
enp130s0f0_tx_bytes_phy: 5074599041
enp130s0f1_tx_bytes_phy: 5014856593
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10089455634
enp130s0f0_tx_bytes: 5068600942
enp130s0f1_tx_bytes: 5009089181
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10077690123


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.01        Core1: 42.09        
Core2: 26.87        Core3: 41.73        
Core4: 25.37        Core5: 41.81        
Core6: 28.88        Core7: 33.48        
Core8: 26.46        Core9: 26.39        
Core10: 25.70        Core11: 45.17        
Core12: 24.81        Core13: 35.97        
Core14: 22.32        Core15: 36.72        
Core16: 19.05        Core17: 38.59        
Core18: 19.75        Core19: 33.42        
Core20: 22.20        Core21: 36.54        
Core22: 23.83        Core23: 35.00        
Core24: 21.14        Core25: 38.00        
Core26: 28.00        Core27: 48.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.77
Socket1: 39.49
DDR read Latency(ns)
Socket0: 70647.26
Socket1: 205.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.13        Core1: 41.27        
Core2: 27.04        Core3: 41.36        
Core4: 27.00        Core5: 40.32        
Core6: 27.74        Core7: 32.93        
Core8: 25.67        Core9: 29.24        
Core10: 24.88        Core11: 47.57        
Core12: 25.04        Core13: 28.45        
Core14: 25.64        Core15: 43.65        
Core16: 25.86        Core17: 37.49        
Core18: 24.45        Core19: 33.27        
Core20: 24.66        Core21: 36.69        
Core22: 25.47        Core23: 35.31        
Core24: 25.94        Core25: 37.34        
Core26: 27.91        Core27: 46.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.68
Socket1: 38.85
DDR read Latency(ns)
Socket0: 75841.63
Socket1: 208.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.59        Core1: 41.43        
Core2: 25.43        Core3: 39.49        
Core4: 26.38        Core5: 42.10        
Core6: 26.86        Core7: 33.82        
Core8: 25.89        Core9: 28.50        
Core10: 25.17        Core11: 45.11        
Core12: 23.99        Core13: 33.87        
Core14: 25.39        Core15: 41.14        
Core16: 26.17        Core17: 38.03        
Core18: 25.99        Core19: 33.94        
Core20: 24.00        Core21: 36.92        
Core22: 24.57        Core23: 34.64        
Core24: 26.46        Core25: 37.90        
Core26: 25.28        Core27: 43.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.08
Socket1: 39.09
DDR read Latency(ns)
Socket0: 79919.86
Socket1: 208.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.67        Core1: 44.79        
Core2: 26.82        Core3: 43.43        
Core4: 26.33        Core5: 43.55        
Core6: 27.02        Core7: 35.04        
Core8: 24.85        Core9: 30.56        
Core10: 24.35        Core11: 43.05        
Core12: 24.56        Core13: 40.15        
Core14: 25.63        Core15: 44.49        
Core16: 25.90        Core17: 39.22        
Core18: 24.84        Core19: 34.22        
Core20: 24.60        Core21: 37.78        
Core22: 25.68        Core23: 35.54        
Core24: 27.13        Core25: 38.54        
Core26: 27.39        Core27: 45.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 41.27
DDR read Latency(ns)
Socket0: 77963.46
Socket1: 200.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23883
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410140554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410143798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205137803; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205137803; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205143037; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205143037; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205146889; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205146889; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205150872; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205150872; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004325772; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4157156; Consumed Joules: 253.73; Watts: 42.26; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2306480; Consumed DRAM Joules: 35.29; DRAM Watts: 5.88
S1P0; QPIClocks: 14410216482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410219526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205201877; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205201877; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205191397; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205191397; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205191269; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205191269; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205191256; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205191256; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004172030; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8481074; Consumed Joules: 517.64; Watts: 86.22; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6560631; Consumed DRAM Joules: 100.38; DRAM Watts: 16.72
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e1d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     264 K    891 K    0.70    0.08    0.01    0.02     8960        1       10     69
   1    1     0.15   0.14   1.07    1.20     146 M    173 M    0.16    0.19    0.10    0.11     4256    22780       39     51
   2    0     0.00   0.40   0.00    0.60      12 K     66 K    0.81    0.09    0.00    0.02      448        0        0     69
   3    1     0.17   0.15   1.14    1.20     157 M    185 M    0.15    0.20    0.09    0.11     4760    19527      161     51
   4    0     0.00   0.39   0.00    0.60    5947       51 K    0.88    0.13    0.00    0.02      952        0        0     69
   5    1     0.12   0.11   1.12    1.20     163 M    192 M    0.15    0.19    0.14    0.16     5992    23207       25     51
   6    0     0.00   0.35   0.00    0.60    5165       38 K    0.87    0.10    0.00    0.02      168        0        0     68
   7    1     0.18   0.22   0.83    1.20      81 M     99 M    0.19    0.25    0.04    0.06     2296    14217       26     51
   8    0     0.00   0.40   0.00    0.60    6437       44 K    0.86    0.16    0.00    0.02     1288        0        0     68
   9    1     0.12   0.74   0.16    0.63    3756 K   7703 K    0.51    0.39    0.00    0.01      224      177       46     53
  10    0     0.00   0.43   0.00    0.60    6925       48 K    0.86    0.18    0.00    0.02      224        0        0     67
  11    1     0.10   0.15   0.65    1.17      93 M    111 M    0.17    0.20    0.09    0.11      840     7814       26     51
  12    0     0.00   0.58   0.00    0.60      64 K    119 K    0.46    0.21    0.01    0.02     7672        2        3     69
  13    1     0.24   0.27   0.88    1.20      94 M    122 M    0.23    0.26    0.04    0.05     1120     6457       39     50
  14    0     0.00   0.38   0.00    0.60    6516       50 K    0.87    0.17    0.00    0.02      560        0        0     69
  15    1     0.13   0.20   0.63    1.15      71 M     90 M    0.21    0.29    0.06    0.07     1680     6292       18     50
  16    0     0.00   0.36   0.00    0.60    5784       37 K    0.85    0.14    0.00    0.02      224        0        0     69
  17    1     0.06   0.14   0.41    0.89      65 M     75 M    0.14    0.20    0.11    0.13     3360    12654      104     51
  18    0     0.00   0.38   0.00    0.60    3762       42 K    0.91    0.09    0.00    0.02      392        0        0     69
  19    1     0.15   0.21   0.74    1.20      74 M     90 M    0.18    0.22    0.05    0.06      672    14927       28     52
  20    0     0.00   0.38   0.00    0.60    6643       57 K    0.89    0.12    0.00    0.02     1176        0        0     70
  21    1     0.15   0.22   0.67    1.19      68 M     83 M    0.18    0.22    0.05    0.06     1624    12369       20     52
  22    0     0.00   0.37   0.00    0.60    5883       42 K    0.86    0.12    0.00    0.02      616        0        0     70
  23    1     0.22   0.26   0.88    1.20      83 M    102 M    0.19    0.25    0.04    0.05     3360    15500       63     52
  24    0     0.00   0.37   0.00    0.60    6350       41 K    0.85    0.10    0.00    0.02      336        0        0     70
  25    1     0.12   0.18   0.63    1.17      67 M     80 M    0.17    0.21    0.06    0.07     2464    13953       12     52
  26    0     0.00   0.35   0.00    0.60    4070       34 K    0.88    0.09    0.00    0.02      728        0        0     70
  27    1     0.11   0.18   0.60    1.14      82 M     99 M    0.17    0.21    0.08    0.09      896     7119        7     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     404 K   1567 K    0.74    0.11    0.01    0.02    23744        3       13     61
 SKT    1     0.14   0.19   0.74    1.16    1252 M   1516 M    0.17    0.22    0.06    0.07    33544   176993      614     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.37    1.16    1252 M   1518 M    0.18    0.22    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  105 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.21 %

 C1 core residency: 17.41 %; C3 core residency: 0.80 %; C6 core residency: 49.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.84 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.80 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       17 G     17 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   69 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.20     214.22      29.68         156.60
 SKT   1    162.64    118.69     432.92      83.98         168.42
---------------------------------------------------------------------------------------------------------------
       *    163.43    118.89     647.14     113.66         167.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f00
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    40.63 --||-- Mem Ch  0: Reads (MB/s):  7807.71 --|
|--            Writes(MB/s):    14.04 --||--            Writes(MB/s):  6003.44 --|
|-- Mem Ch  1: Reads (MB/s):    32.33 --||-- Mem Ch  1: Reads (MB/s):  7804.65 --|
|--            Writes(MB/s):     9.63 --||--            Writes(MB/s):  5999.92 --|
|-- Mem Ch  2: Reads (MB/s):    35.01 --||-- Mem Ch  2: Reads (MB/s):  7807.56 --|
|--            Writes(MB/s):    13.58 --||--            Writes(MB/s):  6004.52 --|
|-- Mem Ch  3: Reads (MB/s):    36.12 --||-- Mem Ch  3: Reads (MB/s):  7803.89 --|
|--            Writes(MB/s):     9.63 --||--            Writes(MB/s):  6000.35 --|
|-- NODE 0 Mem Read (MB/s) :   144.09 --||-- NODE 1 Mem Read (MB/s) : 31223.81 --|
|-- NODE 0 Mem Write(MB/s) :    46.89 --||-- NODE 1 Mem Write(MB/s) : 24008.23 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     306391 --|
|-- NODE 0 Memory (MB/s):      190.98 --||-- NODE 1 Memory (MB/s):    55232.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31367.90                --|
            |--                System Write Throughput(MB/s):      24055.12                --|
            |--               System Memory Throughput(MB/s):      55423.02                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5fd5
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9144         132     803 K   463 K     24       0       0  
 1     165 M       718 K    57 M   444 M    209 M     0    1333 K
-----------------------------------------------------------------------
 *     165 M       718 K    58 M   444 M    209 M     0    1333 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.70        Core1: 42.78        
Core2: 28.77        Core3: 42.46        
Core4: 26.45        Core5: 43.22        
Core6: 27.32        Core7: 33.00        
Core8: 26.31        Core9: 31.58        
Core10: 25.82        Core11: 15.50        
Core12: 24.72        Core13: 39.62        
Core14: 27.59        Core15: 44.84        
Core16: 25.96        Core17: 36.12        
Core18: 26.54        Core19: 34.13        
Core20: 26.24        Core21: 35.82        
Core22: 27.48        Core23: 33.67        
Core24: 29.50        Core25: 38.14        
Core26: 28.32        Core27: 37.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.97
Socket1: 37.38
DDR read Latency(ns)
Socket0: 87494.37
Socket1: 209.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.57        Core1: 43.41        
Core2: 27.20        Core3: 43.03        
Core4: 28.93        Core5: 43.61        
Core6: 28.33        Core7: 33.54        
Core8: 27.81        Core9: 32.45        
Core10: 25.94        Core11: 16.47        
Core12: 25.95        Core13: 46.77        
Core14: 26.90        Core15: 45.63        
Core16: 25.93        Core17: 37.47        
Core18: 25.20        Core19: 34.28        
Core20: 23.90        Core21: 36.63        
Core22: 25.66        Core23: 33.59        
Core24: 27.01        Core25: 38.38        
Core26: 29.23        Core27: 37.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.60
Socket1: 38.51
DDR read Latency(ns)
Socket0: 87732.95
Socket1: 206.33
irq_total: 308845.744380778
cpu_total: 30.38
cpu_0: 1.00
cpu_1: 98.14
cpu_2: 0.13
cpu_3: 89.69
cpu_4: 0.13
cpu_5: 93.75
cpu_6: 0.13
cpu_7: 62.77
cpu_8: 0.13
cpu_9: 9.77
cpu_10: 0.07
cpu_11: 49.27
cpu_12: 0.13
cpu_13: 58.64
cpu_14: 0.07
cpu_15: 65.29
cpu_16: 0.13
cpu_17: 48.60
cpu_18: 0.13
cpu_19: 52.86
cpu_20: 0.07
cpu_21: 56.72
cpu_22: 0.07
cpu_23: 56.12
cpu_24: 0.07
cpu_25: 46.21
cpu_26: 0.13
cpu_27: 60.57
enp130s0f0_rx_bytes: 6393455606
enp130s0f1_rx_bytes: 6844180290
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13237635896
enp130s0f0_tx_packets_phy: 658946
enp130s0f1_tx_packets_phy: 677154
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1336100
enp130s0f0_rx_bytes_phy: 6436426870
enp130s0f1_rx_bytes_phy: 6888195656
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13324622526
enp130s0f0_tx_packets: 603642
enp130s0f1_tx_packets: 619462
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1223104
enp130s0f0_rx_packets_phy: 781639
enp130s0f1_rx_packets_phy: 856592
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1638231
enp130s0f0_tx_bytes: 5187801778
enp130s0f1_tx_bytes: 5157309749
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10345111527
enp130s0f0_rx_packets: 781661
enp130s0f1_rx_packets: 856614
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1638275
enp130s0f0_tx_bytes_phy: 5193762339
enp130s0f1_tx_bytes_phy: 5163407371
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10357169710


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.75        Core1: 40.25        
Core2: 29.81        Core3: 40.18        
Core4: 22.00        Core5: 41.54        
Core6: 14.22        Core7: 30.95        
Core8: 20.05        Core9: 29.20        
Core10: 17.79        Core11: 14.99        
Core12: 17.96        Core13: 31.13        
Core14: 18.33        Core15: 43.43        
Core16: 24.82        Core17: 35.42        
Core18: 24.50        Core19: 32.77        
Core20: 24.98        Core21: 34.84        
Core22: 26.86        Core23: 31.53        
Core24: 26.43        Core25: 36.95        
Core26: 27.52        Core27: 24.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.42
Socket1: 34.10
DDR read Latency(ns)
Socket0: 86313.96
Socket1: 223.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 42.71        
Core2: 28.86        Core3: 42.24        
Core4: 25.73        Core5: 43.35        
Core6: 28.48        Core7: 33.19        
Core8: 29.47        Core9: 31.52        
Core10: 26.91        Core11: 16.27        
Core12: 26.46        Core13: 46.75        
Core14: 27.91        Core15: 45.13        
Core16: 26.64        Core17: 37.32        
Core18: 26.23        Core19: 33.92        
Core20: 25.74        Core21: 36.17        
Core22: 25.78        Core23: 33.01        
Core24: 28.24        Core25: 37.85        
Core26: 27.69        Core27: 31.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 37.61
DDR read Latency(ns)
Socket0: 88901.00
Socket1: 209.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 41.39        
Core2: 25.88        Core3: 40.39        
Core4: 26.35        Core5: 42.28        
Core6: 29.29        Core7: 31.39        
Core8: 26.57        Core9: 29.80        
Core10: 27.23        Core11: 14.58        
Core12: 27.49        Core13: 38.84        
Core14: 26.69        Core15: 44.09        
Core16: 25.23        Core17: 34.97        
Core18: 24.92        Core19: 33.10        
Core20: 26.89        Core21: 35.51        
Core22: 27.27        Core23: 31.72        
Core24: 26.41        Core25: 37.21        
Core26: 26.36        Core27: 18.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 34.69
DDR read Latency(ns)
Socket0: 90451.18
Socket1: 220.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.89        Core1: 41.39        
Core2: 27.04        Core3: 41.97        
Core4: 25.13        Core5: 42.13        
Core6: 27.01        Core7: 31.95        
Core8: 26.04        Core9: 30.29        
Core10: 25.59        Core11: 15.39        
Core12: 25.78        Core13: 32.51        
Core14: 26.67        Core15: 44.44        
Core16: 25.91        Core17: 36.02        
Core18: 25.50        Core19: 33.40        
Core20: 28.07        Core21: 35.67        
Core22: 28.09        Core23: 32.89        
Core24: 28.51        Core25: 37.51        
Core26: 27.39        Core27: 35.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 35.92
DDR read Latency(ns)
Socket0: 87560.91
Socket1: 216.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24950
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413876062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413879994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207181510; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207181510; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207011206; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207011206; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207015246; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207015246; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207016716; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207016716; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005861073; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4188542; Consumed Joules: 255.65; Watts: 42.57; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2316662; Consumed DRAM Joules: 35.44; DRAM Watts: 5.90
S1P0; QPIClocks: 14413927850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413929762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207045410; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207045410; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207045566; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207045566; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207045642; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207045642; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207045746; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207045746; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006640881; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8488566; Consumed Joules: 518.10; Watts: 86.26; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6548051; Consumed DRAM Joules: 100.19; DRAM Watts: 16.68
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6247
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     250 K    848 K    0.70    0.09    0.01    0.02     8568        0       10     70
   1    1     0.17   0.14   1.17    1.20     169 M    201 M    0.16    0.20    0.10    0.12     4088    19819       33     51
   2    0     0.00   0.36   0.00    0.60    6320       48 K    0.87    0.11    0.00    0.02      280        0        0     68
   3    1     0.17   0.16   1.08    1.20     147 M    175 M    0.16    0.20    0.08    0.10     3472    18786      183     51
   4    0     0.00   0.59   0.00    0.60      38 K     82 K    0.53    0.17    0.01    0.01     2296        0        2     69
   5    1     0.17   0.15   1.14    1.20     159 M    189 M    0.15    0.19    0.10    0.11     5712    25327       36     51
   6    0     0.00   0.34   0.00    0.60    5612       32 K    0.83    0.10    0.00    0.02     1680        0        0     69
   7    1     0.15   0.19   0.79    1.20      78 M     97 M    0.19    0.26    0.05    0.06     1680    14211       22     51
   8    0     0.00   0.35   0.00    0.60    7388       36 K    0.79    0.12    0.00    0.02     1008        1        0     68
   9    1     0.07   0.66   0.10    0.60    2379 K   4493 K    0.47    0.28    0.00    0.01      224      161       20     52
  10    0     0.00   0.34   0.00    0.60    5084       30 K    0.84    0.14    0.00    0.02      560        0        0     68
  11    1     0.27   0.40   0.68    1.20      23 M     53 M    0.55    0.57    0.01    0.02      112     1973       29     51
  12    0     0.00   0.33   0.00    0.60    4606       31 K    0.85    0.16    0.00    0.02     1120        0        0     69
  13    1     0.15   0.20   0.74    1.20      86 M    113 M    0.23    0.31    0.06    0.08      448     7170       18     50
  14    0     0.00   0.33   0.00    0.60    6325       37 K    0.83    0.17    0.00    0.02      392        0        0     69
  15    1     0.22   0.26   0.82    1.20      98 M    125 M    0.21    0.20    0.05    0.06     1288     7262       32     50
  16    0     0.00   0.33   0.00    0.62    6585       30 K    0.78    0.16    0.00    0.02      168        0        0     69
  17    1     0.11   0.20   0.54    1.07      68 M     80 M    0.16    0.21    0.06    0.07     2912    13017      154     50
  18    0     0.00   0.36   0.00    0.60    4480       41 K    0.89    0.13    0.00    0.02      336        0        0     69
  19    1     0.10   0.15   0.65    1.20      73 M     88 M    0.17    0.22    0.08    0.09     3472    14740       10     52
  20    0     0.00   0.38   0.00    0.60    4758       47 K    0.90    0.14    0.00    0.02      840        0        0     70
  21    1     0.19   0.28   0.70    1.20      69 M     85 M    0.19    0.22    0.04    0.04     1344    12217       13     52
  22    0     0.00   0.41   0.00    0.60      11 K     66 K    0.83    0.16    0.00    0.02       56        0        0     70
  23    1     0.10   0.14   0.69    1.19      77 M     93 M    0.17    0.23    0.08    0.10     3640    14488       10     52
  24    0     0.00   0.40   0.00    0.60      10 K     62 K    0.83    0.14    0.00    0.02     1848        0        0     70
  25    1     0.09   0.19   0.47    0.96      65 M     76 M    0.15    0.22    0.08    0.09     2408    13050        9     52
  26    0     0.00   0.38   0.00    0.60    6942       53 K    0.87    0.12    0.00    0.02     1960        0        0     70
  27    1     0.30   0.39   0.77    1.20      64 M     88 M    0.27    0.31    0.02    0.03     2184     5568       19     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     369 K   1448 K    0.75    0.11    0.01    0.02    21112        1       11     62
 SKT    1     0.16   0.22   0.74    1.17    1185 M   1472 M    0.20    0.25    0.05    0.07    32984   167789      588     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.37    1.16    1185 M   1473 M    0.20    0.25    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  103 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.76 %

 C1 core residency: 19.10 %; C3 core residency: 0.28 %; C6 core residency: 48.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   67 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.69     0.23     212.09      29.59         152.18
 SKT   1    156.26    120.36     433.70      83.60         161.86
---------------------------------------------------------------------------------------------------------------
       *    156.95    120.59     645.78     113.20         161.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 632b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    47.34 --||-- Mem Ch  0: Reads (MB/s):  8106.75 --|
|--            Writes(MB/s):    11.52 --||--            Writes(MB/s):  5956.40 --|
|-- Mem Ch  1: Reads (MB/s):    37.95 --||-- Mem Ch  1: Reads (MB/s):  8104.61 --|
|--            Writes(MB/s):     7.34 --||--            Writes(MB/s):  5952.94 --|
|-- Mem Ch  2: Reads (MB/s):    40.35 --||-- Mem Ch  2: Reads (MB/s):  8105.40 --|
|--            Writes(MB/s):    11.17 --||--            Writes(MB/s):  5956.64 --|
|-- Mem Ch  3: Reads (MB/s):    41.70 --||-- Mem Ch  3: Reads (MB/s):  8104.78 --|
|--            Writes(MB/s):     7.16 --||--            Writes(MB/s):  5952.90 --|
|-- NODE 0 Mem Read (MB/s) :   167.34 --||-- NODE 1 Mem Read (MB/s) : 32421.54 --|
|-- NODE 0 Mem Write(MB/s) :    37.20 --||-- NODE 1 Mem Write(MB/s) : 23818.88 --|
|-- NODE 0 P. Write (T/s):     124344 --||-- NODE 1 P. Write (T/s):     329290 --|
|-- NODE 0 Memory (MB/s):      204.53 --||-- NODE 1 Memory (MB/s):    56240.42 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32588.88                --|
            |--                System Write Throughput(MB/s):      23856.08                --|
            |--               System Memory Throughput(MB/s):      56444.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6401
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9084          24    1028 K   543 K    264      36     120  
 1     163 M       646 K    58 M   446 M    210 M    12    1301 K
-----------------------------------------------------------------------
 *     163 M       646 K    59 M   446 M    210 M    48    1301 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.98        Core1: 43.48        
Core2: 25.94        Core3: 40.62        
Core4: 25.92        Core5: 43.54        
Core6: 25.83        Core7: 34.46        
Core8: 26.34        Core9: 31.91        
Core10: 23.89        Core11: 43.34        
Core12: 26.56        Core13: 44.60        
Core14: 25.42        Core15: 31.32        
Core16: 26.25        Core17: 37.67        
Core18: 26.84        Core19: 33.63        
Core20: 26.88        Core21: 36.97        
Core22: 26.21        Core23: 34.55        
Core24: 27.63        Core25: 37.75        
Core26: 28.12        Core27: 26.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.14
Socket1: 38.76
DDR read Latency(ns)
Socket0: 74140.69
Socket1: 205.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.36        Core1: 43.76        
Core2: 24.99        Core3: 37.66        
Core4: 24.98        Core5: 42.64        
Core6: 26.19        Core7: 33.35        
Core8: 27.87        Core9: 32.30        
Core10: 24.96        Core11: 44.83        
Core12: 26.09        Core13: 39.17        
Core14: 26.26        Core15: 30.86        
Core16: 25.30        Core17: 37.50        
Core18: 25.42        Core19: 33.60        
Core20: 26.08        Core21: 36.82        
Core22: 25.42        Core23: 34.13        
Core24: 27.82        Core25: 37.36        
Core26: 27.02        Core27: 24.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 37.48
DDR read Latency(ns)
Socket0: 75447.64
Socket1: 211.84
irq_total: 308760.762203709
cpu_total: 30.81
cpu_0: 0.93
cpu_1: 90.69
cpu_2: 0.13
cpu_3: 91.76
cpu_4: 0.27
cpu_5: 96.54
cpu_6: 0.07
cpu_7: 60.64
cpu_8: 0.13
cpu_9: 16.16
cpu_10: 0.13
cpu_11: 62.03
cpu_12: 0.07
cpu_13: 76.86
cpu_14: 0.13
cpu_15: 50.47
cpu_16: 0.20
cpu_17: 44.68
cpu_18: 0.27
cpu_19: 60.04
cpu_20: 0.13
cpu_21: 50.66
cpu_22: 0.07
cpu_23: 62.90
cpu_24: 0.13
cpu_25: 50.20
cpu_26: 0.20
cpu_27: 46.28
enp130s0f0_tx_bytes_phy: 5085627439
enp130s0f1_tx_bytes_phy: 5068583024
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10154210463
enp130s0f0_tx_packets: 582808
enp130s0f1_tx_packets: 607768
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1190576
enp130s0f0_rx_bytes_phy: 6150398533
enp130s0f1_rx_bytes_phy: 7123264244
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13273662777
enp130s0f0_tx_bytes: 5079951464
enp130s0f1_tx_bytes: 5062393658
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10142345122
enp130s0f0_tx_packets_phy: 635144
enp130s0f1_tx_packets_phy: 663655
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1298799
enp130s0f0_rx_packets: 729462
enp130s0f1_rx_packets: 859980
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1589442
enp130s0f0_rx_packets_phy: 729472
enp130s0f1_rx_packets_phy: 860027
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1589499
enp130s0f0_rx_bytes: 6109074273
enp130s0f1_rx_bytes: 7075759871
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13184834144


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.56        Core1: 44.78        
Core2: 22.20        Core3: 41.29        
Core4: 31.76        Core5: 43.91        
Core6: 16.82        Core7: 35.15        
Core8: 21.88        Core9: 33.84        
Core10: 26.17        Core11: 45.60        
Core12: 27.59        Core13: 47.70        
Core14: 26.83        Core15: 35.99        
Core16: 26.70        Core17: 38.59        
Core18: 26.81        Core19: 34.83        
Core20: 26.63        Core21: 37.79        
Core22: 26.54        Core23: 35.11        
Core24: 27.51        Core25: 38.00        
Core26: 26.06        Core27: 33.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 40.55
DDR read Latency(ns)
Socket0: 69708.69
Socket1: 199.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 43.01        
Core2: 26.14        Core3: 38.56        
Core4: 24.63        Core5: 43.29        
Core6: 25.41        Core7: 33.87        
Core8: 27.38        Core9: 32.67        
Core10: 25.57        Core11: 34.08        
Core12: 27.06        Core13: 44.96        
Core14: 27.46        Core15: 36.53        
Core16: 23.63        Core17: 37.48        
Core18: 30.10        Core19: 33.10        
Core20: 27.66        Core21: 36.94        
Core22: 26.58        Core23: 35.03        
Core24: 26.60        Core25: 36.55        
Core26: 29.45        Core27: 33.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 38.36
DDR read Latency(ns)
Socket0: 75000.31
Socket1: 208.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.16        Core1: 43.27        
Core2: 26.36        Core3: 37.74        
Core4: 25.57        Core5: 42.79        
Core6: 28.00        Core7: 34.57        
Core8: 28.32        Core9: 31.89        
Core10: 26.49        Core11: 40.08        
Core12: 26.17        Core13: 37.14        
Core14: 25.90        Core15: 41.32        
Core16: 25.50        Core17: 37.38        
Core18: 26.84        Core19: 34.02        
Core20: 25.21        Core21: 36.81        
Core22: 25.46        Core23: 35.17        
Core24: 27.17        Core25: 37.40        
Core26: 27.03        Core27: 32.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 38.34
DDR read Latency(ns)
Socket0: 75489.20
Socket1: 208.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 43.17        
Core2: 25.03        Core3: 39.15        
Core4: 25.44        Core5: 42.81        
Core6: 24.41        Core7: 34.55        
Core8: 24.99        Core9: 32.18        
Core10: 24.80        Core11: 42.18        
Core12: 24.27        Core13: 37.18        
Core14: 26.15        Core15: 35.30        
Core16: 24.80        Core17: 38.06        
Core18: 26.23        Core19: 33.27        
Core20: 25.25        Core21: 35.62        
Core22: 27.23        Core23: 34.85        
Core24: 26.60        Core25: 37.61        
Core26: 26.77        Core27: 29.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.16
Socket1: 38.00
DDR read Latency(ns)
Socket0: 74925.34
Socket1: 209.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26016
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409711402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409709598; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204919933; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204919933; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204924705; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204924705; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204929028; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204929028; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204933251; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204933251; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004147363; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4163267; Consumed Joules: 254.11; Watts: 42.32; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2310829; Consumed DRAM Joules: 35.36; DRAM Watts: 5.89
S1P0; QPIClocks: 14409811558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409813594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204987083; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204987083; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204987152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204987152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204987209; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204987209; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204987254; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204987254; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004184660; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8392408; Consumed Joules: 512.23; Watts: 85.32; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6560201; Consumed DRAM Joules: 100.37; DRAM Watts: 16.72
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6671
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     244 K    792 K    0.69    0.08    0.01    0.02    10640        0        8     70
   1    1     0.11   0.10   1.10    1.20     164 M    191 M    0.14    0.18    0.15    0.17     3920    21458       42     51
   2    0     0.00   0.37   0.00    0.60    7691       47 K    0.84    0.09    0.00    0.02     2800        0        1     69
   3    1     0.14   0.12   1.11    1.20     153 M    182 M    0.16    0.21    0.11    0.13     2688    19403       98     51
   4    0     0.00   0.36   0.00    0.60    3600       35 K    0.90    0.10    0.00    0.02      168        0        0     70
   5    1     0.21   0.18   1.16    1.20     152 M    181 M    0.16    0.20    0.07    0.08     4032    20516       54     51
   6    0     0.00   0.33   0.00    0.60    4716       29 K    0.84    0.10    0.00    0.02     1512        0        0     69
   7    1     0.14   0.18   0.74    1.20      77 M     94 M    0.18    0.23    0.06    0.07     4088    14382       15     51
   8    0     0.00   0.34   0.00    0.60    4965       32 K    0.85    0.11    0.00    0.02      392        0        0     68
   9    1     0.11   0.74   0.15    0.60    4345 K   7096 K    0.39    0.37    0.00    0.01      112      386       91     53
  10    0     0.00   0.35   0.00    0.60    3545       33 K    0.89    0.12    0.00    0.02      224        0        0     68
  11    1     0.16   0.22   0.74    1.17      96 M    117 M    0.18    0.22    0.06    0.07      224    10426       37     51
  12    0     0.00   0.33   0.00    0.60    4347       33 K    0.87    0.14    0.00    0.02      168        1        0     69
  13    1     0.19   0.20   0.94    1.20     123 M    151 M    0.18    0.21    0.06    0.08     2240    15415       34     50
  14    0     0.00   0.34   0.00    0.60    5844       40 K    0.86    0.15    0.00    0.02      280        0        0     69
  15    1     0.16   0.25   0.63    1.11      67 M     88 M    0.24    0.31    0.04    0.06     2240     5615       59     50
  16    0     0.00   0.36   0.00    0.60    6090       34 K    0.82    0.13    0.00    0.02      112        0        0     69
  17    1     0.05   0.11   0.42    0.91      68 M     79 M    0.13    0.20    0.14    0.17     2128    13045      234     52
  18    0     0.00   0.34   0.00    0.60    3599       34 K    0.90    0.09    0.00    0.02      168        0        0     70
  19    1     0.13   0.17   0.74    1.20      78 M     95 M    0.18    0.23    0.06    0.07     2912    16161       22     53
  20    0     0.00   0.34   0.00    0.60    3988       35 K    0.89    0.10    0.00    0.02      224        0        0     70
  21    1     0.11   0.20   0.59    1.12      68 M     81 M    0.16    0.21    0.06    0.07     3024    13088       15     52
  22    0     0.00   0.61   0.00    0.60      37 K     78 K    0.52    0.16    0.01    0.01     2408        1        2     70
  23    1     0.18   0.23   0.78    1.20      76 M     94 M    0.19    0.24    0.04    0.05     1624    14496       35     53
  24    0     0.00   0.35   0.00    0.60    6495       36 K    0.82    0.09    0.00    0.02     3080        0        0     71
  25    1     0.14   0.23   0.60    1.15      62 M     75 M    0.17    0.22    0.05    0.05     3808    12517        8     53
  26    0     0.00   0.36   0.00    0.60    5042       39 K    0.87    0.09    0.00    0.02     4256        0        0     69
  27    1     0.15   0.29   0.54    1.05      48 M     68 M    0.28    0.36    0.03    0.04     2296     4341        9     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     342 K   1306 K    0.74    0.10    0.01    0.02    26432        2       10     61
 SKT    1     0.14   0.19   0.73    1.14    1242 M   1508 M    0.18    0.23    0.06    0.08    35336   181249      753     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.37    1.14    1242 M   1509 M    0.18    0.23    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  103 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.05 %

 C1 core residency: 16.79 %; C3 core residency: 0.19 %; C6 core residency: 50.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.84 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.77 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       17 G     17 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.84     0.19     212.57      29.64         153.12
 SKT   1    162.29    119.28     428.53      83.88         166.75
---------------------------------------------------------------------------------------------------------------
       *    163.13    119.47     641.09     113.52         166.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6756
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.91 --||-- Mem Ch  0: Reads (MB/s):  8130.08 --|
|--            Writes(MB/s):    15.58 --||--            Writes(MB/s):  5929.78 --|
|-- Mem Ch  1: Reads (MB/s):    35.81 --||-- Mem Ch  1: Reads (MB/s):  8129.28 --|
|--            Writes(MB/s):    11.24 --||--            Writes(MB/s):  5927.10 --|
|-- Mem Ch  2: Reads (MB/s):    38.87 --||-- Mem Ch  2: Reads (MB/s):  8126.89 --|
|--            Writes(MB/s):    15.09 --||--            Writes(MB/s):  5929.61 --|
|-- Mem Ch  3: Reads (MB/s):    38.48 --||-- Mem Ch  3: Reads (MB/s):  8124.47 --|
|--            Writes(MB/s):    11.33 --||--            Writes(MB/s):  5926.00 --|
|-- NODE 0 Mem Read (MB/s) :   157.08 --||-- NODE 1 Mem Read (MB/s) : 32510.73 --|
|-- NODE 0 Mem Write(MB/s) :    53.24 --||-- NODE 1 Mem Write(MB/s) : 23712.49 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     325095 --|
|-- NODE 0 Memory (MB/s):      210.33 --||-- NODE 1 Memory (MB/s):    56223.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32667.82                --|
            |--                System Write Throughput(MB/s):      23765.74                --|
            |--               System Memory Throughput(MB/s):      56433.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 682d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8784          48    1007 K   449 K    504       0      36  
 1     157 M       610 K    43 M   428 M    208 M    12    1671 K
-----------------------------------------------------------------------
 *     157 M       610 K    44 M   428 M    208 M    12    1671 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 43.95        
Core2: 26.34        Core3: 42.09        
Core4: 25.63        Core5: 42.73        
Core6: 28.43        Core7: 34.19        
Core8: 27.35        Core9: 30.77        
Core10: 25.40        Core11: 38.44        
Core12: 25.21        Core13: 46.95        
Core14: 24.77        Core15: 35.66        
Core16: 24.76        Core17: 36.84        
Core18: 25.58        Core19: 32.08        
Core20: 24.72        Core21: 37.55        
Core22: 26.76        Core23: 33.90        
Core24: 25.47        Core25: 36.69        
Core26: 26.59        Core27: 31.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.60
Socket1: 39.16
DDR read Latency(ns)
Socket0: 78352.58
Socket1: 207.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 44.87        
Core2: 26.40        Core3: 42.46        
Core4: 26.59        Core5: 43.81        
Core6: 26.29        Core7: 34.94        
Core8: 27.71        Core9: 30.60        
Core10: 26.06        Core11: 44.25        
Core12: 26.54        Core13: 48.78        
Core14: 26.59        Core15: 33.72        
Core16: 25.83        Core17: 37.67        
Core18: 27.67        Core19: 32.81        
Core20: 27.47        Core21: 37.95        
Core22: 27.81        Core23: 34.54        
Core24: 27.63        Core25: 37.45        
Core26: 27.00        Core27: 38.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.21
Socket1: 40.66
DDR read Latency(ns)
Socket0: 78975.59
Socket1: 203.52
irq_total: 288661.328518075
cpu_total: 31.29
cpu_0: 0.93
cpu_1: 93.09
cpu_2: 0.20
cpu_3: 96.54
cpu_4: 0.13
cpu_5: 87.70
cpu_6: 0.20
cpu_7: 62.57
cpu_8: 0.13
cpu_9: 18.62
cpu_10: 0.13
cpu_11: 51.06
cpu_12: 0.07
cpu_13: 75.33
cpu_14: 0.13
cpu_15: 47.67
cpu_16: 0.07
cpu_17: 49.67
cpu_18: 0.07
cpu_19: 62.97
cpu_20: 0.07
cpu_21: 53.99
cpu_22: 0.13
cpu_23: 67.09
cpu_24: 0.13
cpu_25: 59.51
cpu_26: 0.13
cpu_27: 47.94
enp130s0f0_tx_packets: 579259
enp130s0f1_tx_packets: 594374
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1173633
enp130s0f0_rx_bytes: 6488929810
enp130s0f1_rx_bytes: 6705724693
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13194654503
enp130s0f0_rx_bytes_phy: 6532622042
enp130s0f1_rx_bytes_phy: 6749826794
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13282448836
enp130s0f0_rx_packets_phy: 778572
enp130s0f1_rx_packets_phy: 820695
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1599267
enp130s0f0_tx_bytes: 5056297875
enp130s0f1_tx_bytes: 4999073265
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10055371140
enp130s0f0_tx_bytes_phy: 5062244340
enp130s0f1_tx_bytes_phy: 5005157252
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10067401592
enp130s0f0_tx_packets_phy: 635995
enp130s0f1_tx_packets_phy: 652990
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1288985
enp130s0f0_rx_packets: 778550
enp130s0f1_rx_packets: 820696
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1599246


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.24        Core1: 44.67        
Core2: 14.58        Core3: 43.15        
Core4: 26.07        Core5: 44.52        
Core6: 20.76        Core7: 35.81        
Core8: 18.51        Core9: 30.90        
Core10: 19.83        Core11: 47.19        
Core12: 22.77        Core13: 45.00        
Core14: 24.99        Core15: 39.77        
Core16: 26.02        Core17: 37.77        
Core18: 24.73        Core19: 32.94        
Core20: 25.88        Core21: 37.79        
Core22: 25.16        Core23: 35.66        
Core24: 29.15        Core25: 37.16        
Core26: 28.93        Core27: 36.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.17
Socket1: 41.05
DDR read Latency(ns)
Socket0: 76344.26
Socket1: 202.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.76        Core1: 45.60        
Core2: 27.24        Core3: 44.03        
Core4: 24.73        Core5: 44.76        
Core6: 26.11        Core7: 36.17        
Core8: 25.52        Core9: 31.65        
Core10: 25.50        Core11: 44.80        
Core12: 24.46        Core13: 49.56        
Core14: 26.38        Core15: 40.73        
Core16: 26.18        Core17: 38.48        
Core18: 25.28        Core19: 33.65        
Core20: 27.67        Core21: 39.27        
Core22: 26.77        Core23: 35.72        
Core24: 26.81        Core25: 38.20        
Core26: 27.30        Core27: 40.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 42.21
DDR read Latency(ns)
Socket0: 80149.28
Socket1: 199.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 46.09        
Core2: 28.32        Core3: 44.78        
Core4: 25.61        Core5: 45.09        
Core6: 26.79        Core7: 37.18        
Core8: 23.99        Core9: 30.94        
Core10: 24.04        Core11: 50.85        
Core12: 25.15        Core13: 50.20        
Core14: 25.34        Core15: 45.17        
Core16: 26.60        Core17: 38.90        
Core18: 25.73        Core19: 34.39        
Core20: 27.41        Core21: 39.63        
Core22: 28.73        Core23: 36.55        
Core24: 28.37        Core25: 38.29        
Core26: 28.14        Core27: 45.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.47
Socket1: 43.77
DDR read Latency(ns)
Socket0: 78978.85
Socket1: 194.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.73        Core1: 44.94        
Core2: 25.30        Core3: 43.41        
Core4: 26.56        Core5: 44.39        
Core6: 25.10        Core7: 35.71        
Core8: 26.64        Core9: 33.46        
Core10: 25.68        Core11: 48.10        
Core12: 24.27        Core13: 45.81        
Core14: 23.64        Core15: 39.07        
Core16: 24.66        Core17: 37.81        
Core18: 26.73        Core19: 32.83        
Core20: 26.49        Core21: 38.47        
Core22: 28.24        Core23: 35.12        
Core24: 26.11        Core25: 37.57        
Core26: 26.82        Core27: 38.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 41.33
DDR read Latency(ns)
Socket0: 80083.51
Socket1: 202.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27085
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410427146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410431086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205297305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205297305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205302197; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205302197; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205306551; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205306551; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205310704; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205310704; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004449685; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4160584; Consumed Joules: 253.94; Watts: 42.30; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2315578; Consumed DRAM Joules: 35.43; DRAM Watts: 5.90
S1P0; QPIClocks: 14410539730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410542174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205351299; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205351299; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205351399; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205351399; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205351448; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205351448; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205351525; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205351525; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004464683; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8518024; Consumed Joules: 519.90; Watts: 86.59; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6571144; Consumed DRAM Joules: 100.54; DRAM Watts: 16.75
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a9f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     260 K    821 K    0.68    0.09    0.01    0.02     8456        0        8     70
   1    1     0.16   0.14   1.12    1.20     154 M    181 M    0.15    0.18    0.10    0.11     7840    21057      272     51
   2    0     0.00   0.39   0.00    0.60    9390       50 K    0.81    0.09    0.00    0.02      616        0        0     68
   3    1     0.21   0.18   1.17    1.20     149 M    177 M    0.16    0.21    0.07    0.09     3752    19576       57     50
   4    0     0.00   0.35   0.00    0.60    4700       38 K    0.88    0.10    0.00    0.02     1904        0        0     69
   5    1     0.11   0.11   1.07    1.20     152 M    178 M    0.15    0.18    0.13    0.16     5152    19855       36     51
   6    0     0.00   0.37   0.00    0.60    5632       43 K    0.87    0.11    0.00    0.02      952        0        0     69
   7    1     0.18   0.23   0.78    1.20      74 M     91 M    0.19    0.24    0.04    0.05     1512    12979      206     51
   8    0     0.00   0.63   0.00    0.60      26 K     59 K    0.56    0.14    0.01    0.01     1848        0        2     68
   9    1     0.13   0.72   0.18    0.63    4479 K   7515 K    0.40    0.38    0.00    0.01      112      387       30     53
  10    0     0.00   0.37   0.00    0.60    4361       32 K    0.87    0.12    0.00    0.02     2632        0        0     68
  11    1     0.10   0.16   0.61    1.14      88 M    105 M    0.16    0.20    0.09    0.11     1400     7860      127     50
  12    0     0.00   0.33   0.00    0.60    3010       27 K    0.89    0.14    0.00    0.02      112        0        0     69
  13    1     0.11   0.12   0.92    1.20     144 M    171 M    0.16    0.17    0.13    0.16     2576    11393       25     50
  14    0     0.00   0.37   0.00    0.60      12 K     51 K    0.75    0.25    0.00    0.02     1512        1        0     69
  15    1     0.12   0.22   0.57    1.10      63 M     80 M    0.22    0.31    0.05    0.06      280     5627       18     50
  16    0     0.00   0.33   0.00    0.60    6041       32 K    0.81    0.15    0.00    0.02      168        0        0     69
  17    1     0.12   0.21   0.57    1.13      64 M     77 M    0.17    0.20    0.05    0.07     3248    11892      151     50
  18    0     0.00   0.32   0.00    0.60    3133       32 K    0.90    0.10    0.00    0.02       56        1        0     69
  19    1     0.12   0.16   0.76    1.20      77 M     95 M    0.18    0.24    0.06    0.08     2744    15627       81     52
  20    0     0.00   0.38   0.00    0.61    4834       37 K    0.87    0.12    0.00    0.02      168        0        0     70
  21    1     0.15   0.22   0.67    1.19      68 M     82 M    0.17    0.20    0.05    0.06     1624    11969      131     52
  22    0     0.00   0.32   0.00    0.60    2746       31 K    0.91    0.09    0.00    0.02      280        0        0     70
  23    1     0.19   0.23   0.82    1.20      78 M     97 M    0.19    0.25    0.04    0.05     3416    14533       24     52
  24    0     0.00   0.33   0.00    0.60    5916       33 K    0.82    0.09    0.00    0.02      336        0        0     70
  25    1     0.17   0.23   0.74    1.19      70 M     85 M    0.18    0.24    0.04    0.05     1624    13089      154     52
  26    0     0.00   0.34   0.00    0.60    3001       30 K    0.90    0.09    0.00    0.02      672        0        0     70
  27    1     0.12   0.21   0.57    1.09      63 M     81 M    0.22    0.30    0.05    0.07      280     6194        7     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     352 K   1323 K    0.73    0.10    0.01    0.02    19712        2        9     61
 SKT    1     0.14   0.19   0.75    1.16    1253 M   1513 M    0.17    0.22    0.06    0.08    35560   172038     1319     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.38    1.16    1254 M   1515 M    0.17    0.22    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  105 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.49 %

 C1 core residency: 17.73 %; C3 core residency: 0.30 %; C6 core residency: 49.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       17 G     17 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.78     0.26     211.77      29.54         154.35
 SKT   1    162.87    118.70     435.67      83.69         167.50
---------------------------------------------------------------------------------------------------------------
       *    163.64    118.96     647.44     113.24         167.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b85
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    46.58 --||-- Mem Ch  0: Reads (MB/s):  8424.34 --|
|--            Writes(MB/s):    16.33 --||--            Writes(MB/s):  5893.37 --|
|-- Mem Ch  1: Reads (MB/s):    41.32 --||-- Mem Ch  1: Reads (MB/s):  8421.25 --|
|--            Writes(MB/s):    12.49 --||--            Writes(MB/s):  5889.44 --|
|-- Mem Ch  2: Reads (MB/s):    43.09 --||-- Mem Ch  2: Reads (MB/s):  8421.63 --|
|--            Writes(MB/s):    16.04 --||--            Writes(MB/s):  5892.20 --|
|-- Mem Ch  3: Reads (MB/s):    43.82 --||-- Mem Ch  3: Reads (MB/s):  8419.14 --|
|--            Writes(MB/s):    12.26 --||--            Writes(MB/s):  5888.53 --|
|-- NODE 0 Mem Read (MB/s) :   174.81 --||-- NODE 1 Mem Read (MB/s) : 33686.37 --|
|-- NODE 0 Mem Write(MB/s) :    57.12 --||-- NODE 1 Mem Write(MB/s) : 23563.54 --|
|-- NODE 0 P. Write (T/s):     124371 --||-- NODE 1 P. Write (T/s):     345864 --|
|-- NODE 0 Memory (MB/s):      231.93 --||-- NODE 1 Memory (MB/s):    57249.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      33861.18                --|
            |--                System Write Throughput(MB/s):      23620.66                --|
            |--               System Memory Throughput(MB/s):      57481.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c5a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9108          24    1460 K  1069 K    252       0    1260  
 1     157 M       709 K    42 M   423 M    209 M     0    1258 K
-----------------------------------------------------------------------
 *     157 M       709 K    44 M   424 M    209 M     0    1260 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.98        Core1: 45.10        
Core2: 25.21        Core3: 43.89        
Core4: 24.59        Core5: 44.92        
Core6: 26.07        Core7: 36.99        
Core8: 27.08        Core9: 38.16        
Core10: 25.81        Core11: 50.68        
Core12: 25.44        Core13: 49.16        
Core14: 25.00        Core15: 46.99        
Core16: 29.45        Core17: 39.17        
Core18: 28.01        Core19: 37.20        
Core20: 26.99        Core21: 41.54        
Core22: 25.95        Core23: 36.00        
Core24: 24.91        Core25: 39.36        
Core26: 28.00        Core27: 52.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.45
Socket1: 44.56
DDR read Latency(ns)
Socket0: 69015.56
Socket1: 189.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.37        Core1: 45.47        
Core2: 27.49        Core3: 45.10        
Core4: 23.70        Core5: 45.37        
Core6: 26.28        Core7: 36.96        
Core8: 27.26        Core9: 41.73        
Core10: 25.30        Core11: 51.69        
Core12: 24.98        Core13: 48.90        
Core14: 27.01        Core15: 51.49        
Core16: 26.23        Core17: 38.75        
Core18: 25.97        Core19: 37.52        
Core20: 28.31        Core21: 40.75        
Core22: 26.73        Core23: 36.34        
Core24: 27.47        Core25: 39.19        
Core26: 25.74        Core27: 52.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.80
Socket1: 45.21
DDR read Latency(ns)
Socket0: 69994.37
Socket1: 188.80
irq_total: 251276.719384925
cpu_total: 31.41
cpu_0: 0.86
cpu_1: 93.21
cpu_2: 0.07
cpu_3: 91.88
cpu_4: 0.00
cpu_5: 90.88
cpu_6: 0.07
cpu_7: 63.01
cpu_8: 0.07
cpu_9: 13.97
cpu_10: 0.07
cpu_11: 58.88
cpu_12: 0.07
cpu_13: 89.29
cpu_14: 0.13
cpu_15: 51.83
cpu_16: 0.13
cpu_17: 52.96
cpu_18: 0.47
cpu_19: 67.66
cpu_20: 0.27
cpu_21: 44.18
cpu_22: 0.33
cpu_23: 50.96
cpu_24: 0.13
cpu_25: 53.23
cpu_26: 0.13
cpu_27: 54.62
enp130s0f0_rx_bytes: 6221463640
enp130s0f1_rx_bytes: 6998244409
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13219708049
enp130s0f0_tx_packets_phy: 617992
enp130s0f1_tx_packets_phy: 617276
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1235268
enp130s0f0_rx_packets: 768627
enp130s0f1_rx_packets: 831417
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1600044
enp130s0f0_tx_packets: 563257
enp130s0f1_tx_packets: 561230
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1124487
enp130s0f0_tx_bytes: 4940786673
enp130s0f1_tx_bytes: 4903699376
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9844486049
enp130s0f0_rx_packets_phy: 768753
enp130s0f1_rx_packets_phy: 831414
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1600167
enp130s0f0_tx_bytes_phy: 4947331745
enp130s0f1_tx_bytes_phy: 4909563313
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9856895058
enp130s0f0_rx_bytes_phy: 6264531437
enp130s0f1_rx_bytes_phy: 7044357193
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13308888630


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.45        Core1: 45.42        
Core2: 23.57        Core3: 44.95        
Core4: 29.11        Core5: 44.80        
Core6: 27.51        Core7: 37.16        
Core8: 27.29        Core9: 41.15        
Core10: 25.08        Core11: 51.78        
Core12: 26.18        Core13: 49.97        
Core14: 25.65        Core15: 51.30        
Core16: 26.64        Core17: 38.62        
Core18: 25.97        Core19: 37.19        
Core20: 25.98        Core21: 41.03        
Core22: 26.26        Core23: 36.50        
Core24: 24.20        Core25: 38.97        
Core26: 20.06        Core27: 52.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.28
Socket1: 45.25
DDR read Latency(ns)
Socket0: 68071.31
Socket1: 188.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 44.44        
Core2: 26.14        Core3: 44.39        
Core4: 25.73        Core5: 44.73        
Core6: 27.59        Core7: 37.16        
Core8: 28.57        Core9: 36.01        
Core10: 26.28        Core11: 51.46        
Core12: 25.99        Core13: 49.16        
Core14: 27.97        Core15: 49.92        
Core16: 25.88        Core17: 38.39        
Core18: 27.62        Core19: 36.98        
Core20: 28.43        Core21: 40.43        
Core22: 24.95        Core23: 36.51        
Core24: 26.15        Core25: 39.34        
Core26: 27.33        Core27: 52.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.66
Socket1: 44.76
DDR read Latency(ns)
Socket0: 69055.30
Socket1: 188.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.21        Core1: 45.71        
Core2: 25.55        Core3: 44.88        
Core4: 24.43        Core5: 44.88        
Core6: 25.56        Core7: 36.87        
Core8: 27.99        Core9: 40.51        
Core10: 25.43        Core11: 51.53        
Core12: 26.81        Core13: 49.76        
Core14: 26.36        Core15: 49.38        
Core16: 26.00        Core17: 38.83        
Core18: 26.61        Core19: 37.36        
Core20: 26.78        Core21: 40.30        
Core22: 27.74        Core23: 36.79        
Core24: 28.41        Core25: 39.14        
Core26: 27.92        Core27: 52.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.47
Socket1: 45.04
DDR read Latency(ns)
Socket0: 71035.96
Socket1: 188.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 45.53        
Core2: 25.99        Core3: 45.36        
Core4: 25.29        Core5: 45.18        
Core6: 26.37        Core7: 37.15        
Core8: 27.91        Core9: 40.91        
Core10: 24.35        Core11: 51.18        
Core12: 26.01        Core13: 49.76        
Core14: 24.25        Core15: 50.20        
Core16: 26.25        Core17: 38.69        
Core18: 26.41        Core19: 37.34        
Core20: 26.07        Core21: 40.21        
Core22: 25.44        Core23: 36.25        
Core24: 26.05        Core25: 38.98        
Core26: 25.63        Core27: 52.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.71
Socket1: 45.12
DDR read Latency(ns)
Socket0: 70244.66
Socket1: 188.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28153
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410037646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409089054; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205089560; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205089560; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205094531; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205094531; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205093520; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205093520; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205097125; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205097125; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003882386; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4165211; Consumed Joules: 254.22; Watts: 42.34; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2323212; Consumed DRAM Joules: 35.55; DRAM Watts: 5.92
S1P0; QPIClocks: 14409160162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409163074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204663390; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204663390; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204663050; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204663050; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204663072; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204663072; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204663119; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204663119; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004121118; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8537020; Consumed Joules: 521.06; Watts: 86.79; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6609568; Consumed DRAM Joules: 101.13; DRAM Watts: 16.84
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6eca
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.50   0.01    0.60     278 K    911 K    0.69    0.09    0.01    0.02    11816        1        9     70
   1    1     0.19   0.17   1.13    1.20     139 M    166 M    0.16    0.19    0.07    0.09     3752    18688       50     51
   2    0     0.00   0.46   0.00    0.60      11 K     84 K    0.86    0.14    0.00    0.02      336        0        1     69
   3    1     0.17   0.15   1.10    1.20     144 M    170 M    0.15    0.19    0.08    0.10     3864    18526       48     50
   4    0     0.00   0.42   0.00    0.60    4840       50 K    0.90    0.13    0.00    0.02      224        0        0     69
   5    1     0.12   0.11   1.11    1.20     153 M    180 M    0.15    0.19    0.13    0.15     2800    18653      122     51
   6    0     0.00   0.37   0.00    0.60    5465       47 K    0.88    0.12    0.00    0.02     2800        0        0     69
   7    1     0.13   0.16   0.77    1.20      80 M     97 M    0.17    0.22    0.06    0.08     1904    13855      251     51
   8    0     0.00   0.36   0.00    0.60    5146       33 K    0.85    0.12    0.00    0.02      448        0        0     68
   9    1     0.10   0.76   0.13    0.60    3643 K   5556 K    0.34    0.29    0.00    0.01       56      168      163     52
  10    0     0.00   0.35   0.00    0.60    3644       33 K    0.89    0.13    0.00    0.02      504        0        0     67
  11    1     0.12   0.17   0.73    1.20     100 M    119 M    0.16    0.17    0.08    0.10     1904     9737       43     50
  12    0     0.00   0.34   0.00    0.60    3831       38 K    0.90    0.16    0.00    0.02      168        0        0     69
  13    1     0.18   0.17   1.07    1.20     157 M    186 M    0.16    0.16    0.09    0.10     2296    12586      216     49
  14    0     0.00   0.38   0.00    0.60    7607       56 K    0.86    0.17    0.00    0.02      392        0        0     69
  15    1     0.10   0.16   0.65    1.19      86 M    104 M    0.17    0.19    0.08    0.10     1792     7492       19     50
  16    0     0.00   0.38   0.00    0.60    8211       50 K    0.84    0.16    0.00    0.02      112        0        0     69
  17    1     0.15   0.24   0.63    1.16      65 M     78 M    0.17    0.21    0.04    0.05     4256    12528      189     50
  18    0     0.00   0.35   0.00    0.60    3039       43 K    0.93    0.12    0.00    0.02     2744        0        0     70
  19    1     0.18   0.22   0.83    1.20      82 M    100 M    0.18    0.21    0.04    0.05     2072    15652       22     52
  20    0     0.00   0.34   0.00    0.60    6422       48 K    0.87    0.11    0.00    0.02       56        0        0     69
  21    1     0.06   0.13   0.43    0.93      63 M     74 M    0.15    0.20    0.11    0.13     1568    11581       21     53
  22    0     0.00   0.36   0.00    0.60    4312       50 K    0.91    0.12    0.00    0.02      224        0        0     70
  23    1     0.07   0.11   0.60    1.15      68 M     82 M    0.16    0.21    0.10    0.12     4032    14345       16     52
  24    0     0.00   0.36   0.00    0.60    6579       51 K    0.87    0.14    0.00    0.02      448        0        0     71
  25    1     0.14   0.21   0.65    1.17      64 M     76 M    0.17    0.22    0.05    0.06      840    11993       21     52
  26    0     0.00   0.42   0.00    0.60    5900       60 K    0.90    0.16    0.00    0.02     1456        0        0     70
  27    1     0.09   0.14   0.68    1.20      96 M    114 M    0.16    0.16    0.10    0.12     2688     8197        9     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     354 K   1560 K    0.77    0.11    0.00    0.02    21728        1       10     61
 SKT    1     0.13   0.17   0.75    1.16    1305 M   1556 M    0.16    0.19    0.07    0.09    33824   174001     1190     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.17   0.38    1.16    1306 M   1558 M    0.16    0.19    0.07    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  105 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.34 %

 C1 core residency: 17.87 %; C3 core residency: 0.84 %; C6 core residency: 48.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.61 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       17 G     17 G   |   18%    18%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.87     0.28     212.61      29.68         152.06
 SKT   1    168.59    117.95     436.19      84.30         171.02
---------------------------------------------------------------------------------------------------------------
       *    169.46    118.23     648.80     113.98         171.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.37 --||-- Mem Ch  0: Reads (MB/s):  8174.06 --|
|--            Writes(MB/s):    15.06 --||--            Writes(MB/s):  5941.52 --|
|-- Mem Ch  1: Reads (MB/s):    36.01 --||-- Mem Ch  1: Reads (MB/s):  8171.51 --|
|--            Writes(MB/s):    11.33 --||--            Writes(MB/s):  5937.11 --|
|-- Mem Ch  2: Reads (MB/s):    39.75 --||-- Mem Ch  2: Reads (MB/s):  8172.54 --|
|--            Writes(MB/s):    14.62 --||--            Writes(MB/s):  5940.52 --|
|-- Mem Ch  3: Reads (MB/s):    40.50 --||-- Mem Ch  3: Reads (MB/s):  8169.07 --|
|--            Writes(MB/s):    11.03 --||--            Writes(MB/s):  5936.31 --|
|-- NODE 0 Mem Read (MB/s) :   159.64 --||-- NODE 1 Mem Read (MB/s) : 32687.18 --|
|-- NODE 0 Mem Write(MB/s) :    52.04 --||-- NODE 1 Mem Write(MB/s) : 23755.47 --|
|-- NODE 0 P. Write (T/s):     124341 --||-- NODE 1 P. Write (T/s):     326285 --|
|-- NODE 0 Memory (MB/s):      211.67 --||-- NODE 1 Memory (MB/s):    56442.65 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32846.82                --|
            |--                System Write Throughput(MB/s):      23807.51                --|
            |--               System Memory Throughput(MB/s):      56654.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7083
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9132          60    1286 K   446 K    264       0     216  
 1     160 M       582 K    51 M   437 M    207 M     0    1483 K
-----------------------------------------------------------------------
 *     160 M       582 K    52 M   437 M    207 M     0    1484 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.29        Core1: 42.16        
Core2: 27.44        Core3: 42.56        
Core4: 25.97        Core5: 43.57        
Core6: 29.19        Core7: 34.09        
Core8: 27.92        Core9: 31.17        
Core10: 24.42        Core11: 32.91        
Core12: 26.05        Core13: 45.89        
Core14: 26.12        Core15: 30.35        
Core16: 26.34        Core17: 36.36        
Core18: 26.68        Core19: 33.38        
Core20: 29.09        Core21: 37.83        
Core22: 27.23        Core23: 35.75        
Core24: 30.21        Core25: 37.78        
Core26: 27.04        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.87
Socket1: 38.09
DDR read Latency(ns)
Socket0: 75349.34
Socket1: 201.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 42.34        
Core2: 25.81        Core3: 41.80        
Core4: 26.00        Core5: 43.51        
Core6: 26.98        Core7: 34.31        
Core8: 27.94        Core9: 31.93        
Core10: 26.94        Core11: 36.20        
Core12: 24.32        Core13: 46.21        
Core14: 24.90        Core15: 32.00        
Core16: 23.67        Core17: 36.80        
Core18: 25.97        Core19: 33.65        
Core20: 25.31        Core21: 38.05        
Core22: 27.79        Core23: 36.05        
Core24: 29.42        Core25: 37.77        
Core26: 26.48        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.97
Socket1: 38.82
DDR read Latency(ns)
Socket0: 78364.14
Socket1: 202.49
irq_total: 301797.141930476
cpu_total: 31.41
cpu_0: 0.93
cpu_1: 98.60
cpu_2: 0.13
cpu_3: 94.28
cpu_4: 0.07
cpu_5: 93.09
cpu_6: 0.13
cpu_7: 57.78
cpu_8: 0.07
cpu_9: 21.74
cpu_10: 0.07
cpu_11: 63.83
cpu_12: 0.07
cpu_13: 96.54
cpu_14: 0.07
cpu_15: 43.42
cpu_16: 0.07
cpu_17: 49.27
cpu_18: 0.07
cpu_19: 59.84
cpu_20: 0.20
cpu_21: 48.60
cpu_22: 0.07
cpu_23: 50.53
cpu_24: 0.13
cpu_25: 48.07
cpu_26: 0.13
cpu_27: 51.46
enp130s0f0_tx_bytes: 5050813207
enp130s0f1_tx_bytes: 5042040754
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10092853961
enp130s0f0_tx_packets_phy: 628496
enp130s0f1_tx_packets_phy: 654604
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1283100
enp130s0f0_rx_packets_phy: 728998
enp130s0f1_rx_packets_phy: 836808
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1565806
enp130s0f0_rx_bytes_phy: 6114762253
enp130s0f1_rx_bytes_phy: 6962437082
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13077199335
enp130s0f0_rx_bytes: 6080628532
enp130s0f1_rx_bytes: 6916184300
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12996812832
enp130s0f0_tx_bytes_phy: 5056465430
enp130s0f1_tx_bytes_phy: 5047915273
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10104380703
enp130s0f0_tx_packets: 576162
enp130s0f1_tx_packets: 600326
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1176488
enp130s0f0_rx_packets: 728982
enp130s0f1_rx_packets: 836786
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1565768


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 42.12        
Core2: 27.41        Core3: 42.46        
Core4: 27.25        Core5: 43.43        
Core6: 28.36        Core7: 34.07        
Core8: 27.40        Core9: 32.27        
Core10: 26.77        Core11: 29.20        
Core12: 27.30        Core13: 45.74        
Core14: 26.62        Core15: 33.52        
Core16: 24.04        Core17: 36.60        
Core18: 21.27        Core19: 33.10        
Core20: 13.80        Core21: 37.96        
Core22: 21.23        Core23: 36.26        
Core24: 27.02        Core25: 37.83        
Core26: 21.23        Core27: 31.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.32
Socket1: 38.29
DDR read Latency(ns)
Socket0: 79008.71
Socket1: 204.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 42.61        
Core2: 25.72        Core3: 42.06        
Core4: 26.10        Core5: 44.51        
Core6: 27.24        Core7: 34.59        
Core8: 25.81        Core9: 32.29        
Core10: 25.93        Core11: 34.44        
Core12: 24.36        Core13: 46.37        
Core14: 25.58        Core15: 34.45        
Core16: 24.57        Core17: 37.13        
Core18: 24.80        Core19: 34.01        
Core20: 27.83        Core21: 38.35        
Core22: 26.18        Core23: 36.17        
Core24: 30.40        Core25: 38.30        
Core26: 27.24        Core27: 30.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.12
Socket1: 39.11
DDR read Latency(ns)
Socket0: 80472.08
Socket1: 201.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 42.89        
Core2: 28.95        Core3: 42.12        
Core4: 27.10        Core5: 44.78        
Core6: 28.13        Core7: 35.26        
Core8: 27.16        Core9: 32.94        
Core10: 25.76        Core11: 38.56        
Core12: 25.28        Core13: 46.82        
Core14: 24.24        Core15: 35.01        
Core16: 26.60        Core17: 37.05        
Core18: 27.27        Core19: 34.62        
Core20: 26.79        Core21: 38.13        
Core22: 26.57        Core23: 36.88        
Core24: 28.76        Core25: 38.48        
Core26: 28.35        Core27: 35.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.53
Socket1: 40.21
DDR read Latency(ns)
Socket0: 80629.07
Socket1: 198.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 42.83        
Core2: 25.98        Core3: 43.01        
Core4: 26.46        Core5: 44.20        
Core6: 28.75        Core7: 35.16        
Core8: 25.90        Core9: 32.05        
Core10: 25.76        Core11: 35.24        
Core12: 25.47        Core13: 46.96        
Core14: 26.03        Core15: 37.72        
Core16: 26.34        Core17: 37.65        
Core18: 25.41        Core19: 34.09        
Core20: 26.07        Core21: 38.41        
Core22: 25.43        Core23: 36.84        
Core24: 29.25        Core25: 38.69        
Core26: 26.28        Core27: 36.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.68
Socket1: 40.18
DDR read Latency(ns)
Socket0: 78268.57
Socket1: 198.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29218
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409942330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409945562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205038308; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205038308; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205043182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205043182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205043323; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205043323; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205047264; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205047264; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004235386; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4174792; Consumed Joules: 254.81; Watts: 42.44; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2318839; Consumed DRAM Joules: 35.48; DRAM Watts: 5.91
S1P0; QPIClocks: 14410022150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410023990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205093053; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205093053; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205092934; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205092934; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205092991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205092991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205093062; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205093062; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004224098; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8430697; Consumed Joules: 514.57; Watts: 85.70; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6568895; Consumed DRAM Joules: 100.50; DRAM Watts: 16.74
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72f3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     276 K    908 K    0.70    0.09    0.01    0.02    11592        2        9     70
   1    1     0.31   0.26   1.18    1.20     153 M    180 M    0.15    0.16    0.05    0.06     4088    15746      276     51
   2    0     0.00   0.43   0.00    0.60      12 K     66 K    0.81    0.09    0.00    0.02      336        0        0     68
   3    1     0.15   0.14   1.13    1.20     155 M    184 M    0.15    0.20    0.10    0.12     2464    18639      120     51
   4    0     0.00   0.69   0.00    0.60    6142       39 K    0.84    0.16    0.00    0.01     1064        1        0     69
   5    1     0.13   0.12   1.12    1.20     164 M    192 M    0.15    0.17    0.12    0.14     4592    19067       34     51
   6    0     0.00   0.44   0.00    0.60      10 K     68 K    0.85    0.14    0.00    0.02      336        0        0     69
   7    1     0.10   0.13   0.72    1.20      78 M     95 M    0.17    0.23    0.08    0.10     3248    13791       17     52
   8    0     0.00   0.38   0.00    0.60    6595       43 K    0.85    0.11    0.00    0.02      336        0        0     68
   9    1     0.14   0.74   0.19    0.61    5775 K   9233 K    0.37    0.41    0.00    0.01      168      404       86     53
  10    0     0.00   0.39   0.00    0.60      14 K     53 K    0.73    0.19    0.01    0.02     2016        1        0     68
  11    1     0.22   0.27   0.82    1.20      79 M    108 M    0.27    0.31    0.04    0.05     1344     6247       33     50
  12    0     0.00   0.36   0.00    0.60    2036       30 K    0.93    0.14    0.00    0.02      112        0        0     69
  13    1     0.26   0.23   1.16    1.20     166 M    200 M    0.17    0.18    0.06    0.08     1624     9792       70     50
  14    0     0.00   0.32   0.00    0.60    8981       49 K    0.82    0.16    0.00    0.02      504        1        0     69
  15    1     0.13   0.29   0.45    0.95      45 M     62 M    0.27    0.39    0.04    0.05      560     3028       19     51
  16    0     0.00   0.53   0.00    0.60    8707       39 K    0.78    0.20    0.00    0.01     2240        0        1     69
  17    1     0.09   0.17   0.51    1.02      67 M     80 M    0.16    0.20    0.08    0.09     3080    13001       96     51
  18    0     0.00   0.54   0.00    0.60    4717       37 K    0.88    0.18    0.00    0.01      616        0        1     70
  19    1     0.14   0.19   0.74    1.20      76 M     93 M    0.18    0.23    0.05    0.07     4648    14485       15     52
  20    0     0.00   0.50   0.00    0.60    7555       45 K    0.83    0.16    0.00    0.01     1792        0        1     69
  21    1     0.10   0.18   0.56    1.11      64 M     77 M    0.17    0.20    0.06    0.08     2240    11172       10     53
  22    0     0.00   0.52   0.00    0.60    5947       41 K    0.86    0.17    0.00    0.01       56        0        0     70
  23    1     0.07   0.13   0.59    1.14      71 M     85 M    0.16    0.21    0.10    0.11     2688    13306      107     53
  24    0     0.00   0.49   0.00    0.60      10 K     56 K    0.81    0.16    0.00    0.01      392        0        0     70
  25    1     0.09   0.16   0.55    1.09      66 M     78 M    0.15    0.21    0.07    0.09     1512    12620        5     53
  26    0     0.00   0.36   0.00    0.60    3875       43 K    0.91    0.10    0.00    0.02     3584        0        0     70
  27    1     0.23   0.37   0.64    1.16      44 M     64 M    0.32    0.43    0.02    0.03      560     2808       29     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.47   0.00    0.60     378 K   1523 K    0.75    0.12    0.00    0.02    24976        5       10     61
 SKT    1     0.16   0.21   0.74    1.14    1240 M   1513 M    0.18    0.23    0.06    0.07    32816   154106      917     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.21   0.37    1.14    1241 M   1514 M    0.18    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  104 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.60 %

 C1 core residency: 17.58 %; C3 core residency: 0.39 %; C6 core residency: 49.44 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.76     0.25     212.28      29.65         152.55
 SKT   1    162.07    119.28     430.66      83.77         165.07
---------------------------------------------------------------------------------------------------------------
       *    162.83    119.53     642.95     113.41         165.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
