=====================  add2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.02232 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007971/0 sec (0.002639/0 sec, 0.002629/0 sec, 0.00144/0 sec, 0.001263/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.001959/0 sec (0.000914/0.000914 sec, 0.000864/0.000864 sec, 0.0001/0.0001 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 0.003498/0 sec (0.000811/0.000811 sec, 0.001083/0.001083 sec, 0.000784/0.000784 sec, 0.00082/0.00082 sec )
[LOG] Total clause size reduction: 58 --> 4 (28 --> 1, 28 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9.66667 --> 0.666667 (14 --> 0.5, 14 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010438/0 sec (0.00331/0 sec, 0.007128/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.002512/0 sec (0.000868/0.000868 sec, 0.001644/0.001644 sec )
[LOG] Total clause minimization time: 0.006896/0 sec (0.001935/0.001935 sec, 0.004961/0.004961 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00531/0 sec (0.004537/0 sec, 0.000773/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.004761/0 sec (0.002125/0.002125 sec, 0.000182/0.000182 sec, 0.002266/0.002266 sec, 0.000188/0.000188 sec )
[LOG] Total clause minimization time: 0.00558/0 sec (0.002336/0.002336 sec, 0.000473/0.000473 sec, 0.002236/0.002236 sec, 0.000535/0.000535 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.023311 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5120 kB.
[DBG] Virtual Memory: 169304 kB.
[DBG] Max memory usage: 5120 kB.
Synthesis time: 0.95 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.020844 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010341/0 sec (0.004017/0 sec, 0.004251/0 sec, 0.00112/0 sec, 0.000953/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.002959/0 sec (0.001353/0.001353 sec, 0.001427/0.001427 sec, 8e-05/8e-05 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause minimization time: 0.003738/0 sec (0.001074/0.001074 sec, 0.001586/0.001586 sec, 0.000546/0.000546 sec, 0.000532/0.000532 sec )
[LOG] Total clause size reduction: 46 --> 4 (22 --> 1, 22 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7.66667 --> 0.666667 (11 --> 0.5, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011058/0 sec (0.004472/0 sec, 0.006586/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.002791/0 sec (0.001242/0.001242 sec, 0.001549/0.001549 sec )
[LOG] Total clause minimization time: 0.006941/0 sec (0.002509/0.002509 sec, 0.004432/0.004432 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009228/0 sec (0.006971/0 sec, 0.002257/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.006038/0 sec (0.003417/0.003417 sec, 0.000542/0.000542 sec, 0.001878/0.001878 sec, 0.000201/0.000201 sec )
[LOG] Total clause minimization time: 0.006898/0 sec (0.003392/0.003392 sec, 0.001418/0.001418 sec, 0.0014/0.0014 sec, 0.000688/0.000688 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.021711 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4944 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 4944 kB.
Synthesis time: 0.66 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.222081 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041758/0 sec (0.011188/0 sec, 0.01008/0 sec, 0.007817/0 sec, 0.00796/0 sec, 0.001202/0 sec, 0.001176/0 sec, 0.001168/0 sec, 0.001167/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.013885/0 sec (0.003843/0.003843 sec, 0.003766/0.003766 sec, 0.002727/0.002727 sec, 0.003251/0.003251 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec, 7.3e-05/7.3e-05 sec, 7.4e-05/7.4e-05 sec )
[LOG] Total clause minimization time: 0.017111/0 sec (0.00342/0.00342 sec, 0.004204/0.004204 sec, 0.003206/0.003206 sec, 0.003082/0.003082 sec, 0.000721/0.000721 sec, 0.000829/0.000829 sec, 0.000823/0.000823 sec, 0.000826/0.000826 sec )
[LOG] Total clause size reduction: 287 --> 8 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 23.9167 --> 0.666667 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.159199/1 sec (0.03985/0 sec, 0.028792/1 sec, 0.02775/0 sec, 0.062807/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.036588/0 sec (0.014755/0.014755 sec, 0.006871/0.006871 sec, 0.004817/0.004817 sec, 0.010145/0.010145 sec )
[LOG] Total clause minimization time: 0.118418/1 sec (0.023205/0.023205 sec, 0.021035/0.021035 sec, 0.022367/0.022367 sec, 0.051811/0.051811 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 80 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062779/0 sec (0.023984/0 sec, 0.00379/0 sec, 0.010864/0 sec, 0.024141/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.034846/0 sec (0.012656/0.012656 sec, 0.000949/0.000949 sec, 0.00195/0.00195 sec, 0.0038/0.0038 sec, 0.009035/0.009035 sec, 0.001218/0.001218 sec, 0.001509/0.001509 sec, 0.003729/0.003729 sec )
[LOG] Total clause minimization time: 0.074024/0 sec (0.011203/0.011203 sec, 0.002526/0.002526 sec, 0.008216/0.008216 sec, 0.018664/0.018664 sec, 0.009702/0.009702 sec, 0.001754/0.001754 sec, 0.00473/0.00473 sec, 0.017229/0.017229 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.22321 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5816 kB.
[DBG] Virtual Memory: 169428 kB.
[DBG] Max memory usage: 6148 kB.
Synthesis time: 0.63 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.188085 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01146/0 sec (0.003079/0 sec, 0.00175/0 sec, 0.001679/0 sec, 0.001713/0 sec, 0.00096/0 sec, 0.000765/0 sec, 0.000764/0 sec, 0.00075/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003096/0 sec (0.000867/0.000867 sec, 0.000702/0.000702 sec, 0.000619/0.000619 sec, 0.000643/0.000643 sec, 6.8e-05/6.8e-05 sec, 6.5e-05/6.5e-05 sec, 6.6e-05/6.6e-05 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 0.004348/0 sec (0.00055/0.00055 sec, 0.000617/0.000617 sec, 0.000635/0.000635 sec, 0.000642/0.000642 sec, 0.000518/0.000518 sec, 0.00046/0.00046 sec, 0.000469/0.000469 sec, 0.000457/0.000457 sec )
[LOG] Total clause size reduction: 223 --> 8 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 18.5833 --> 0.666667 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133834/0 sec (0.032576/0 sec, 0.015581/0 sec, 0.029343/0 sec, 0.056334/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.033525/0 sec (0.015963/0.015963 sec, 0.003543/0.003543 sec, 0.005049/0.005049 sec, 0.00897/0.00897 sec )
[LOG] Total clause minimization time: 0.096944/0 sec (0.015128/0.015128 sec, 0.01139/0.01139 sec, 0.023776/0.023776 sec, 0.04665/0.04665 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.063682/0 sec (0.008952/0 sec, 0.002018/0 sec, 0.006991/0 sec, 0.045721/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.022331/0 sec (0.004676/0.004676 sec, 0.000479/0.000479 sec, 0.00132/0.00132 sec, 0.003341/0.003341 sec, 0.007111/0.007111 sec, 0.000881/0.000881 sec, 0.001213/0.001213 sec, 0.00331/0.00331 sec )
[LOG] Total clause minimization time: 0.080967/0 sec (0.004181/0.004181 sec, 0.001313/0.001313 sec, 0.005057/0.005057 sec, 0.040716/0.040716 sec, 0.007374/0.007374 sec, 0.001294/0.001294 sec, 0.004404/0.004404 sec, 0.016628/0.016628 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.189183 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5692 kB.
[DBG] Virtual Memory: 169432 kB.
[DBG] Max memory usage: 5880 kB.
Synthesis time: 0.65 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.31315 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.107721/0 sec (0.016399/0 sec, 0.014428/0 sec, 0.011728/0 sec, 0.011447/0 sec, 0.011796/0 sec, 0.012107/0 sec, 0.004925/0 sec, 0.005095/0 sec, 0.004999/0 sec, 0.005056/0 sec, 0.004833/0 sec, 0.004908/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.031372/0 sec (0.005847/0.005847 sec, 0.005532/0.005532 sec, 0.004483/0.004483 sec, 0.004386/0.004386 sec, 0.004388/0.004388 sec, 0.004774/0.004774 sec, 0.000313/0.000313 sec, 0.000382/0.000382 sec, 0.000317/0.000317 sec, 0.000319/0.000319 sec, 0.000317/0.000317 sec, 0.000314/0.000314 sec )
[LOG] Total clause minimization time: 0.051504/0 sec (0.005376/0.005376 sec, 0.005742/0.005742 sec, 0.004635/0.004635 sec, 0.004687/0.004687 sec, 0.005028/0.005028 sec, 0.004955/0.004955 sec, 0.003215/0.003215 sec, 0.003625/0.003625 sec, 0.00359/0.00359 sec, 0.003672/0.003672 sec, 0.003452/0.003452 sec, 0.003527/0.003527 sec )
[LOG] Total clause size reduction: 688 --> 12 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 38.2222 --> 0.666667 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 689 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.50286/2 sec (0.033492/0 sec, 0.004876/0 sec, 0.016391/0 sec, 0.040189/0 sec, 0.221492/0 sec, 4.18642/2 sec )
[LOG] Nr of iterations: 305 (3, 7, 17, 37, 77, 157, 2, 5 )
[LOG] Total clause computation time: 2.19813/1 sec (0.017974/0.017974 sec, 0.0012/0.0012 sec, 0.003231/0.003231 sec, 0.006258/0.006258 sec, 0.083375/0.083375 sec, 1.98532/1.98532 sec, 0.094421/0.094421 sec, 0.006348/0.006348 sec )
[LOG] Total clause minimization time: 2.83514/2 sec (0.015382/0.015382 sec, 0.003307/0.003307 sec, 0.012221/0.012221 sec, 0.031954/0.031954 sec, 0.133835/0.133835 sec, 2.18798/2.18798 sec, 0.424582/0.424582 sec, 0.025873/0.025873 sec )
[LOG] Total clause size reduction: 4630 --> 1832 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 16 --> 16 )
[LOG] Average clause size reduction: 15.1803 --> 6.00656 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.2 --> 3.2 )
[LOG] Overall execution time: 5.3145 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 8708 kB.
[DBG] Virtual Memory: 169632 kB.
[DBG] Max memory usage: 9952 kB.
Synthesis time: 2.78 sec (Real time) / 5.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.35815 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070731/0 sec (0.006229/0 sec, 0.005177/0 sec, 0.005149/0 sec, 0.005217/0 sec, 0.005161/0 sec, 0.021736/0 sec, 0.00422/0 sec, 0.003524/0 sec, 0.003532/0 sec, 0.00357/0 sec, 0.003642/0 sec, 0.003574/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.013833/0 sec (0.002006/0.002006 sec, 0.002044/0.002044 sec, 0.00194/0.00194 sec, 0.001996/0.001996 sec, 0.001949/0.001949 sec, 0.00198/0.00198 sec, 0.000327/0.000327 sec, 0.000311/0.000311 sec, 0.000337/0.000337 sec, 0.0003/0.0003 sec, 0.000336/0.000336 sec, 0.000307/0.000307 sec )
[LOG] Total clause minimization time: 0.042615/0 sec (0.001899/0.001899 sec, 0.001918/0.001918 sec, 0.002001/0.002001 sec, 0.002005/0.002005 sec, 0.001994/0.001994 sec, 0.018521/0.018521 sec, 0.002508/0.002508 sec, 0.002325/0.002325 sec, 0.002302/0.002302 sec, 0.00237/0.00237 sec, 0.002411/0.002411 sec, 0.002361/0.002361 sec )
[LOG] Total clause size reduction: 532 --> 12 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 29.5556 --> 0.666667 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 684 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.97615/1 sec (0.012736/0 sec, 0.003846/0 sec, 0.010062/0 sec, 0.028403/0 sec, 0.26855/0 sec, 2.65255/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 1.91083/1 sec (0.006342/0.006342 sec, 0.000886/0.000886 sec, 0.001974/0.001974 sec, 0.004277/0.004277 sec, 0.103411/0.103411 sec, 1.31237/1.31237 sec, 0.086915/0.086915 sec, 0.162338/0.162338 sec, 0.018667/0.018667 sec, 0.023316/0.023316 sec, 0.051324/0.051324 sec, 0.139009/0.139009 sec )
[LOG] Total clause minimization time: 3.12022/2 sec (0.006307/0.006307 sec, 0.002577/0.002577 sec, 0.007371/0.007371 sec, 0.022475/0.022475 sec, 0.16036/0.16036 sec, 1.32759/1.32759 sec, 0.083332/0.083332 sec, 0.018829/0.018829 sec, 0.19113/0.19113 sec, 0.08999/0.08999 sec, 0.287648/0.287648 sec, 0.922602/0.922602 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 5.35962 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 8640 kB.
[DBG] Virtual Memory: 169536 kB.
[DBG] Max memory usage: 10928 kB.
Synthesis time: 3.29 sec (Real time) / 5.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.95235 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.170425/0 sec (0.011052/0 sec, 0.009956/0 sec, 0.009598/0 sec, 0.009956/0 sec, 0.031031/0 sec, 0.015606/0 sec, 0.015586/0 sec, 0.016707/0 sec, 0.006352/0 sec, 0.006168/0 sec, 0.006503/0 sec, 0.006172/0 sec, 0.006566/0 sec, 0.006295/0 sec, 0.006249/0 sec, 0.006628/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.043601/0 sec (0.003889/0.003889 sec, 0.003763/0.003763 sec, 0.003772/0.003772 sec, 0.003815/0.003815 sec, 0.006004/0.006004 sec, 0.006161/0.006161 sec, 0.006047/0.006047 sec, 0.006818/0.006818 sec, 0.00043/0.00043 sec, 0.00042/0.00042 sec, 0.000411/0.000411 sec, 0.000415/0.000415 sec, 0.000414/0.000414 sec, 0.000415/0.000415 sec, 0.000412/0.000412 sec, 0.000415/0.000415 sec )
[LOG] Total clause minimization time: 0.077936/0 sec (0.003621/0.003621 sec, 0.004125/0.004125 sec, 0.003798/0.003798 sec, 0.004101/0.004101 sec, 0.00629/0.00629 sec, 0.006257/0.006257 sec, 0.006336/0.006336 sec, 0.00674/0.00674 sec, 0.00428/0.00428 sec, 0.004389/0.004389 sec, 0.004766/0.004766 sec, 0.004439/0.004439 sec, 0.004846/0.004846 sec, 0.004558/0.004558 sec, 0.004515/0.004515 sec, 0.004875/0.004875 sec )
[LOG] Total clause size reduction: 1261 --> 16 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 52.5417 --> 0.666667 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 6.95372 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 6736 kB.
[DBG] Virtual Memory: 169784 kB.
[DBG] Max memory usage: 12832 kB.
Synthesis time: 3.50 sec (Real time) / 7.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.77281 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.129337/0 sec (0.015504/0 sec, 0.013038/0 sec, 0.01095/0 sec, 0.011364/0 sec, 0.010862/0 sec, 0.010862/0 sec, 0.010754/0 sec, 0.010787/0 sec, 0.004774/0 sec, 0.00427/0 sec, 0.004383/0 sec, 0.004363/0 sec, 0.004371/0 sec, 0.004406/0 sec, 0.004363/0 sec, 0.004286/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03873/0 sec (0.005155/0.005155 sec, 0.00538/0.00538 sec, 0.004065/0.004065 sec, 0.004344/0.004344 sec, 0.004243/0.004243 sec, 0.004255/0.004255 sec, 0.004174/0.004174 sec, 0.004126/0.004126 sec, 0.000372/0.000372 sec, 0.000369/0.000369 sec, 0.000366/0.000366 sec, 0.000368/0.000368 sec, 0.000371/0.000371 sec, 0.000372/0.000372 sec, 0.000376/0.000376 sec, 0.000394/0.000394 sec )
[LOG] Total clause minimization time: 0.058266/0 sec (0.005149/0.005149 sec, 0.004557/0.004557 sec, 0.004218/0.004218 sec, 0.004317/0.004317 sec, 0.004225/0.004225 sec, 0.004213/0.004213 sec, 0.004178/0.004178 sec, 0.004247/0.004247 sec, 0.002993/0.002993 sec, 0.002819/0.002819 sec, 0.002924/0.002924 sec, 0.002874/0.002874 sec, 0.002906/0.002906 sec, 0.002941/0.002941 sec, 0.002906/0.002906 sec, 0.002799/0.002799 sec )
[LOG] Total clause size reduction: 973 --> 16 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5417 --> 0.666667 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.77401 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 6356 kB.
[DBG] Virtual Memory: 169656 kB.
[DBG] Max memory usage: 10536 kB.
Synthesis time: 2.94 sec (Real time) / 5.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.81081 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.273516/0 sec (0.027797/0 sec, 0.019082/0 sec, 0.018416/0 sec, 0.018458/0 sec, 0.018523/0 sec, 0.019184/0 sec, 0.018601/0 sec, 0.018455/0 sec, 0.018581/0 sec, 0.019417/0 sec, 0.007759/0 sec, 0.007393/0 sec, 0.008023/0 sec, 0.007566/0 sec, 0.007551/0 sec, 0.007604/0 sec, 0.007537/0 sec, 0.008181/0 sec, 0.007597/0 sec, 0.007791/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.080398/0 sec (0.009551/0.009551 sec, 0.00721/0.00721 sec, 0.007235/0.007235 sec, 0.007246/0.007246 sec, 0.007283/0.007283 sec, 0.00735/0.00735 sec, 0.007379/0.007379 sec, 0.007293/0.007293 sec, 0.007281/0.007281 sec, 0.007504/0.007504 sec, 0.000506/0.000506 sec, 0.000504/0.000504 sec, 0.000505/0.000505 sec, 0.000505/0.000505 sec, 0.000509/0.000509 sec, 0.000505/0.000505 sec, 0.000499/0.000499 sec, 0.000512/0.000512 sec, 0.000505/0.000505 sec, 0.000516/0.000516 sec )
[LOG] Total clause minimization time: 0.133496/0 sec (0.00922/0.00922 sec, 0.007802/0.007802 sec, 0.007391/0.007391 sec, 0.007417/0.007417 sec, 0.007432/0.007432 sec, 0.008017/0.008017 sec, 0.007423/0.007423 sec, 0.007361/0.007361 sec, 0.007495/0.007495 sec, 0.008083/0.008083 sec, 0.005315/0.005315 sec, 0.005325/0.005325 sec, 0.005945/0.005945 sec, 0.005497/0.005497 sec, 0.005473/0.005473 sec, 0.005528/0.005528 sec, 0.00547/0.00547 sec, 0.006105/0.006105 sec, 0.005528/0.005528 sec, 0.005669/0.005669 sec )
[LOG] Total clause size reduction: 2006 --> 20 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 66.8667 --> 0.666667 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.81229 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 8056 kB.
[DBG] Virtual Memory: 169940 kB.
[DBG] Max memory usage: 11172 kB.
Synthesis time: 2.87 sec (Real time) / 5.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.14124 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.194416/0 sec (0.018333/0 sec, 0.014545/0 sec, 0.014716/0 sec, 0.013472/0 sec, 0.013336/0 sec, 0.013358/0 sec, 0.013369/0 sec, 0.01345/0 sec, 0.013312/0 sec, 0.013055/0 sec, 0.005732/0 sec, 0.005261/0 sec, 0.005242/0 sec, 0.00525/0 sec, 0.005359/0 sec, 0.005307/0 sec, 0.005316/0 sec, 0.005351/0 sec, 0.005433/0 sec, 0.005219/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.058693/0 sec (0.006121/0.006121 sec, 0.005687/0.005687 sec, 0.005746/0.005746 sec, 0.005295/0.005295 sec, 0.005302/0.005302 sec, 0.005253/0.005253 sec, 0.005299/0.005299 sec, 0.005242/0.005242 sec, 0.005134/0.005134 sec, 0.005032/0.005032 sec, 0.000452/0.000452 sec, 0.000497/0.000497 sec, 0.00045/0.00045 sec, 0.000452/0.000452 sec, 0.000456/0.000456 sec, 0.000456/0.000456 sec, 0.000453/0.000453 sec, 0.000453/0.000453 sec, 0.000466/0.000466 sec, 0.000447/0.000447 sec )
[LOG] Total clause minimization time: 0.08856/0 sec (0.005447/0.005447 sec, 0.005584/0.005584 sec, 0.00563/0.00563 sec, 0.005262/0.005262 sec, 0.005104/0.005104 sec, 0.00517/0.00517 sec, 0.005102/0.005102 sec, 0.00514/0.00514 sec, 0.005229/0.005229 sec, 0.005047/0.005047 sec, 0.003675/0.003675 sec, 0.003494/0.003494 sec, 0.003529/0.003529 sec, 0.003536/0.003536 sec, 0.0036/0.0036 sec, 0.003581/0.003581 sec, 0.003594/0.003594 sec, 0.003634/0.003634 sec, 0.003701/0.003701 sec, 0.003501/0.003501 sec )
[LOG] Total clause size reduction: 1546 --> 20 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 51.5333 --> 0.666667 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 6.1429 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 7020 kB.
[DBG] Virtual Memory: 169792 kB.
[DBG] Max memory usage: 11336 kB.
Synthesis time: 3.28 sec (Real time) / 6.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.02486 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.397586/0 sec (0.016614/0 sec, 0.014918/0 sec, 0.044495/0 sec, 0.023009/0 sec, 0.023084/0 sec, 0.023362/0 sec, 0.023202/0 sec, 0.023909/0 sec, 0.023229/0 sec, 0.022556/0 sec, 0.023431/0 sec, 0.024385/0 sec, 0.009581/0 sec, 0.009016/0 sec, 0.00964/0 sec, 0.009049/0 sec, 0.009111/0 sec, 0.00912/0 sec, 0.009111/0 sec, 0.009176/0 sec, 0.009758/0 sec, 0.009269/0 sec, 0.00933/0 sec, 0.009231/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.133015/0 sec (0.005565/0.005565 sec, 0.005611/0.005611 sec, 0.032682/0.032682 sec, 0.00912/0.00912 sec, 0.009194/0.009194 sec, 0.009325/0.009325 sec, 0.0092/0.0092 sec, 0.009135/0.009135 sec, 0.008888/0.008888 sec, 0.008897/0.008897 sec, 0.008817/0.008817 sec, 0.00922/0.00922 sec, 0.000617/0.000617 sec, 0.000683/0.000683 sec, 0.000611/0.000611 sec, 0.000604/0.000604 sec, 0.000604/0.000604 sec, 0.0006/0.0006 sec, 0.000601/0.000601 sec, 0.000603/0.000603 sec, 0.000612/0.000612 sec, 0.000606/0.000606 sec, 0.000612/0.000612 sec, 0.000608/0.000608 sec )
[LOG] Total clause minimization time: 0.186956/0 sec (0.005582/0.005582 sec, 0.006199/0.006199 sec, 0.008685/0.008685 sec, 0.009174/0.009174 sec, 0.009185/0.009185 sec, 0.009312/0.009312 sec, 0.009279/0.009279 sec, 0.010063/0.010063 sec, 0.009574/0.009574 sec, 0.008916/0.008916 sec, 0.009843/0.009843 sec, 0.009885/0.009885 sec, 0.00662/0.00662 sec, 0.006475/0.006475 sec, 0.007163/0.007163 sec, 0.006572/0.006572 sec, 0.006651/0.006651 sec, 0.006655/0.006655 sec, 0.00667/0.00667 sec, 0.006695/0.006695 sec, 0.007294/0.007294 sec, 0.006817/0.006817 sec, 0.006873/0.006873 sec, 0.006774/0.006774 sec )
[LOG] Total clause size reduction: 2923 --> 24 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.1944 --> 0.666667 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.02669 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 8032 kB.
[DBG] Virtual Memory: 170148 kB.
[DBG] Max memory usage: 12736 kB.
Synthesis time: 3.48 sec (Real time) / 7.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.9265 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.23478/0 sec (0.011606/0 sec, 0.009991/0 sec, 0.009255/0 sec, 0.004992/0 sec, 0.004952/0 sec, 0.01666/0 sec, 0.015582/0 sec, 0.016637/0 sec, 0.016553/0 sec, 0.016595/0 sec, 0.01654/0 sec, 0.016564/0 sec, 0.007187/0 sec, 0.006437/0 sec, 0.006498/0 sec, 0.006465/0 sec, 0.006501/0 sec, 0.006458/0 sec, 0.006586/0 sec, 0.006745/0 sec, 0.006432/0 sec, 0.006631/0 sec, 0.00649/0 sec, 0.006423/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.0672/0 sec (0.003782/0.003782 sec, 0.003913/0.003913 sec, 0.00376/0.00376 sec, 0.001923/0.001923 sec, 0.001928/0.001928 sec, 0.006039/0.006039 sec, 0.006071/0.006071 sec, 0.006575/0.006575 sec, 0.006689/0.006689 sec, 0.006634/0.006634 sec, 0.006497/0.006497 sec, 0.006461/0.006461 sec, 0.000558/0.000558 sec, 0.000581/0.000581 sec, 0.000568/0.000568 sec, 0.000557/0.000557 sec, 0.000554/0.000554 sec, 0.000557/0.000557 sec, 0.000575/0.000575 sec, 0.000676/0.000676 sec, 0.00056/0.00056 sec, 0.000572/0.000572 sec, 0.000564/0.000564 sec, 0.000606/0.000606 sec )
[LOG] Total clause minimization time: 0.112766/0 sec (0.003782/0.003782 sec, 0.003782/0.003782 sec, 0.00325/0.00325 sec, 0.001939/0.001939 sec, 0.001897/0.001897 sec, 0.005947/0.005947 sec, 0.006051/0.006051 sec, 0.006494/0.006494 sec, 0.006369/0.006369 sec, 0.006445/0.006445 sec, 0.006525/0.006525 sec, 0.006575/0.006575 sec, 0.004727/0.004727 sec, 0.004349/0.004349 sec, 0.004456/0.004456 sec, 0.004439/0.004439 sec, 0.004475/0.004475 sec, 0.004422/0.004422 sec, 0.004493/0.004493 sec, 0.004593/0.004593 sec, 0.004396/0.004396 sec, 0.004581/0.004581 sec, 0.00445/0.00445 sec, 0.004329/0.004329 sec )
[LOG] Total clause size reduction: 2251 --> 24 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 62.5278 --> 0.666667 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.92813 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 7300 kB.
[DBG] Virtual Memory: 169872 kB.
[DBG] Max memory usage: 11952 kB.
Synthesis time: 3.10 sec (Real time) / 6.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.794 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.533864/0 sec (0.020095/0 sec, 0.03747/0 sec, 0.026044/0 sec, 0.026881/0 sec, 0.026894/0 sec, 0.028239/0 sec, 0.027798/0 sec, 0.027094/0 sec, 0.027386/0 sec, 0.027165/0 sec, 0.026288/0 sec, 0.027218/0 sec, 0.026354/0 sec, 0.028136/0 sec, 0.010731/0 sec, 0.010295/0 sec, 0.010381/0 sec, 0.010358/0 sec, 0.010396/0 sec, 0.011108/0 sec, 0.011207/0 sec, 0.01056/0 sec, 0.011219/0 sec, 0.010566/0 sec, 0.011277/0 sec, 0.011383/0 sec, 0.010542/0 sec, 0.010779/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.149977/0 sec (0.006577/0.006577 sec, 0.006588/0.006588 sec, 0.010186/0.010186 sec, 0.010718/0.010718 sec, 0.010726/0.010726 sec, 0.010706/0.010706 sec, 0.010742/0.010742 sec, 0.010848/0.010848 sec, 0.010681/0.010681 sec, 0.010393/0.010393 sec, 0.010401/0.010401 sec, 0.010398/0.010398 sec, 0.010432/0.010432 sec, 0.010936/0.010936 sec, 0.000693/0.000693 sec, 0.000687/0.000687 sec, 0.000683/0.000683 sec, 0.000684/0.000684 sec, 0.000688/0.000688 sec, 0.000694/0.000694 sec, 0.000686/0.000686 sec, 0.000697/0.000697 sec, 0.000688/0.000688 sec, 0.000691/0.000691 sec, 0.000684/0.000684 sec, 0.000689/0.000689 sec, 0.00069/0.00069 sec, 0.000691/0.000691 sec )
[LOG] Total clause minimization time: 0.277246/0 sec (0.006683/0.006683 sec, 0.027209/0.027209 sec, 0.010207/0.010207 sec, 0.010773/0.010773 sec, 0.010719/0.010719 sec, 0.01166/0.01166 sec, 0.01162/0.01162 sec, 0.010775/0.010775 sec, 0.011239/0.011239 sec, 0.011279/0.011279 sec, 0.010399/0.010399 sec, 0.011338/0.011338 sec, 0.010383/0.010383 sec, 0.011675/0.011675 sec, 0.007438/0.007438 sec, 0.007507/0.007507 sec, 0.007588/0.007588 sec, 0.007585/0.007585 sec, 0.007612/0.007612 sec, 0.008301/0.008301 sec, 0.008415/0.008415 sec, 0.007779/0.007779 sec, 0.008439/0.008439 sec, 0.007778/0.007778 sec, 0.008499/0.008499 sec, 0.008591/0.008591 sec, 0.007756/0.007756 sec, 0.007999/0.007999 sec )
[LOG] Total clause size reduction: 4012 --> 28 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5238 --> 0.666667 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.7959 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 9068 kB.
[DBG] Virtual Memory: 170368 kB.
[DBG] Max memory usage: 12920 kB.
Synthesis time: 2.90 sec (Real time) / 5.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.7398 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.313824/0 sec (0.009868/0 sec, 0.006179/0 sec, 0.006015/0 sec, 0.005873/0 sec, 0.014578/0 sec, 0.017995/0 sec, 0.018428/0 sec, 0.019201/0 sec, 0.019189/0 sec, 0.01941/0 sec, 0.019301/0 sec, 0.019142/0 sec, 0.019048/0 sec, 0.018375/0 sec, 0.008043/0 sec, 0.007121/0 sec, 0.007137/0 sec, 0.007136/0 sec, 0.007127/0 sec, 0.007208/0 sec, 0.007152/0 sec, 0.007164/0 sec, 0.007205/0 sec, 0.007174/0 sec, 0.007222/0 sec, 0.007149/0 sec, 0.007301/0 sec, 0.007083/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.091361/0 sec (0.002828/0.002828 sec, 0.002655/0.002655 sec, 0.002508/0.002508 sec, 0.002261/0.002261 sec, 0.005985/0.005985 sec, 0.006952/0.006952 sec, 0.006961/0.006961 sec, 0.007823/0.007823 sec, 0.007619/0.007619 sec, 0.007542/0.007542 sec, 0.007592/0.007592 sec, 0.007554/0.007554 sec, 0.007453/0.007453 sec, 0.007174/0.007174 sec, 0.000621/0.000621 sec, 0.000596/0.000596 sec, 0.000596/0.000596 sec, 0.0006/0.0006 sec, 0.0006/0.0006 sec, 0.000601/0.000601 sec, 0.0006/0.0006 sec, 0.000604/0.000604 sec, 0.000594/0.000594 sec, 0.0006/0.0006 sec, 0.000605/0.000605 sec, 0.000602/0.000602 sec, 0.000603/0.000603 sec, 0.000632/0.000632 sec )
[LOG] Total clause minimization time: 0.151471/0 sec (0.00218/0.00218 sec, 0.002212/0.002212 sec, 0.002211/0.002211 sec, 0.002302/0.002302 sec, 0.007189/0.007189 sec, 0.00687/0.00687 sec, 0.007307/0.007307 sec, 0.007277/0.007277 sec, 0.007497/0.007497 sec, 0.007566/0.007566 sec, 0.007634/0.007634 sec, 0.007496/0.007496 sec, 0.00746/0.00746 sec, 0.007105/0.007105 sec, 0.005361/0.005361 sec, 0.004853/0.004853 sec, 0.004896/0.004896 sec, 0.004883/0.004883 sec, 0.004843/0.004843 sec, 0.004958/0.004958 sec, 0.00491/0.00491 sec, 0.00491/0.00491 sec, 0.004964/0.004964 sec, 0.0049/0.0049 sec, 0.004961/0.004961 sec, 0.004879/0.004879 sec, 0.005048/0.005048 sec, 0.004799/0.004799 sec )
[LOG] Total clause size reduction: 3088 --> 28 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 73.5238 --> 0.666667 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.74153 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 9448 kB.
[DBG] Virtual Memory: 170036 kB.
[DBG] Max memory usage: 12996 kB.
Synthesis time: 2.99 sec (Real time) / 5.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.34999 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.689573/1 sec (0.038421/0 sec, 0.028924/0 sec, 0.029988/0 sec, 0.02929/0 sec, 0.03036/0 sec, 0.029424/0 sec, 0.029508/0 sec, 0.03052/0 sec, 0.029643/0 sec, 0.029685/0 sec, 0.02974/0 sec, 0.030927/0 sec, 0.031241/0 sec, 0.030185/0 sec, 0.030295/0 sec, 0.030891/0 sec, 0.012411/0 sec, 0.0119/0 sec, 0.01267/0 sec, 0.012748/1 sec, 0.012145/0 sec, 0.011957/0 sec, 0.012942/0 sec, 0.013015/0 sec, 0.012095/0 sec, 0.013083/0 sec, 0.012062/0 sec, 0.012853/0 sec, 0.012958/0 sec, 0.012245/0 sec, 0.013019/0 sec, 0.012428/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.201294/0 sec (0.012982/0.012982 sec, 0.011183/0.011183 sec, 0.011238/0.011238 sec, 0.011367/0.011367 sec, 0.011437/0.011437 sec, 0.011437/0.011437 sec, 0.011494/0.011494 sec, 0.011653/0.011653 sec, 0.011698/0.011698 sec, 0.011749/0.011749 sec, 0.011801/0.011801 sec, 0.011725/0.011725 sec, 0.011915/0.011915 sec, 0.011911/0.011911 sec, 0.01199/0.01199 sec, 0.012608/0.012608 sec, 0.000841/0.000841 sec, 0.000817/0.000817 sec, 0.000794/0.000794 sec, 0.000834/0.000834 sec, 0.000824/0.000824 sec, 0.000823/0.000823 sec, 0.000814/0.000814 sec, 0.000822/0.000822 sec, 0.000817/0.000817 sec, 0.000799/0.000799 sec, 0.000808/0.000808 sec, 0.000825/0.000825 sec, 0.000832/0.000832 sec, 0.000809/0.000809 sec, 0.000838/0.000838 sec, 0.000809/0.000809 sec )
[LOG] Total clause minimization time: 0.342257/1 sec (0.011395/0.011395 sec, 0.01151/0.01151 sec, 0.012663/0.012663 sec, 0.011725/0.011725 sec, 0.012743/0.012743 sec, 0.011792/0.011792 sec, 0.011791/0.011791 sec, 0.012678/0.012678 sec, 0.011702/0.011702 sec, 0.011742/0.011742 sec, 0.011693/0.011693 sec, 0.012984/0.012984 sec, 0.013063/0.013063 sec, 0.011969/0.011969 sec, 0.012044/0.012044 sec, 0.011988/0.011988 sec, 0.008652/0.008652 sec, 0.008694/0.008694 sec, 0.009504/0.009504 sec, 0.009519/0.009519 sec, 0.008965/0.008965 sec, 0.008751/0.008751 sec, 0.009759/0.009759 sec, 0.009792/0.009792 sec, 0.008905/0.008905 sec, 0.009897/0.009897 sec, 0.008894/0.008894 sec, 0.009638/0.009638 sec, 0.009731/0.009731 sec, 0.009044/0.009044 sec, 0.009785/0.009785 sec, 0.009245/0.009245 sec )
[LOG] Total clause size reduction: 5273 --> 32 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.854 --> 0.666667 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.35258 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 12396 kB.
[DBG] Virtual Memory: 170580 kB.
[DBG] Max memory usage: 16104 kB.
Synthesis time: 3.57 sec (Real time) / 7.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.62092 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.477026/0 sec (0.015588/0 sec, 0.013529/0 sec, 0.037293/0 sec, 0.013682/0 sec, 0.024318/0 sec, 0.022367/0 sec, 0.022156/0 sec, 0.021997/0 sec, 0.021969/0 sec, 0.022125/0 sec, 0.022104/0 sec, 0.021712/0 sec, 0.021034/0 sec, 0.021005/0 sec, 0.020957/0 sec, 0.020921/0 sec, 0.009087/0 sec, 0.008345/0 sec, 0.008316/0 sec, 0.008347/0 sec, 0.008247/0 sec, 0.008389/0 sec, 0.008374/0 sec, 0.008368/0 sec, 0.008365/0 sec, 0.008378/0 sec, 0.008421/0 sec, 0.008246/0 sec, 0.008368/0 sec, 0.008368/0 sec, 0.008398/0 sec, 0.008252/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.139633/0 sec (0.005175/0.005175 sec, 0.00527/0.00527 sec, 0.005107/0.005107 sec, 0.00527/0.00527 sec, 0.013415/0.013415 sec, 0.009015/0.009015 sec, 0.008936/0.008936 sec, 0.008819/0.008819 sec, 0.008756/0.008756 sec, 0.008751/0.008751 sec, 0.008793/0.008793 sec, 0.008736/0.008736 sec, 0.008183/0.008183 sec, 0.008137/0.008137 sec, 0.007996/0.007996 sec, 0.007977/0.007977 sec, 0.000705/0.000705 sec, 0.000715/0.000715 sec, 0.000705/0.000705 sec, 0.00071/0.00071 sec, 0.000694/0.000694 sec, 0.000695/0.000695 sec, 0.000697/0.000697 sec, 0.000711/0.000711 sec, 0.000698/0.000698 sec, 0.000708/0.000708 sec, 0.000703/0.000703 sec, 0.000705/0.000705 sec, 0.000717/0.000717 sec, 0.000707/0.000707 sec, 0.000709/0.000709 sec, 0.000718/0.000718 sec )
[LOG] Total clause minimization time: 0.236286/0 sec (0.005137/0.005137 sec, 0.005137/0.005137 sec, 0.029087/0.029087 sec, 0.00528/0.00528 sec, 0.007734/0.007734 sec, 0.008592/0.008592 sec, 0.008439/0.008439 sec, 0.008385/0.008385 sec, 0.008468/0.008468 sec, 0.008626/0.008626 sec, 0.008549/0.008549 sec, 0.008218/0.008218 sec, 0.00804/0.00804 sec, 0.008061/0.008061 sec, 0.00811/0.00811 sec, 0.008105/0.008105 sec, 0.006039/0.006039 sec, 0.005685/0.005685 sec, 0.005737/0.005737 sec, 0.005764/0.005764 sec, 0.00568/0.00568 sec, 0.005817/0.005817 sec, 0.005793/0.005793 sec, 0.005777/0.005777 sec, 0.005748/0.005748 sec, 0.005787/0.005787 sec, 0.005836/0.005836 sec, 0.005671/0.005671 sec, 0.005775/0.005775 sec, 0.005788/0.005788 sec, 0.005816/0.005816 sec, 0.005605/0.005605 sec )
[LOG] Total clause size reduction: 4057 --> 32 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 84.5208 --> 0.666667 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.62248 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 11404 kB.
[DBG] Virtual Memory: 170208 kB.
[DBG] Max memory usage: 15436 kB.
Synthesis time: 2.81 sec (Real time) / 5.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.63823 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.86327/0 sec (0.024679/0 sec, 0.041652/0 sec, 0.033212/0 sec, 0.034202/0 sec, 0.033918/0 sec, 0.034888/0 sec, 0.033595/0 sec, 0.035073/0 sec, 0.033685/0 sec, 0.033702/0 sec, 0.034224/0 sec, 0.034317/0 sec, 0.034335/0 sec, 0.03495/0 sec, 0.035788/0 sec, 0.034546/0 sec, 0.035562/0 sec, 0.035557/0 sec, 0.013548/0 sec, 0.013117/0 sec, 0.014141/0 sec, 0.014048/0 sec, 0.014131/0 sec, 0.013141/0 sec, 0.013179/0 sec, 0.014162/0 sec, 0.013279/0 sec, 0.013326/0 sec, 0.013351/0 sec, 0.014277/0 sec, 0.013345/0 sec, 0.01339/0 sec, 0.013343/0 sec, 0.013557/0 sec, 0.014504/0 sec, 0.013546/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.244795/0 sec (0.008144/0.008144 sec, 0.008292/0.008292 sec, 0.012673/0.012673 sec, 0.0125/0.0125 sec, 0.013013/0.013013 sec, 0.013048/0.013048 sec, 0.012963/0.012963 sec, 0.013145/0.013145 sec, 0.01301/0.01301 sec, 0.013022/0.013022 sec, 0.013422/0.013422 sec, 0.013507/0.013507 sec, 0.013546/0.013546 sec, 0.013857/0.013857 sec, 0.013528/0.013528 sec, 0.013512/0.013512 sec, 0.013678/0.013678 sec, 0.013743/0.013743 sec, 0.000892/0.000892 sec, 0.0009/0.0009 sec, 0.000892/0.000892 sec, 0.000895/0.000895 sec, 0.000902/0.000902 sec, 0.0009/0.0009 sec, 0.000896/0.000896 sec, 0.000906/0.000906 sec, 0.000942/0.000942 sec, 0.000906/0.000906 sec, 0.000905/0.000905 sec, 0.00089/0.00089 sec, 0.000897/0.000897 sec, 0.000907/0.000907 sec, 0.000881/0.000881 sec, 0.000908/0.000908 sec, 0.00088/0.00088 sec, 0.000893/0.000893 sec )
[LOG] Total clause minimization time: 0.442296/0 sec (0.008509/0.008509 sec, 0.028566/0.028566 sec, 0.013018/0.013018 sec, 0.014591/0.014591 sec, 0.013623/0.013623 sec, 0.01471/0.01471 sec, 0.013507/0.013507 sec, 0.01476/0.01476 sec, 0.013511/0.013511 sec, 0.01348/0.01348 sec, 0.013616/0.013616 sec, 0.013644/0.013644 sec, 0.013569/0.013569 sec, 0.013851/0.013851 sec, 0.01497/0.01497 sec, 0.013824/0.013824 sec, 0.014656/0.014656 sec, 0.014451/0.014451 sec, 0.009538/0.009538 sec, 0.009541/0.009541 sec, 0.010569/0.010569 sec, 0.010525/0.010525 sec, 0.010596/0.010596 sec, 0.009624/0.009624 sec, 0.009672/0.009672 sec, 0.01064/0.01064 sec, 0.009696/0.009696 sec, 0.009805/0.009805 sec, 0.009837/0.009837 sec, 0.010765/0.010765 sec, 0.009823/0.009823 sec, 0.00988/0.00988 sec, 0.009841/0.009841 sec, 0.010025/0.010025 sec, 0.011023/0.011023 sec, 0.01004/0.01004 sec )
[LOG] Total clause size reduction: 6706 --> 36 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 124.185 --> 0.666667 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.64076 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 7300 kB.
[DBG] Virtual Memory: 170720 kB.
[DBG] Max memory usage: 14192 kB.
Synthesis time: 4.06 sec (Real time) / 7.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.15103 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.586686/0 sec (0.011984/0 sec, 0.007721/0 sec, 0.030663/0 sec, 0.023169/0 sec, 0.02471/0 sec, 0.024517/0 sec, 0.024748/0 sec, 0.024473/0 sec, 0.024583/0 sec, 0.024642/0 sec, 0.024503/0 sec, 0.024301/0 sec, 0.024312/0 sec, 0.024493/0 sec, 0.02446/0 sec, 0.024462/0 sec, 0.024403/0 sec, 0.024288/0 sec, 0.010021/0 sec, 0.009413/0 sec, 0.009336/0 sec, 0.009328/0 sec, 0.009551/0 sec, 0.0094/0 sec, 0.009372/0 sec, 0.009523/0 sec, 0.009309/0 sec, 0.009471/0 sec, 0.009393/0 sec, 0.009434/0 sec, 0.009481/0 sec, 0.009514/0 sec, 0.009433/0 sec, 0.00935/0 sec, 0.009521/0 sec, 0.009404/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.185737/0 sec (0.003148/0.003148 sec, 0.003145/0.003145 sec, 0.020195/0.020195 sec, 0.008977/0.008977 sec, 0.010095/0.010095 sec, 0.009624/0.009624 sec, 0.009986/0.009986 sec, 0.009949/0.009949 sec, 0.009841/0.009841 sec, 0.009659/0.009659 sec, 0.009709/0.009709 sec, 0.009714/0.009714 sec, 0.009585/0.009585 sec, 0.009648/0.009648 sec, 0.009448/0.009448 sec, 0.009583/0.009583 sec, 0.009297/0.009297 sec, 0.009462/0.009462 sec, 0.000846/0.000846 sec, 0.000803/0.000803 sec, 0.000794/0.000794 sec, 0.00081/0.00081 sec, 0.000792/0.000792 sec, 0.000843/0.000843 sec, 0.000819/0.000819 sec, 0.000822/0.000822 sec, 0.000794/0.000794 sec, 0.000803/0.000803 sec, 0.000824/0.000824 sec, 0.00082/0.00082 sec, 0.000821/0.000821 sec, 0.000814/0.000814 sec, 0.000812/0.000812 sec, 0.000819/0.000819 sec, 0.000821/0.000821 sec, 0.000815/0.000815 sec )
[LOG] Total clause minimization time: 0.274335/0 sec (0.002813/0.002813 sec, 0.002809/0.002809 sec, 0.008707/0.008707 sec, 0.008929/0.008929 sec, 0.009449/0.009449 sec, 0.009643/0.009643 sec, 0.009549/0.009549 sec, 0.009264/0.009264 sec, 0.009497/0.009497 sec, 0.009747/0.009747 sec, 0.009539/0.009539 sec, 0.009309/0.009309 sec, 0.009453/0.009453 sec, 0.009542/0.009542 sec, 0.009683/0.009683 sec, 0.009532/0.009532 sec, 0.009755/0.009755 sec, 0.009462/0.009462 sec, 0.006535/0.006535 sec, 0.006539/0.006539 sec, 0.006432/0.006432 sec, 0.006453/0.006453 sec, 0.006679/0.006679 sec, 0.006478/0.006478 sec, 0.006483/0.006483 sec, 0.006609/0.006609 sec, 0.006454/0.006454 sec, 0.006611/0.006611 sec, 0.006509/0.006509 sec, 0.006551/0.006551 sec, 0.006541/0.006541 sec, 0.006635/0.006635 sec, 0.00656/0.00656 sec, 0.006458/0.006458 sec, 0.006624/0.006624 sec, 0.006502/0.006502 sec )
[LOG] Total clause size reduction: 5158 --> 36 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5185 --> 0.666667 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.15332 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 6836 kB.
[DBG] Virtual Memory: 170312 kB.
[DBG] Max memory usage: 13496 kB.
Synthesis time: 3.50 sec (Real time) / 7.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.86871 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.06293/0 sec (0.028298/0 sec, 0.025812/0 sec, 0.038669/0 sec, 0.036534/0 sec, 0.037149/0 sec, 0.038237/0 sec, 0.039483/0 sec, 0.039487/0 sec, 0.039256/0 sec, 0.039023/0 sec, 0.038246/0 sec, 0.038266/0 sec, 0.039687/0 sec, 0.039662/0 sec, 0.040026/0 sec, 0.038833/0 sec, 0.038971/0 sec, 0.038715/0 sec, 0.038/0 sec, 0.038457/0 sec, 0.015173/0 sec, 0.014633/0 sec, 0.020392/0 sec, 0.01573/0 sec, 0.014585/0 sec, 0.015777/0 sec, 0.014618/0 sec, 0.015927/0 sec, 0.014974/0 sec, 0.014933/0 sec, 0.015078/0 sec, 0.015166/0 sec, 0.015147/0 sec, 0.015179/0 sec, 0.01626/0 sec, 0.015164/0 sec, 0.016215/0 sec, 0.015343/0 sec, 0.01535/0 sec, 0.016473/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.307408/0 sec (0.009428/0.009428 sec, 0.009412/0.009412 sec, 0.014374/0.014374 sec, 0.014213/0.014213 sec, 0.0141/0.0141 sec, 0.014735/0.014735 sec, 0.014784/0.014784 sec, 0.014875/0.014875 sec, 0.014787/0.014787 sec, 0.014697/0.014697 sec, 0.01482/0.01482 sec, 0.014904/0.014904 sec, 0.014705/0.014705 sec, 0.015099/0.015099 sec, 0.015359/0.015359 sec, 0.0154/0.0154 sec, 0.015343/0.015343 sec, 0.015471/0.015471 sec, 0.014904/0.014904 sec, 0.015398/0.015398 sec, 0.001023/0.001023 sec, 0.001088/0.001088 sec, 0.001069/0.001069 sec, 0.001004/0.001004 sec, 0.001004/0.001004 sec, 0.000996/0.000996 sec, 0.001/0.001 sec, 0.001033/0.001033 sec, 0.001016/0.001016 sec, 0.001028/0.001028 sec, 0.001052/0.001052 sec, 0.001049/0.001049 sec, 0.00101/0.00101 sec, 0.001034/0.001034 sec, 0.001074/0.001074 sec, 0.001007/0.001007 sec, 0.001015/0.001015 sec, 0.001029/0.001029 sec, 0.001028/0.001028 sec, 0.001041/0.001041 sec )
[LOG] Total clause minimization time: 0.532876/0 sec (0.009546/0.009546 sec, 0.010971/0.010971 sec, 0.015541/0.015541 sec, 0.014501/0.014501 sec, 0.014904/0.014904 sec, 0.015218/0.015218 sec, 0.016384/0.016384 sec, 0.016435/0.016435 sec, 0.016256/0.016256 sec, 0.01621/0.01621 sec, 0.015217/0.015217 sec, 0.015178/0.015178 sec, 0.016772/0.016772 sec, 0.016331/0.016331 sec, 0.016461/0.016461 sec, 0.015177/0.015177 sec, 0.015328/0.015328 sec, 0.01498/0.01498 sec, 0.014707/0.014707 sec, 0.014653/0.014653 sec, 0.010627/0.010627 sec, 0.010556/0.010556 sec, 0.017211/0.017211 sec, 0.011718/0.011718 sec, 0.010629/0.010629 sec, 0.011848/0.011848 sec, 0.010705/0.010705 sec, 0.011962/0.011962 sec, 0.011007/0.011007 sec, 0.010962/0.010962 sec, 0.011003/0.011003 sec, 0.011048/0.011048 sec, 0.011138/0.011138 sec, 0.011143/0.011143 sec, 0.012176/0.012176 sec, 0.011114/0.011114 sec, 0.012193/0.012193 sec, 0.011311/0.011311 sec, 0.011327/0.011327 sec, 0.012428/0.012428 sec )
[LOG] Total clause size reduction: 8311 --> 40 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 138.517 --> 0.666667 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.87149 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 7556 kB.
[DBG] Virtual Memory: 170888 kB.
[DBG] Max memory usage: 14952 kB.
Synthesis time: 3.79 sec (Real time) / 7.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.89952 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.746689/0 sec (0.038865/0 sec, 0.025998/0 sec, 0.025181/0 sec, 0.026667/0 sec, 0.026065/0 sec, 0.026104/0 sec, 0.026284/0 sec, 0.026294/0 sec, 0.026377/0 sec, 0.026583/0 sec, 0.026385/0 sec, 0.026346/0 sec, 0.026417/0 sec, 0.026714/0 sec, 0.026506/0 sec, 0.026681/0 sec, 0.026838/0 sec, 0.026784/0 sec, 0.026573/0 sec, 0.026875/0 sec, 0.011028/0 sec, 0.010332/0 sec, 0.010234/0 sec, 0.010248/0 sec, 0.01026/0 sec, 0.010224/0 sec, 0.01024/0 sec, 0.01031/0 sec, 0.010307/0 sec, 0.010359/0 sec, 0.010324/0 sec, 0.010317/0 sec, 0.010292/0 sec, 0.010248/0 sec, 0.010172/0 sec, 0.010247/0 sec, 0.010262/0 sec, 0.010418/0 sec, 0.010228/0 sec, 0.010102/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.226468/0 sec (0.012619/0.012619 sec, 0.010061/0.010061 sec, 0.009563/0.009563 sec, 0.010422/0.010422 sec, 0.010344/0.010344 sec, 0.010306/0.010306 sec, 0.010375/0.010375 sec, 0.010372/0.010372 sec, 0.010433/0.010433 sec, 0.010414/0.010414 sec, 0.010383/0.010383 sec, 0.010382/0.010382 sec, 0.010343/0.010343 sec, 0.010428/0.010428 sec, 0.010365/0.010365 sec, 0.010496/0.010496 sec, 0.010488/0.010488 sec, 0.01042/0.01042 sec, 0.010266/0.010266 sec, 0.010372/0.010372 sec, 0.000884/0.000884 sec, 0.00087/0.00087 sec, 0.000887/0.000887 sec, 0.000883/0.000883 sec, 0.00089/0.00089 sec, 0.000894/0.000894 sec, 0.000872/0.000872 sec, 0.00088/0.00088 sec, 0.000883/0.000883 sec, 0.000881/0.000881 sec, 0.000882/0.000882 sec, 0.00087/0.00087 sec, 0.00088/0.00088 sec, 0.000902/0.000902 sec, 0.000871/0.000871 sec, 0.000878/0.000878 sec, 0.00088/0.00088 sec, 0.000882/0.000882 sec, 0.000873/0.000873 sec, 0.000874/0.000874 sec )
[LOG] Total clause minimization time: 0.349568/0 sec (0.012985/0.012985 sec, 0.009652/0.009652 sec, 0.009904/0.009904 sec, 0.010526/0.010526 sec, 0.009949/0.009949 sec, 0.010001/0.010001 sec, 0.010111/0.010111 sec, 0.010159/0.010159 sec, 0.010114/0.010114 sec, 0.010187/0.010187 sec, 0.010156/0.010156 sec, 0.010099/0.010099 sec, 0.010209/0.010209 sec, 0.010405/0.010405 sec, 0.010167/0.010167 sec, 0.010226/0.010226 sec, 0.010372/0.010372 sec, 0.010387/0.010387 sec, 0.010319/0.010319 sec, 0.010531/0.010531 sec, 0.007371/0.007371 sec, 0.007166/0.007166 sec, 0.007115/0.007115 sec, 0.007129/0.007129 sec, 0.007149/0.007149 sec, 0.007091/0.007091 sec, 0.00714/0.00714 sec, 0.007155/0.007155 sec, 0.007181/0.007181 sec, 0.007231/0.007231 sec, 0.007204/0.007204 sec, 0.007207/0.007207 sec, 0.007167/0.007167 sec, 0.007102/0.007102 sec, 0.007062/0.007062 sec, 0.007095/0.007095 sec, 0.007142/0.007142 sec, 0.007303/0.007303 sec, 0.007121/0.007121 sec, 0.006978/0.006978 sec )
[LOG] Total clause size reduction: 6391 --> 40 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 106.517 --> 0.666667 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.90208 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 6920 kB.
[DBG] Virtual Memory: 170460 kB.
[DBG] Max memory usage: 14212 kB.
Synthesis time: 2.85 sec (Real time) / 5.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001075/0 sec (0.001075/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.9e-05/0 sec (4.9e-05/4.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000235/0 sec (0.000235/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00023/0 sec (0.00023/0.00023 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006039 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5108 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5108 kB.
Synthesis time: 0.16 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004679 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001206/0 sec (0.001206/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.7e-05/0 sec (5.7e-05/5.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000123/0 sec (0.000123/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9.3e-05/0 sec (9.3e-05/9.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005401 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4980 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 4980 kB.
Synthesis time: 0.16 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002947/0 sec (0.002947/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.3e-05/0 sec (8.3e-05/8.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001004/0 sec (0.001004/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000983/0 sec (0.000983/0.000983 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008272 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5232 kB.
[DBG] Virtual Memory: 169388 kB.
[DBG] Max memory usage: 5232 kB.
Synthesis time: 0.16 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005461 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001569/0 sec (0.001569/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7e-05/0 sec (7e-05/7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00104/0 sec (0.00104/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000331/0 sec (0.000331/0.000331 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00013/0 sec (0.00013/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9.6e-05/0 sec (9.6e-05/9.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006254 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5020 kB.
[DBG] Virtual Memory: 169248 kB.
[DBG] Max memory usage: 5020 kB.
Synthesis time: 0.17 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007219 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001852/0 sec (0.001852/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002233/0 sec (0.002233/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000866/0 sec (0.000866/0.000866 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000479/0 sec (0.000479/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000474/0 sec (0.000474/0.000474 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008202 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5316 kB.
[DBG] Virtual Memory: 169432 kB.
[DBG] Max memory usage: 5316 kB.
Synthesis time: 0.22 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005371 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001844/0 sec (0.001844/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9e-05/0 sec (9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.4e-05/0 sec (7.4e-05/7.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5180 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5184 kB.
Synthesis time: 0.17 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.00975 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004456/0 sec (0.004456/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.4e-05/0 sec (7.4e-05/7.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001506/0 sec (0.001506/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001493/0 sec (0.001493/0.001493 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010763 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5716 kB.
[DBG] Virtual Memory: 169488 kB.
[DBG] Max memory usage: 5716 kB.
Synthesis time: 0.16 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005705 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002002/0 sec (0.002002/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5e-05/0 sec (5e-05/5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001612/0 sec (0.001612/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000498/0 sec (0.000498/0.000498 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000134/0 sec (0.000134/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000105/0 sec (0.000105/0.000105 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006502 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5140 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5144 kB.
Synthesis time: 0.17 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008843 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002448/0 sec (0.002448/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000692/0 sec (0.000692/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000681/0 sec (0.000681/0.000681 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009733 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5852 kB.
[DBG] Virtual Memory: 169536 kB.
[DBG] Max memory usage: 5852 kB.
Synthesis time: 0.16 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005771 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001161/0 sec (0.001161/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001539/0 sec (0.001539/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000544/0 sec (0.000544/0.000544 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0066 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5168 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5168 kB.
Synthesis time: 0.16 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.013396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008036/0 sec (0.008036/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002537/0 sec (0.002537/0.002537 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003717/0 sec (0.003717/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003695/0 sec (0.003695/0.003695 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.014343 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6088 kB.
[DBG] Virtual Memory: 169600 kB.
[DBG] Max memory usage: 6088 kB.
Synthesis time: 0.16 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.006452 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001649/0 sec (0.001649/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.7e-05/0 sec (3.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007285 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5316 kB.
[DBG] Virtual Memory: 169396 kB.
[DBG] Max memory usage: 5316 kB.
Synthesis time: 0.16 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.010689 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00328/0 sec (0.00328/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.7e-05/0 sec (6.7e-05/6.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003769/0 sec (0.003769/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001299/0 sec (0.001299/0.001299 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000559/0 sec (0.000559/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000553/0 sec (0.000553/0.000553 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01185 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6044 kB.
[DBG] Virtual Memory: 169624 kB.
[DBG] Max memory usage: 6056 kB.
Synthesis time: 0.17 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003148/0 sec (0.003148/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000136/0 sec (0.000136/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000114/0 sec (0.000114/0.000114 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008034 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5408 kB.
[DBG] Virtual Memory: 169416 kB.
[DBG] Max memory usage: 5408 kB.
Synthesis time: 0.18 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.013723 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007089/0 sec (0.007089/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000133/0 sec (0.000133/0.000133 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001738/0 sec (0.001738/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001724/0 sec (0.001724/0.001724 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.015011 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6280 kB.
[DBG] Virtual Memory: 169696 kB.
[DBG] Max memory usage: 6328 kB.
Synthesis time: 0.16 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008092 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003422/0 sec (0.003422/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002631/0 sec (0.002631/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000744/0 sec (0.000744/0.000744 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000196/0 sec (0.000196/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000166/0 sec (0.000166/0.000166 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009092 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5316 kB.
[DBG] Virtual Memory: 169424 kB.
[DBG] Max memory usage: 5316 kB.
Synthesis time: 0.17 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.013131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004232/0 sec (0.004232/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7e-05/0 sec (7e-05/7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004648/0 sec (0.004648/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00154/0 sec (0.00154/0.00154 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000678/0 sec (0.000678/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000671/0 sec (0.000671/0.000671 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.014296 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6292 kB.
[DBG] Virtual Memory: 169728 kB.
[DBG] Max memory usage: 6340 kB.
Synthesis time: 0.17 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008127 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003658/0 sec (0.003658/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000215/0 sec (0.000215/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000181/0 sec (0.000181/0.000181 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009086 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5460 kB.
[DBG] Virtual Memory: 169436 kB.
[DBG] Max memory usage: 5460 kB.
Synthesis time: 0.16 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.015666 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008379/0 sec (0.008379/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000131/0 sec (0.000131/0.000131 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002555/0 sec (0.002555/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002539/0 sec (0.002539/0.002539 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.017023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6520 kB.
[DBG] Virtual Memory: 169792 kB.
[DBG] Max memory usage: 6652 kB.
Synthesis time: 0.17 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.21 sec (Real time) / 5.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007879 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002201/0 sec (0.002201/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.8e-05/0 sec (4.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.2e-05/0 sec (4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008755 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5688 kB.
[DBG] Virtual Memory: 169432 kB.
[DBG] Max memory usage: 5688 kB.
Synthesis time: 0.17 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.02068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011316/0 sec (0.011316/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00011/0 sec (0.00011/0.00011 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003238/0 sec (0.003238/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003214/0 sec (0.003214/0.003214 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.022322 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6292 kB.
[DBG] Virtual Memory: 169596 kB.
[DBG] Max memory usage: 6956 kB.
Synthesis time: 0.17 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 696.34 sec (Real time) / 685.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.010237 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005206/0 sec (0.005206/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000241/0 sec (0.000241/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00021/0 sec (0.00021/0.00021 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.011316 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5820 kB.
[DBG] Virtual Memory: 169368 kB.
[DBG] Max memory usage: 5996 kB.
Synthesis time: 0.19 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 442.42 sec (Real time) / 433.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.023441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007634/0 sec (0.007634/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00011/0 sec (0.00011/0.00011 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010741/0 sec (0.010741/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003961/0 sec (0.003961/0.003961 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001354/0 sec (0.001354/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00134/0 sec (0.00134/0.00134 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.025496 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6608 kB.
[DBG] Virtual Memory: 169772 kB.
[DBG] Max memory usage: 7520 kB.
Synthesis time: 0.20 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.24 sec (Real time) / 9929.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.01309 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00668/0 sec (0.00668/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.1e-05/0 sec (8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0003/0 sec (0.0003/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000263/0 sec (0.000263/0.000263 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.014482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5908 kB.
[DBG] Virtual Memory: 169432 kB.
[DBG] Max memory usage: 6168 kB.
Synthesis time: 0.18 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.31 sec (Real time) / 9924.28 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.035786 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02338/0 sec (0.02338/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.005446/0 sec (0.005446/0.005446 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008676/0 sec (0.008676/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.008645/0 sec (0.008645/0.008645 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.037928 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8364 kB.
[DBG] Virtual Memory: 171044 kB.
[DBG] Max memory usage: 8716 kB.
Synthesis time: 0.18 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9925.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.015584 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007992/0 sec (0.007992/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.2e-05/0 sec (6.2e-05/6.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000335/0 sec (0.000335/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000296/0 sec (0.000296/0.000296 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.017015 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6388 kB.
[DBG] Virtual Memory: 169828 kB.
[DBG] Max memory usage: 6388 kB.
Synthesis time: 0.17 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9928.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.036179 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018684/0 sec (0.018684/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000226/0 sec (0.000226/0.000226 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005715/0 sec (0.005715/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.005698/0 sec (0.005698/0.005698 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.038905 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8932 kB.
[DBG] Virtual Memory: 171288 kB.
[DBG] Max memory usage: 9312 kB.
Synthesis time: 0.18 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.26 sec (Real time) / 9930.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.018303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00944/0 sec (0.00944/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.8e-05/0 sec (7.8e-05/7.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008625/0 sec (0.008625/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001987/0 sec (0.001987/0.001987 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000384/0 sec (0.000384/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000347/0 sec (0.000347/0.000347 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.020074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6256 kB.
[DBG] Virtual Memory: 170120 kB.
[DBG] Max memory usage: 6528 kB.
Synthesis time: 0.18 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9849.42 sec (Real time) / 9770.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.006014 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001745/0 sec (0.001745/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9.7e-05/0 sec (9.7e-05/9.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001105/0 sec (0.001105/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00109/0 sec (0.00109/0.00109 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006818 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5136 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5136 kB.
Synthesis time: 0.17 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004707 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000709/0 sec (0.000709/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000301/0 sec (0.000301/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000295/0 sec (0.000295/0.000295 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005417 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5044 kB.
[DBG] Virtual Memory: 169288 kB.
[DBG] Max memory usage: 5044 kB.
Synthesis time: 0.17 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.006877 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00286/0 sec (0.00286/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000961/0 sec (0.000961/0.000961 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001577/0 sec (0.001577/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000601/0 sec (0.000601/0.000601 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001743/0 sec (0.001743/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001722/0 sec (0.001722/0.001722 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007711 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5128 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5128 kB.
Synthesis time: 0.17 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004623 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000598/0 sec (0.000598/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000693/0 sec (0.000693/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000304/0 sec (0.000304/0.000304 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00029/0 sec (0.00029/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000284/0 sec (0.000284/0.000284 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005361 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4828 kB.
[DBG] Virtual Memory: 169244 kB.
[DBG] Max memory usage: 4828 kB.
Synthesis time: 0.17 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.024293 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019916/0 sec (0.014897/0 sec, 0.003588/0 sec, 0.001431/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.007616/0 sec (0.006219/0.006219 sec, 0.001343/0.001343 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0.004557/0 sec (0.004557/0.004557 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01665/0 sec (0.016583/0 sec, 4.9e-05/0 sec, 1.8e-05/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.009506/0 sec (0.009455/0.009455 sec, 4e-05/4e-05 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.007031/0 sec (0.007031/0.007031 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025229 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5592 kB.
[DBG] Virtual Memory: 169432 kB.
[DBG] Max memory usage: 5592 kB.
Synthesis time: 0.19 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.015191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007281/0 sec (0.004645/0 sec, 0.001934/0 sec, 0.000702/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002274/0 sec (0.00133/0.00133 sec, 0.000718/0.000718 sec, 0.000226/0.000226 sec )
[LOG] Total clause minimization time: 0.001697/0 sec (0.001697/0.001697 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003649/0 sec (0.003624/0 sec, 1.9e-05/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002197/0 sec (0.002177/0.002177 sec, 1.6e-05/1.6e-05 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.001406/0 sec (0.001406/0.001406 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5336 kB.
[DBG] Virtual Memory: 169424 kB.
[DBG] Max memory usage: 5336 kB.
Synthesis time: 0.17 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.023267 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.019123/0 sec (0.013962/0 sec, 0.003178/0 sec, 0.001983/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.009365/0 sec (0.006309/0.006309 sec, 0.001687/0.001687 sec, 0.001369/0.001369 sec )
[LOG] Total clause minimization time: 0.003962/0 sec (0.003962/0.003962 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013653/0 sec (0.013577/0 sec, 5.9e-05/0 sec, 1.7e-05/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.007873/0 sec (0.007813/0.007813 sec, 4.9e-05/4.9e-05 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.005614/0 sec (0.005614/0.005614 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024259 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5624 kB.
[DBG] Virtual Memory: 169476 kB.
[DBG] Max memory usage: 5624 kB.
Synthesis time: 0.19 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.011946 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007586/0 sec (0.005354/0 sec, 0.001197/0 sec, 0.001035/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00182/0 sec (0.001522/0.001522 sec, 0.000249/0.000249 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause minimization time: 0.001667/0 sec (0.001667/0.001667 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006393/0 sec (0.006335/0 sec, 5e-05/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.003658/0 sec (0.003609/0.003609 sec, 4.4e-05/4.4e-05 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.00262/0 sec (0.00262/0.00262 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012795 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5172 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5172 kB.
Synthesis time: 0.17 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.137184 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.128362/0 sec (0.081628/0 sec, 0.02181/0 sec, 0.010364/0 sec, 0.006293/0 sec, 0.0041/0 sec, 0.002526/0 sec, 0.001641/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.057795/0 sec (0.024016/0.024016 sec, 0.018385/0.018385 sec, 0.007278/0.007278 sec, 0.004596/0.004596 sec, 0.002523/0.002523 sec, 0.000958/0.000958 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0.047825/0 sec (0.047825/0.047825 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047792/0 sec (0.009987/0 sec, 0.006635/0 sec, 0.006593/0 sec, 0.007202/0 sec, 0.006552/0 sec, 0.006067/0 sec, 0.004756/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.0276/0 sec (0.004804/0.004804 sec, 0.004221/0.004221 sec, 0.004159/0.004159 sec, 0.004398/0.004398 sec, 0.004095/0.004095 sec, 0.003629/0.003629 sec, 0.002294/0.002294 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.099317/0 sec (0.077545/0 sec, 0.02167/0 sec, 2.2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.052493/0 sec (0.030766/0.030766 sec, 0.02166/0.02166 sec, 1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.045335/0 sec (0.045335/0.045335 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.138806 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6600 kB.
[DBG] Virtual Memory: 169960 kB.
[DBG] Max memory usage: 6824 kB.
Synthesis time: 0.22 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.084265 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077655/0 sec (0.053437/0 sec, 0.011555/0 sec, 0.004151/0 sec, 0.002938/0 sec, 0.002136/0 sec, 0.00177/0 sec, 0.001668/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.029915/0 sec (0.014265/0.014265 sec, 0.008875/0.008875 sec, 0.002895/0.002895 sec, 0.001767/0.001767 sec, 0.000978/0.000978 sec, 0.000621/0.000621 sec, 0.000514/0.000514 sec )
[LOG] Total clause minimization time: 0.032844/0 sec (0.032844/0.032844 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032037/0 sec (0.006789/0 sec, 0.004896/0 sec, 0.004652/0 sec, 0.004453/0 sec, 0.004417/0 sec, 0.003905/0 sec, 0.002925/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.018874/0 sec (0.003321/0.003321 sec, 0.003032/0.003032 sec, 0.00303/0.00303 sec, 0.002885/0.002885 sec, 0.002877/0.002877 sec, 0.00235/0.00235 sec, 0.001379/0.001379 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054916/0 sec (0.054027/0 sec, 0.000794/0 sec, 2e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.018585/0 sec (0.017739/0.017739 sec, 0.000784/0.000784 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.034798/0 sec (0.034798/0.034798 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.085643 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5960 kB.
[DBG] Virtual Memory: 169584 kB.
[DBG] Max memory usage: 6220 kB.
Synthesis time: 0.19 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.085419 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.076214/0 sec (0.040963/0 sec, 0.012025/0 sec, 0.004628/0 sec, 0.005543/0 sec, 0.005869/0 sec, 0.004984/0 sec, 0.002202/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.032609/0 sec (0.009492/0.009492 sec, 0.008989/0.008989 sec, 0.003309/0.003309 sec, 0.004233/0.004233 sec, 0.003278/0.003278 sec, 0.002391/0.002391 sec, 0.000917/0.000917 sec )
[LOG] Total clause minimization time: 0.027028/0 sec (0.027028/0.027028 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.024372/0 sec (0.004663/0 sec, 0.003659/0 sec, 0.003588/0 sec, 0.003234/0 sec, 0.003159/0 sec, 0.00311/0 sec, 0.002959/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.011172/0 sec (0.001897/0.001897 sec, 0.001635/0.001635 sec, 0.001647/0.001647 sec, 0.00159/0.00159 sec, 0.001565/0.001565 sec, 0.001517/0.001517 sec, 0.001321/0.001321 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.045002/0 sec (0.044156/0 sec, 0.000738/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.008509/0 sec (0.00772/0.00772 sec, 0.000724/0.000724 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.034892/0 sec (0.034892/0.034892 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.086699 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6212 kB.
[DBG] Virtual Memory: 169784 kB.
[DBG] Max memory usage: 6392 kB.
Synthesis time: 0.22 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.064315 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05878/0 sec (0.040225/0 sec, 0.010361/0 sec, 0.00292/0 sec, 0.002085/0 sec, 0.0012/0 sec, 0.001079/0 sec, 0.00091/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.021438/0 sec (0.009685/0.009685 sec, 0.00807/0.00807 sec, 0.00198/0.00198 sec, 0.00118/0.00118 sec, 0.000309/0.000309 sec, 0.000182/0.000182 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0.02584/0 sec (0.02584/0.02584 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016946/0 sec (0.003409/0 sec, 0.002322/0 sec, 0.002247/0 sec, 0.002336/0 sec, 0.002276/0 sec, 0.002219/0 sec, 0.002137/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.007796/0 sec (0.00136/0.00136 sec, 0.001099/0.001099 sec, 0.001081/0.001081 sec, 0.001102/0.001102 sec, 0.00111/0.00111 sec, 0.001075/0.001075 sec, 0.000969/0.000969 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04246/0 sec (0.041603/0 sec, 0.000768/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.013239/0 sec (0.012424/0.012424 sec, 0.000758/0.000758 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.027698/0 sec (0.027698/0.027698 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.065517 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5724 kB.
[DBG] Virtual Memory: 169532 kB.
[DBG] Max memory usage: 5856 kB.
Synthesis time: 0.20 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.41772 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.112718/0 sec (0.015917/0 sec, 0.010723/0 sec, 0.009915/0 sec, 0.010067/0 sec, 0.009813/0 sec, 0.009942/0 sec, 0.009784/0 sec, 0.009724/0 sec, 0.009701/0 sec, 0.009865/0 sec, 0.007267/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.065376/0 sec (0.006837/0.006837 sec, 0.006313/0.006313 sec, 0.006126/0.006126 sec, 0.006286/0.006286 sec, 0.006063/0.006063 sec, 0.006109/0.006109 sec, 0.006039/0.006039 sec, 0.005978/0.005978 sec, 0.00596/0.00596 sec, 0.006114/0.006114 sec, 0.003551/0.003551 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.419394 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7292 kB.
[DBG] Virtual Memory: 170168 kB.
[DBG] Max memory usage: 7716 kB.
Synthesis time: 0.19 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.366126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.075695/0 sec (0.010461/0 sec, 0.007393/0 sec, 0.006865/0 sec, 0.006904/0 sec, 0.006706/0 sec, 0.006676/0 sec, 0.006692/0 sec, 0.006595/0 sec, 0.00665/0 sec, 0.006365/0 sec, 0.004388/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04658/0 sec (0.004907/0.004907 sec, 0.004647/0.004647 sec, 0.004543/0.004543 sec, 0.004546/0.004546 sec, 0.0044/0.0044 sec, 0.004402/0.004402 sec, 0.004388/0.004388 sec, 0.004338/0.004338 sec, 0.004291/0.004291 sec, 0.004051/0.004051 sec, 0.002067/0.002067 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.367422 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6448 kB.
[DBG] Virtual Memory: 169844 kB.
[DBG] Max memory usage: 6616 kB.
Synthesis time: 0.17 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.356617 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065105/0 sec (0.009323/0 sec, 0.006812/0 sec, 0.006008/0 sec, 0.005357/0 sec, 0.006069/0 sec, 0.005434/0 sec, 0.005299/0 sec, 0.005313/0 sec, 0.005337/0 sec, 0.005241/0 sec, 0.004912/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.029753/0 sec (0.003136/0.003136 sec, 0.002723/0.002723 sec, 0.002718/0.002718 sec, 0.002705/0.002705 sec, 0.00317/0.00317 sec, 0.002666/0.002666 sec, 0.002631/0.002631 sec, 0.00262/0.00262 sec, 0.002644/0.002644 sec, 0.002548/0.002548 sec, 0.002192/0.002192 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.358004 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6712 kB.
[DBG] Virtual Memory: 169964 kB.
[DBG] Max memory usage: 6888 kB.
Synthesis time: 0.17 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.32047 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036728/0 sec (0.005502/0 sec, 0.00321/0 sec, 0.003148/0 sec, 0.003258/0 sec, 0.003158/0 sec, 0.003162/0 sec, 0.003071/0 sec, 0.003086/0 sec, 0.003174/0 sec, 0.003104/0 sec, 0.002855/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.017934/0 sec (0.001977/0.001977 sec, 0.001624/0.001624 sec, 0.001662/0.001662 sec, 0.001673/0.001673 sec, 0.00163/0.00163 sec, 0.001627/0.001627 sec, 0.001594/0.001594 sec, 0.001595/0.001595 sec, 0.001653/0.001653 sec, 0.001567/0.001567 sec, 0.001332/0.001332 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.321571 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5888 kB.
[DBG] Virtual Memory: 169596 kB.
[DBG] Max memory usage: 6052 kB.
Synthesis time: 0.16 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.543877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.209085/0 sec (0.021772/0 sec, 0.014819/0 sec, 0.013536/0 sec, 0.014539/0 sec, 0.013557/0 sec, 0.013686/0 sec, 0.013455/0 sec, 0.013433/0 sec, 0.013439/0 sec, 0.013281/0 sec, 0.0134/0 sec, 0.013434/0 sec, 0.013203/0 sec, 0.013743/0 sec, 0.009788/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.124948/0 sec (0.009353/0.009353 sec, 0.008854/0.008854 sec, 0.008515/0.008515 sec, 0.009335/0.009335 sec, 0.008528/0.008528 sec, 0.008489/0.008489 sec, 0.008398/0.008398 sec, 0.008377/0.008377 sec, 0.008378/0.008378 sec, 0.008373/0.008373 sec, 0.008337/0.008337 sec, 0.008334/0.008334 sec, 0.00827/0.00827 sec, 0.008655/0.008655 sec, 0.004752/0.004752 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.545908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8652 kB.
[DBG] Virtual Memory: 170900 kB.
[DBG] Max memory usage: 9012 kB.
Synthesis time: 0.24 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.442924 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.138855/0 sec (0.014191/0 sec, 0.010626/0 sec, 0.009559/0 sec, 0.009155/0 sec, 0.009117/0 sec, 0.009081/0 sec, 0.008991/0 sec, 0.009081/0 sec, 0.009022/0 sec, 0.008982/0 sec, 0.008979/0 sec, 0.009014/0 sec, 0.008939/0 sec, 0.0082/0 sec, 0.005918/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.086617/0 sec (0.00679/0.00679 sec, 0.00622/0.00622 sec, 0.006254/0.006254 sec, 0.006064/0.006064 sec, 0.006053/0.006053 sec, 0.006/0.006 sec, 0.005983/0.005983 sec, 0.006003/0.006003 sec, 0.005934/0.005934 sec, 0.0059/0.0059 sec, 0.005883/0.005883 sec, 0.00588/0.00588 sec, 0.005809/0.005809 sec, 0.005059/0.005059 sec, 0.002785/0.002785 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.44442 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7188 kB.
[DBG] Virtual Memory: 170224 kB.
[DBG] Max memory usage: 7336 kB.
Synthesis time: 0.20 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.427278 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114001/0 sec (0.012787/0 sec, 0.008309/0 sec, 0.007408/0 sec, 0.007553/0 sec, 0.008382/0 sec, 0.007082/0 sec, 0.006917/0 sec, 0.007032/0 sec, 0.007021/0 sec, 0.007052/0 sec, 0.007016/0 sec, 0.006987/0 sec, 0.007047/0 sec, 0.006994/0 sec, 0.006414/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.053468/0 sec (0.003974/0.003974 sec, 0.003787/0.003787 sec, 0.003497/0.003497 sec, 0.003987/0.003987 sec, 0.004242/0.004242 sec, 0.003483/0.003483 sec, 0.003458/0.003458 sec, 0.003457/0.003457 sec, 0.003457/0.003457 sec, 0.003508/0.003508 sec, 0.003474/0.003474 sec, 0.003444/0.003444 sec, 0.003447/0.003447 sec, 0.003392/0.003392 sec, 0.002861/0.002861 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.428928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7460 kB.
[DBG] Virtual Memory: 170364 kB.
[DBG] Max memory usage: 7628 kB.
Synthesis time: 0.19 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.362588 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064741/0 sec (0.007307/0 sec, 0.004116/0 sec, 0.004044/0 sec, 0.004172/0 sec, 0.004112/0 sec, 0.004115/0 sec, 0.004132/0 sec, 0.004126/0 sec, 0.004124/0 sec, 0.004168/0 sec, 0.004189/0 sec, 0.004121/0 sec, 0.004142/0 sec, 0.004072/0 sec, 0.003801/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.031893/0 sec (0.002543/0.002543 sec, 0.002108/0.002108 sec, 0.002093/0.002093 sec, 0.002187/0.002187 sec, 0.002118/0.002118 sec, 0.002117/0.002117 sec, 0.00213/0.00213 sec, 0.002136/0.002136 sec, 0.002131/0.002131 sec, 0.002156/0.002156 sec, 0.002132/0.002132 sec, 0.002109/0.002109 sec, 0.002126/0.002126 sec, 0.002061/0.002061 sec, 0.001746/0.001746 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.363862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6292 kB.
[DBG] Virtual Memory: 169736 kB.
[DBG] Max memory usage: 6420 kB.
Synthesis time: 0.17 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.461105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.145044/0 sec (0.014733/0 sec, 0.00966/0 sec, 0.007889/0 sec, 0.009033/0 sec, 0.009184/0 sec, 0.00798/0 sec, 0.007792/0 sec, 0.007897/0 sec, 0.007957/0 sec, 0.007921/0 sec, 0.007936/0 sec, 0.007916/0 sec, 0.007927/0 sec, 0.007927/0 sec, 0.007966/0 sec, 0.007859/0 sec, 0.007467/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.068227/0 sec (0.004744/0.004744 sec, 0.004958/0.004958 sec, 0.003954/0.003954 sec, 0.004192/0.004192 sec, 0.003992/0.003992 sec, 0.003944/0.003944 sec, 0.003893/0.003893 sec, 0.003875/0.003875 sec, 0.003913/0.003913 sec, 0.003923/0.003923 sec, 0.003937/0.003937 sec, 0.003908/0.003908 sec, 0.003914/0.003914 sec, 0.0039/0.0039 sec, 0.003899/0.003899 sec, 0.003846/0.003846 sec, 0.003435/0.003435 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.462962 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7152 kB.
[DBG] Virtual Memory: 169732 kB.
[DBG] Max memory usage: 8060 kB.
Synthesis time: 0.21 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.380519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083442/0 sec (0.008692/0 sec, 0.005159/0 sec, 0.004577/0 sec, 0.004785/0 sec, 0.004604/0 sec, 0.004698/0 sec, 0.00462/0 sec, 0.00469/0 sec, 0.004655/0 sec, 0.004665/0 sec, 0.004656/0 sec, 0.0047/0 sec, 0.004677/0 sec, 0.004731/0 sec, 0.004703/0 sec, 0.004629/0 sec, 0.004201/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.041192/0 sec (0.002934/0.002934 sec, 0.002425/0.002425 sec, 0.002422/0.002422 sec, 0.002472/0.002472 sec, 0.002385/0.002385 sec, 0.002411/0.002411 sec, 0.002398/0.002398 sec, 0.002437/0.002437 sec, 0.002433/0.002433 sec, 0.002398/0.002398 sec, 0.002399/0.002399 sec, 0.002421/0.002421 sec, 0.002434/0.002434 sec, 0.002434/0.002434 sec, 0.002439/0.002439 sec, 0.002387/0.002387 sec, 0.001963/0.001963 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.381928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6224 kB.
[DBG] Virtual Memory: 169508 kB.
[DBG] Max memory usage: 6632 kB.
Synthesis time: 0.18 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.695046 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.336852/0 sec (0.028239/0 sec, 0.018951/0 sec, 0.017434/0 sec, 0.017391/0 sec, 0.01747/0 sec, 0.017272/0 sec, 0.017214/0 sec, 0.017384/0 sec, 0.017219/0 sec, 0.017371/0 sec, 0.017107/0 sec, 0.017348/0 sec, 0.017392/0 sec, 0.017263/0 sec, 0.017357/0 sec, 0.017235/0 sec, 0.017093/0 sec, 0.017711/0 sec, 0.012401/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.205675/0 sec (0.012526/0.012526 sec, 0.011422/0.011422 sec, 0.011143/0.011143 sec, 0.011067/0.011067 sec, 0.011065/0.011065 sec, 0.010946/0.010946 sec, 0.010953/0.010953 sec, 0.010974/0.010974 sec, 0.01097/0.01097 sec, 0.010941/0.010941 sec, 0.01089/0.01089 sec, 0.010927/0.010927 sec, 0.010979/0.010979 sec, 0.010842/0.010842 sec, 0.010951/0.010951 sec, 0.010809/0.010809 sec, 0.010827/0.010827 sec, 0.011352/0.011352 sec, 0.006091/0.006091 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.697621 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8480 kB.
[DBG] Virtual Memory: 170172 kB.
[DBG] Max memory usage: 10256 kB.
Synthesis time: 0.29 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.548724 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.222234/0 sec (0.017121/0 sec, 0.01329/0 sec, 0.012409/0 sec, 0.011675/0 sec, 0.011567/0 sec, 0.011592/0 sec, 0.011591/0 sec, 0.01157/0 sec, 0.011622/0 sec, 0.011529/0 sec, 0.011551/0 sec, 0.011527/0 sec, 0.011552/0 sec, 0.011484/0 sec, 0.011466/0 sec, 0.011417/0 sec, 0.011419/0 sec, 0.010561/0 sec, 0.007291/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.142496/0 sec (0.00851/0.00851 sec, 0.008077/0.008077 sec, 0.00847/0.00847 sec, 0.00777/0.00777 sec, 0.007756/0.007756 sec, 0.007783/0.007783 sec, 0.007774/0.007774 sec, 0.007716/0.007716 sec, 0.00769/0.00769 sec, 0.007636/0.007636 sec, 0.007659/0.007659 sec, 0.007635/0.007635 sec, 0.007649/0.007649 sec, 0.007601/0.007601 sec, 0.007561/0.007561 sec, 0.007503/0.007503 sec, 0.00757/0.00757 sec, 0.006655/0.006655 sec, 0.003481/0.003481 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.55065 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7192 kB.
[DBG] Virtual Memory: 169892 kB.
[DBG] Max memory usage: 8080 kB.
Synthesis time: 0.24 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.510082 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.177674/0 sec (0.016107/0 sec, 0.010719/0 sec, 0.008696/0 sec, 0.010068/0 sec, 0.00998/0 sec, 0.008742/0 sec, 0.008748/0 sec, 0.008717/0 sec, 0.008797/0 sec, 0.008768/0 sec, 0.008743/0 sec, 0.008763/0 sec, 0.008791/0 sec, 0.008787/0 sec, 0.008741/0 sec, 0.008807/0 sec, 0.00879/0 sec, 0.008677/0 sec, 0.008233/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.084189/0 sec (0.005234/0.005234 sec, 0.005479/0.005479 sec, 0.004374/0.004374 sec, 0.004693/0.004693 sec, 0.004415/0.004415 sec, 0.004376/0.004376 sec, 0.00435/0.00435 sec, 0.004303/0.004303 sec, 0.004325/0.004325 sec, 0.004331/0.004331 sec, 0.004329/0.004329 sec, 0.004332/0.004332 sec, 0.004342/0.004342 sec, 0.004335/0.004335 sec, 0.004297/0.004297 sec, 0.004342/0.004342 sec, 0.004321/0.004321 sec, 0.004219/0.004219 sec, 0.003792/0.003792 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.512071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7336 kB.
[DBG] Virtual Memory: 169808 kB.
[DBG] Max memory usage: 8468 kB.
Synthesis time: 0.22 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.412538 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.102343/0 sec (0.009116/0 sec, 0.005691/0 sec, 0.005292/0 sec, 0.005169/0 sec, 0.005081/0 sec, 0.005176/0 sec, 0.00513/0 sec, 0.005192/0 sec, 0.005138/0 sec, 0.005189/0 sec, 0.005149/0 sec, 0.005211/0 sec, 0.005163/0 sec, 0.005177/0 sec, 0.005191/0 sec, 0.005196/0 sec, 0.005274/0 sec, 0.005117/0 sec, 0.004691/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.051376/0 sec (0.003506/0.003506 sec, 0.002677/0.002677 sec, 0.002764/0.002764 sec, 0.002673/0.002673 sec, 0.002662/0.002662 sec, 0.002732/0.002732 sec, 0.00267/0.00267 sec, 0.002722/0.002722 sec, 0.002669/0.002669 sec, 0.002667/0.002667 sec, 0.002671/0.002671 sec, 0.002682/0.002682 sec, 0.002677/0.002677 sec, 0.002678/0.002678 sec, 0.002696/0.002696 sec, 0.0027/0.0027 sec, 0.00276/0.00276 sec, 0.00261/0.00261 sec, 0.00216/0.00216 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.413998 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6376 kB.
[DBG] Virtual Memory: 169552 kB.
[DBG] Max memory usage: 6856 kB.
Synthesis time: 0.19 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.550743 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.212405/0 sec (0.017735/0 sec, 0.011715/0 sec, 0.009562/0 sec, 0.010898/0 sec, 0.010025/0 sec, 0.009625/0 sec, 0.009566/0 sec, 0.009443/0 sec, 0.009577/0 sec, 0.009669/0 sec, 0.009602/0 sec, 0.009562/0 sec, 0.009626/0 sec, 0.009582/0 sec, 0.009588/0 sec, 0.009562/0 sec, 0.009593/0 sec, 0.009498/0 sec, 0.009525/0 sec, 0.0095/0 sec, 0.008952/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.101342/0 sec (0.005592/0.005592 sec, 0.006061/0.006061 sec, 0.004777/0.004777 sec, 0.004815/0.004815 sec, 0.004818/0.004818 sec, 0.004787/0.004787 sec, 0.004782/0.004782 sec, 0.004777/0.004777 sec, 0.004751/0.004751 sec, 0.004839/0.004839 sec, 0.004764/0.004764 sec, 0.004737/0.004737 sec, 0.004767/0.004767 sec, 0.004729/0.004729 sec, 0.004731/0.004731 sec, 0.004707/0.004707 sec, 0.004731/0.004731 sec, 0.004715/0.004715 sec, 0.00473/0.00473 sec, 0.004638/0.004638 sec, 0.004094/0.004094 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.552946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7500 kB.
[DBG] Virtual Memory: 169888 kB.
[DBG] Max memory usage: 8828 kB.
Synthesis time: 0.24 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 411 21 23 1 367
=====================  mvs22y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.432976 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.123149/1 sec (0.01004/0 sec, 0.006321/0 sec, 0.005577/0 sec, 0.005742/0 sec, 0.005614/0 sec, 0.005618/0 sec, 0.005655/0 sec, 0.005619/0 sec, 0.005565/0 sec, 0.005642/0 sec, 0.00561/0 sec, 0.005674/0 sec, 0.005641/0 sec, 0.005631/0 sec, 0.005668/0 sec, 0.005678/0 sec, 0.00571/1 sec, 0.005666/0 sec, 0.005721/0 sec, 0.005624/0 sec, 0.005133/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.062128/0 sec (0.003683/0.003683 sec, 0.002977/0.002977 sec, 0.002946/0.002946 sec, 0.002998/0.002998 sec, 0.002962/0.002962 sec, 0.002962/0.002962 sec, 0.00295/0.00295 sec, 0.002936/0.002936 sec, 0.002947/0.002947 sec, 0.002959/0.002959 sec, 0.002916/0.002916 sec, 0.002944/0.002944 sec, 0.002944/0.002944 sec, 0.002931/0.002931 sec, 0.002966/0.002966 sec, 0.002964/0.002964 sec, 0.002962/0.002962 sec, 0.002952/0.002952 sec, 0.002947/0.002947 sec, 0.002891/0.002891 sec, 0.002391/0.002391 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.434543 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6460 kB.
[DBG] Virtual Memory: 169600 kB.
[DBG] Max memory usage: 7104 kB.
Synthesis time: 0.20 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 235 21 23 1 191
=====================  mvs24n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.612108 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.253217/0 sec (0.019117/0 sec, 0.012682/0 sec, 0.01048/0 sec, 0.012027/0 sec, 0.011502/0 sec, 0.010413/0 sec, 0.010418/0 sec, 0.010304/0 sec, 0.010488/0 sec, 0.010446/0 sec, 0.01047/0 sec, 0.010409/0 sec, 0.010457/0 sec, 0.010491/0 sec, 0.010476/0 sec, 0.010544/0 sec, 0.010484/0 sec, 0.010455/0 sec, 0.010442/0 sec, 0.010427/0 sec, 0.01051/0 sec, 0.010384/0 sec, 0.009791/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.120486/0 sec (0.006012/0.006012 sec, 0.006484/0.006484 sec, 0.00518/0.00518 sec, 0.005215/0.005215 sec, 0.005242/0.005242 sec, 0.005191/0.005191 sec, 0.005181/0.005181 sec, 0.005203/0.005203 sec, 0.005175/0.005175 sec, 0.005161/0.005161 sec, 0.005137/0.005137 sec, 0.005135/0.005135 sec, 0.005186/0.005186 sec, 0.005212/0.005212 sec, 0.005198/0.005198 sec, 0.005209/0.005209 sec, 0.005171/0.005171 sec, 0.00514/0.00514 sec, 0.005139/0.005139 sec, 0.005132/0.005132 sec, 0.005205/0.005205 sec, 0.005077/0.005077 sec, 0.004501/0.004501 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.61448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7920 kB.
[DBG] Virtual Memory: 169976 kB.
[DBG] Max memory usage: 9328 kB.
Synthesis time: 0.26 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 449 23 25 1 401
=====================  mvs24y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.475535 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.147193/0 sec (0.010801/0 sec, 0.006808/0 sec, 0.006348/0 sec, 0.006281/0 sec, 0.006108/0 sec, 0.006192/0 sec, 0.006188/0 sec, 0.006155/0 sec, 0.006165/0 sec, 0.006191/0 sec, 0.006162/0 sec, 0.006191/0 sec, 0.00619/0 sec, 0.006171/0 sec, 0.006255/0 sec, 0.006254/0 sec, 0.006178/0 sec, 0.006246/0 sec, 0.006204/0 sec, 0.006183/0 sec, 0.006248/0 sec, 0.006103/0 sec, 0.005571/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.073938/0 sec (0.003794/0.003794 sec, 0.003243/0.003243 sec, 0.003284/0.003284 sec, 0.003301/0.003301 sec, 0.003185/0.003185 sec, 0.003188/0.003188 sec, 0.003233/0.003233 sec, 0.003204/0.003204 sec, 0.003199/0.003199 sec, 0.003252/0.003252 sec, 0.00321/0.00321 sec, 0.003198/0.003198 sec, 0.003229/0.003229 sec, 0.00321/0.00321 sec, 0.003198/0.003198 sec, 0.003283/0.003283 sec, 0.003201/0.003201 sec, 0.003201/0.003201 sec, 0.003226/0.003226 sec, 0.003194/0.003194 sec, 0.003226/0.003226 sec, 0.0031/0.0031 sec, 0.002579/0.002579 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.477197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6532 kB.
[DBG] Virtual Memory: 169652 kB.
[DBG] Max memory usage: 7216 kB.
Synthesis time: 0.21 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 257 23 25 1 209
=====================  mvs28n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.729139 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.342715/1 sec (0.022106/0 sec, 0.014771/0 sec, 0.012078/0 sec, 0.013947/0 sec, 0.013272/0 sec, 0.012201/0 sec, 0.011912/0 sec, 0.01218/0 sec, 0.012135/0 sec, 0.012165/0 sec, 0.012115/0 sec, 0.012114/0 sec, 0.012143/0 sec, 0.012128/0 sec, 0.012147/0 sec, 0.012168/0 sec, 0.012191/0 sec, 0.012165/0 sec, 0.012173/0 sec, 0.012149/1 sec, 0.012197/0 sec, 0.012209/0 sec, 0.012164/0 sec, 0.012177/0 sec, 0.012164/0 sec, 0.012036/0 sec, 0.011508/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.164517/1 sec (0.007094/0.007094 sec, 0.007647/0.007647 sec, 0.006019/0.006019 sec, 0.00608/0.00608 sec, 0.006076/0.006076 sec, 0.005985/0.005985 sec, 0.006013/0.006013 sec, 0.006009/0.006009 sec, 0.006029/0.006029 sec, 0.006069/0.006069 sec, 0.006025/0.006025 sec, 0.005986/0.005986 sec, 0.006044/0.006044 sec, 0.006028/0.006028 sec, 0.006001/0.006001 sec, 0.005993/0.005993 sec, 0.006047/0.006047 sec, 0.006017/0.006017 sec, 0.006027/0.006027 sec, 0.006028/0.006028 sec, 0.006046/0.006046 sec, 0.006035/0.006035 sec, 0.006034/0.006034 sec, 0.006014/0.006014 sec, 0.006018/0.006018 sec, 0.005897/0.005897 sec, 0.005256/0.005256 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.731683 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9596 kB.
[DBG] Virtual Memory: 171352 kB.
[DBG] Max memory usage: 10160 kB.
Synthesis time: 0.30 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 525 54 29 1 442
Raw AIGER output size: aag 525 27 29 1 469
=====================  mvs28y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.538469 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: false, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.199626/0 sec (0.012787/0 sec, 0.008124/0 sec, 0.007074/0 sec, 0.007176/0 sec, 0.00713/0 sec, 0.007154/0 sec, 0.007143/0 sec, 0.007137/0 sec, 0.007155/0 sec, 0.007247/0 sec, 0.007198/0 sec, 0.007129/0 sec, 0.007144/0 sec, 0.007236/0 sec, 0.007176/0 sec, 0.007159/0 sec, 0.007162/0 sec, 0.007213/0 sec, 0.007233/0 sec, 0.007209/0 sec, 0.007204/0 sec, 0.007243/0 sec, 0.007247/0 sec, 0.007225/0 sec, 0.007212/0 sec, 0.007038/0 sec, 0.006471/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.101392/0 sec (0.004499/0.004499 sec, 0.003998/0.003998 sec, 0.003741/0.003741 sec, 0.003751/0.003751 sec, 0.003737/0.003737 sec, 0.003742/0.003742 sec, 0.003755/0.003755 sec, 0.00373/0.00373 sec, 0.00374/0.00374 sec, 0.003797/0.003797 sec, 0.003783/0.003783 sec, 0.003731/0.003731 sec, 0.003731/0.003731 sec, 0.003749/0.003749 sec, 0.003757/0.003757 sec, 0.003739/0.003739 sec, 0.003727/0.003727 sec, 0.003738/0.003738 sec, 0.003774/0.003774 sec, 0.003763/0.003763 sec, 0.003729/0.003729 sec, 0.003772/0.003772 sec, 0.003758/0.003758 sec, 0.003768/0.003768 sec, 0.003768/0.003768 sec, 0.003628/0.003628 sec, 0.002987/0.002987 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.5404 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6856 kB.
[DBG] Virtual Memory: 170476 kB.
[DBG] Max memory usage: 7664 kB.
Synthesis time: 0.23 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 301 54 29 1 218
Raw AIGER output size: aag 301 27 29 1 245
=====================  mult2.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.03466 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020583/0 sec (0.004683/0 sec, 0.004968/0 sec, 0.004724/0 sec, 0.004002/0 sec, 0.000804/0 sec, 0.000587/0 sec, 0.000426/0 sec, 0.000389/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.007657/0 sec (0.00154/0.00154 sec, 0.002046/0.002046 sec, 0.001936/0.001936 sec, 0.001815/0.001815 sec, 0.000133/0.000133 sec, 9.9e-05/9.9e-05 sec, 7.3e-05/7.3e-05 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.006153/0 sec (0.001453/0.001453 sec, 0.00161/0.00161 sec, 0.001377/0.001377 sec, 0.000619/0.000619 sec, 0.000399/0.000399 sec, 0.000314/0.000314 sec, 0.00018/0.00018 sec, 0.000201/0.000201 sec )
[LOG] Total clause size reduction: 107 --> 8 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8.91667 --> 0.666667 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021377/0 sec (0.005352/0 sec, 0.008062/0 sec, 0.005685/0 sec, 0.002278/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.006294/0 sec (0.001798/0.001798 sec, 0.00234/0.00234 sec, 0.001521/0.001521 sec, 0.000635/0.000635 sec )
[LOG] Total clause minimization time: 0.012372/0 sec (0.002748/0.002748 sec, 0.005034/0.005034 sec, 0.003332/0.003332 sec, 0.001258/0.001258 sec )
[LOG] Total clause size reduction: 56 --> 22 (8 --> 2, 20 --> 12, 12 --> 4, 16 --> 4 )
[LOG] Average clause size reduction: 3.11111 --> 1.22222 (2.66667 --> 0.666667, 3.33333 --> 2, 3 --> 1, 3.2 --> 0.8 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01685/0 sec (0.012549/0 sec, 0.002078/0 sec, 0.001039/0 sec, 0.001184/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.009597/0 sec (0.006257/0.006257 sec, 0.00061/0.00061 sec, 0.000427/0.000427 sec, 0.000502/0.000502 sec, 0.001548/0.001548 sec, 0.000117/0.000117 sec, 6.9e-05/6.9e-05 sec, 6.7e-05/6.7e-05 sec )
[LOG] Total clause minimization time: 0.010745/0 sec (0.006176/0.006176 sec, 0.001173/0.001173 sec, 0.000474/0.000474 sec, 0.000551/0.000551 sec, 0.001757/0.001757 sec, 0.000289/0.000289 sec, 0.000175/0.000175 sec, 0.00015/0.00015 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.035574 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5056 kB.
[DBG] Virtual Memory: 169304 kB.
[DBG] Max memory usage: 5056 kB.
Synthesis time: 0.51 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.11326 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.193152/0 sec (0.021458/0 sec, 0.014664/0 sec, 0.013899/0 sec, 0.014112/0 sec, 0.014349/0 sec, 0.01435/0 sec, 0.014086/0 sec, 0.015672/0 sec, 0.006655/0 sec, 0.00647/0 sec, 0.005872/0 sec, 0.007142/0 sec, 0.010824/0 sec, 0.012328/0 sec, 0.011852/0 sec, 0.009419/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.056983/0 sec (0.008025/0.008025 sec, 0.005451/0.005451 sec, 0.005497/0.005497 sec, 0.005588/0.005588 sec, 0.005523/0.005523 sec, 0.005664/0.005664 sec, 0.005538/0.005538 sec, 0.006484/0.006484 sec, 0.000671/0.000671 sec, 0.001228/0.001228 sec, 0.000669/0.000669 sec, 0.001321/0.001321 sec, 0.001367/0.001367 sec, 0.001335/0.001335 sec, 0.0013/0.0013 sec, 0.001322/0.001322 sec )
[LOG] Total clause minimization time: 0.098421/0 sec (0.007077/0.007077 sec, 0.005385/0.005385 sec, 0.005588/0.005588 sec, 0.005674/0.005674 sec, 0.005911/0.005911 sec, 0.005829/0.005829 sec, 0.005654/0.005654 sec, 0.006311/0.006311 sec, 0.004359/0.004359 sec, 0.003993/0.003993 sec, 0.003958/0.003958 sec, 0.004573/0.004573 sec, 0.008208/0.008208 sec, 0.009746/0.009746 sec, 0.009308/0.009308 sec, 0.006847/0.006847 sec )
[LOG] Total clause size reduction: 1087 --> 16 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 45.2917 --> 0.666667 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 413 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.10013/1 sec (0.396476/0 sec, 0.277843/0 sec, 0.146152/0 sec, 0.291764/0 sec, 0.424875/1 sec, 0.329731/0 sec, 0.146682/0 sec, 0.086609/0 sec )
[LOG] Nr of iterations: 186 (3, 6, 11, 39, 47, 43, 25, 12 )
[LOG] Total clause computation time: 0.411787/0 sec (0.090905/0.090905 sec, 0.084402/0.084402 sec, 0.035531/0.035531 sec, 0.042832/0.042832 sec, 0.068737/0.068737 sec, 0.051632/0.051632 sec, 0.025022/0.025022 sec, 0.012726/0.012726 sec )
[LOG] Total clause minimization time: 1.66972/1 sec (0.301477/0.301477 sec, 0.192164/0.192164 sec, 0.109264/0.109264 sec, 0.247521/0.247521 sec, 0.35316/0.35316 sec, 0.274647/0.274647 sec, 0.119661/0.119661 sec, 0.071828/0.071828 sec )
[LOG] Total clause size reduction: 1424 --> 868 (16 --> 2, 40 --> 12, 80 --> 36, 304 --> 208, 368 --> 256, 336 --> 216, 192 --> 108, 88 --> 30 )
[LOG] Average clause size reduction: 7.65591 --> 4.66667 (5.33333 --> 0.666667, 6.66667 --> 2, 7.27273 --> 3.27273, 7.79487 --> 5.33333, 7.82979 --> 5.44681, 7.81395 --> 5.02326, 7.68 --> 4.32, 7.33333 --> 2.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 851 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.742962/0 sec (0.04756/0 sec, 0.003837/0 sec, 0.010306/0 sec, 0.051397/0 sec, 0.174877/0 sec, 0.053624/0 sec, 0.388865/0 sec, 0.012496/0 sec )
[LOG] Nr of iterations: 364 (3, 6, 13, 38, 45, 43, 26, 12, 2, 5, 12, 37, 44, 42, 25, 11 )
[LOG] Total clause computation time: 0.47557/1 sec (0.025819/0.025819 sec, 0.001063/0.001063 sec, 0.002357/0.002357 sec, 0.008362/0.008362 sec, 0.083947/0.083947 sec, 0.008803/0.008803 sec, 0.179586/0.179586 sec, 0.00274/0.00274 sec, 0.040118/0.040118 sec, 0.010672/0.010672 sec, 0.009755/0.009755 sec, 0.017853/0.017853 sec, 0.026291/0.026291 sec, 0.028989/0.028989 sec, 0.0195/0.0195 sec, 0.009715/0.009715 sec )
[LOG] Total clause minimization time: 1.06439/0 sec (0.021655/0.021655 sec, 0.002524/0.002524 sec, 0.007231/0.007231 sec, 0.040665/0.040665 sec, 0.089216/0.089216 sec, 0.042877/0.042877 sec, 0.207844/0.207844 sec, 0.00921/0.00921 sec, 0.05248/0.05248 sec, 0.013518/0.013518 sec, 0.018175/0.018175 sec, 0.078876/0.078876 sec, 0.277708/0.277708 sec, 0.109387/0.109387 sec, 0.067721/0.067721 sec, 0.0253/0.0253 sec )
[LOG] Total clause size reduction: 2946 --> 1702 (32 --> 2, 75 --> 12, 168 --> 42, 481 --> 202, 528 --> 243, 462 --> 213, 250 --> 107, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 202 --> 202, 243 --> 243, 213 --> 213, 107 --> 107, 30 --> 30 )
[LOG] Average clause size reduction: 8.09341 --> 4.67582 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6579 --> 5.31579, 11.7333 --> 5.4, 10.7442 --> 4.95349, 9.61538 --> 4.11538, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.45946 --> 5.45946, 5.52273 --> 5.52273, 5.07143 --> 5.07143, 4.28 --> 4.28, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 2.11503 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7536 kB.
[DBG] Virtual Memory: 169392 kB.
[DBG] Max memory usage: 8664 kB.
Synthesis time: 1.66 sec (Real time) / 2.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.6125 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.413563/0 sec (0.035096/0 sec, 0.025382/0 sec, 0.02329/0 sec, 0.023422/0 sec, 0.022636/0 sec, 0.023292/0 sec, 0.023256/0 sec, 0.024008/0 sec, 0.023362/0 sec, 0.025849/0 sec, 0.011277/0 sec, 0.010566/0 sec, 0.010562/0 sec, 0.011737/0 sec, 0.01325/0 sec, 0.017924/0 sec, 0.019154/0 sec, 0.02105/0 sec, 0.026277/0 sec, 0.022173/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.118214/0 sec (0.013132/0.013132 sec, 0.009084/0.009084 sec, 0.008837/0.008837 sec, 0.00898/0.00898 sec, 0.009083/0.009083 sec, 0.008896/0.008896 sec, 0.008991/0.008991 sec, 0.008945/0.008945 sec, 0.00916/0.00916 sec, 0.01206/0.01206 sec, 0.002032/0.002032 sec, 0.002194/0.002194 sec, 0.002126/0.002126 sec, 0.002198/0.002198 sec, 0.002166/0.002166 sec, 0.001994/0.001994 sec, 0.002165/0.002165 sec, 0.002154/0.002154 sec, 0.001848/0.001848 sec, 0.002169/0.002169 sec )
[LOG] Total clause minimization time: 0.223109/0 sec (0.011607/0.011607 sec, 0.00896/0.00896 sec, 0.01/0.01 sec, 0.009933/0.009933 sec, 0.009065/0.009065 sec, 0.009915/0.009915 sec, 0.00977/0.00977 sec, 0.010537/0.010537 sec, 0.009679/0.009679 sec, 0.009246/0.009246 sec, 0.007071/0.007071 sec, 0.006541/0.006541 sec, 0.006623/0.006623 sec, 0.007736/0.007736 sec, 0.009263/0.009263 sec, 0.014122/0.014122 sec, 0.015171/0.015171 sec, 0.017078/0.017078 sec, 0.022607/0.022607 sec, 0.018185/0.018185 sec )
[LOG] Total clause size reduction: 2299 --> 20 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 76.6333 --> 0.666667 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.61424 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 7840 kB.
[DBG] Virtual Memory: 170028 kB.
[DBG] Max memory usage: 15776 kB.
Synthesis time: 4.49 sec (Real time) / 7.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.56002 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.751323/1 sec (0.052729/0 sec, 0.035232/0 sec, 0.036157/0 sec, 0.035447/0 sec, 0.037847/0 sec, 0.034957/0 sec, 0.037079/0 sec, 0.036453/0 sec, 0.037015/1 sec, 0.038017/0 sec, 0.036323/0 sec, 0.034888/0 sec, 0.016234/0 sec, 0.015192/0 sec, 0.015159/0 sec, 0.016604/0 sec, 0.018453/0 sec, 0.023826/0 sec, 0.031275/0 sec, 0.031432/0 sec, 0.032267/0 sec, 0.032951/0 sec, 0.03463/0 sec, 0.031156/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.212829/0 sec (0.023845/0.023845 sec, 0.014719/0.014719 sec, 0.013666/0.013666 sec, 0.013723/0.013723 sec, 0.014271/0.014271 sec, 0.013856/0.013856 sec, 0.013807/0.013807 sec, 0.01395/0.01395 sec, 0.013829/0.013829 sec, 0.014169/0.014169 sec, 0.013941/0.013941 sec, 0.013996/0.013996 sec, 0.003039/0.003039 sec, 0.00295/0.00295 sec, 0.002948/0.002948 sec, 0.002947/0.002947 sec, 0.002872/0.002872 sec, 0.003035/0.003035 sec, 0.002777/0.002777 sec, 0.002857/0.002857 sec, 0.002879/0.002879 sec, 0.002858/0.002858 sec, 0.002882/0.002882 sec, 0.003013/0.003013 sec )
[LOG] Total clause minimization time: 0.417313/1 sec (0.013529/0.013529 sec, 0.013703/0.013703 sec, 0.015739/0.015739 sec, 0.01495/0.01495 sec, 0.016786/0.016786 sec, 0.014324/0.014324 sec, 0.016466/0.016466 sec, 0.015679/0.015679 sec, 0.016329/0.016329 sec, 0.016961/0.016961 sec, 0.015519/0.015519 sec, 0.014015/0.014015 sec, 0.010182/0.010182 sec, 0.009713/0.009713 sec, 0.00969/0.00969 sec, 0.011126/0.011126 sec, 0.01306/0.01306 sec, 0.018272/0.018272 sec, 0.025972/0.025972 sec, 0.02604/0.02604 sec, 0.026858/0.026858 sec, 0.027568/0.027568 sec, 0.029227/0.029227 sec, 0.025605/0.025605 sec )
[LOG] Total clause size reduction: 4058 --> 24 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 112.722 --> 0.666667 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 6.56216 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 8180 kB.
[DBG] Virtual Memory: 170480 kB.
[DBG] Max memory usage: 14272 kB.
Synthesis time: 3.17 sec (Real time) / 6.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.62528 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.23173/0 sec (0.066416/0 sec, 0.051104/0 sec, 0.050585/0 sec, 0.051314/0 sec, 0.05135/0 sec, 0.051547/0 sec, 0.052402/0 sec, 0.051437/0 sec, 0.052213/0 sec, 0.051358/0 sec, 0.051211/0 sec, 0.050992/0 sec, 0.055871/0 sec, 0.050028/0 sec, 0.022937/0 sec, 0.021555/0 sec, 0.021053/0 sec, 0.02293/0 sec, 0.026201/0 sec, 0.031574/0 sec, 0.03585/0 sec, 0.035501/0 sec, 0.039536/0 sec, 0.045184/0 sec, 0.047346/0 sec, 0.048313/0 sec, 0.046966/0 sec, 0.04896/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.35095/0 sec (0.026474/0.026474 sec, 0.02163/0.02163 sec, 0.020017/0.020017 sec, 0.020322/0.020322 sec, 0.019928/0.019928 sec, 0.020131/0.020131 sec, 0.02017/0.02017 sec, 0.020314/0.020314 sec, 0.020262/0.020262 sec, 0.020184/0.020184 sec, 0.020378/0.020378 sec, 0.02009/0.02009 sec, 0.023179/0.023179 sec, 0.020213/0.020213 sec, 0.00433/0.00433 sec, 0.004265/0.004265 sec, 0.003921/0.003921 sec, 0.003952/0.003952 sec, 0.004194/0.004194 sec, 0.004298/0.004298 sec, 0.004083/0.004083 sec, 0.003958/0.003958 sec, 0.003993/0.003993 sec, 0.004287/0.004287 sec, 0.003975/0.003975 sec, 0.003987/0.003987 sec, 0.004216/0.004216 sec, 0.004199/0.004199 sec )
[LOG] Total clause minimization time: 0.692835/0 sec (0.019661/0.019661 sec, 0.020249/0.020249 sec, 0.021453/0.021453 sec, 0.021803/0.021803 sec, 0.022264/0.022264 sec, 0.022226/0.022226 sec, 0.02301/0.02301 sec, 0.021902/0.021902 sec, 0.022701/0.022701 sec, 0.02194/0.02194 sec, 0.021591/0.021591 sec, 0.021668/0.021668 sec, 0.023512/0.023512 sec, 0.02057/0.02057 sec, 0.014594/0.014594 sec, 0.013868/0.013868 sec, 0.013734/0.013734 sec, 0.015606/0.015606 sec, 0.018638/0.018638 sec, 0.023873/0.023873 sec, 0.028396/0.028396 sec, 0.028174/0.028174 sec, 0.032168/0.032168 sec, 0.037504/0.037504 sec, 0.04001/0.04001 sec, 0.040955/0.040955 sec, 0.039388/0.039388 sec, 0.041377/0.041377 sec )
[LOG] Total clause size reduction: 6660 --> 28 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 158.571 --> 0.666667 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.62798 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 9524 kB.
[DBG] Virtual Memory: 171052 kB.
[DBG] Max memory usage: 16768 kB.
Synthesis time: 3.63 sec (Real time) / 7.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.82 sec (Real time) / 2.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.30 sec (Real time) / 7.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 8.05121 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.87573/0 sec (0.088592/0 sec, 0.073239/0 sec, 0.066151/0 sec, 0.069408/0 sec, 0.068764/0 sec, 0.070045/0 sec, 0.067695/0 sec, 0.069958/0 sec, 0.06947/0 sec, 0.065789/0 sec, 0.071639/0 sec, 0.071184/0 sec, 0.068062/0 sec, 0.068711/0 sec, 0.066991/0 sec, 0.065842/0 sec, 0.029687/0 sec, 0.028157/0 sec, 0.028199/0 sec, 0.027855/0 sec, 0.030139/0 sec, 0.040336/0 sec, 0.047709/0 sec, 0.045702/0 sec, 0.050761/0 sec, 0.056613/0 sec, 0.055627/0 sec, 0.059244/0 sec, 0.061994/0 sec, 0.061989/0 sec, 0.066277/0 sec, 0.063898/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.53272/0 sec (0.034902/0.034902 sec, 0.033332/0.033332 sec, 0.027012/0.027012 sec, 0.026574/0.026574 sec, 0.026453/0.026453 sec, 0.027177/0.027177 sec, 0.027268/0.027268 sec, 0.027709/0.027709 sec, 0.026557/0.026557 sec, 0.026939/0.026939 sec, 0.028154/0.028154 sec, 0.028152/0.028152 sec, 0.026467/0.026467 sec, 0.026559/0.026559 sec, 0.027083/0.027083 sec, 0.026557/0.026557 sec, 0.005524/0.005524 sec, 0.00543/0.00543 sec, 0.005468/0.005468 sec, 0.004968/0.004968 sec, 0.005408/0.005408 sec, 0.0054/0.0054 sec, 0.005162/0.005162 sec, 0.005403/0.005403 sec, 0.005427/0.005427 sec, 0.005445/0.005445 sec, 0.005176/0.005176 sec, 0.005413/0.005413 sec, 0.005383/0.005383 sec, 0.005451/0.005451 sec, 0.005504/0.005504 sec, 0.005263/0.005263 sec )
[LOG] Total clause minimization time: 1.05441/0 sec (0.026397/0.026397 sec, 0.026767/0.026767 sec, 0.026506/0.026506 sec, 0.030239/0.030239 sec, 0.029744/0.029744 sec, 0.030103/0.030103 sec, 0.028309/0.028309 sec, 0.029654/0.029654 sec, 0.030387/0.030387 sec, 0.026202/0.026202 sec, 0.030817/0.030817 sec, 0.030404/0.030404 sec, 0.028945/0.028945 sec, 0.029497/0.029497 sec, 0.027268/0.027268 sec, 0.026634/0.026634 sec, 0.018975/0.018975 sec, 0.018229/0.018229 sec, 0.018217/0.018217 sec, 0.018424/0.018424 sec, 0.020231/0.020231 sec, 0.030444/0.030444 sec, 0.038075/0.038075 sec, 0.035903/0.035903 sec, 0.040917/0.040917 sec, 0.046761/0.046761 sec, 0.046028/0.046028 sec, 0.049394/0.049394 sec, 0.052217/0.052217 sec, 0.052117/0.052117 sec, 0.056362/0.056362 sec, 0.05424/0.05424 sec )
[LOG] Total clause size reduction: 10023 --> 32 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.812 --> 0.666667 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 8.05445 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 8940 kB.
[DBG] Virtual Memory: 171776 kB.
[DBG] Max memory usage: 18164 kB.
Synthesis time: 3.72 sec (Real time) / 8.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.18 sec (Real time) / 17.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 54.94 sec (Real time) / 54.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 9.32789 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.87369/0 sec (0.105941/0 sec, 0.090187/0 sec, 0.095229/0 sec, 0.090633/0 sec, 0.091088/0 sec, 0.087998/0 sec, 0.090803/0 sec, 0.090433/0 sec, 0.091235/0 sec, 0.092533/0 sec, 0.08926/0 sec, 0.096091/0 sec, 0.092545/0 sec, 0.092391/0 sec, 0.098523/0 sec, 0.091635/0 sec, 0.095388/0 sec, 0.090754/0 sec, 0.040373/0 sec, 0.039476/0 sec, 0.042256/0 sec, 0.043858/0 sec, 0.047998/0 sec, 0.052004/0 sec, 0.056145/0 sec, 0.057054/0 sec, 0.0676/0 sec, 0.065848/0 sec, 0.074516/0 sec, 0.077043/0 sec, 0.080831/0 sec, 0.082211/0 sec, 0.087251/0 sec, 0.098746/0 sec, 0.092526/0 sec, 0.095291/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.840051/0 sec (0.041672/0.041672 sec, 0.038008/0.038008 sec, 0.037079/0.037079 sec, 0.037901/0.037901 sec, 0.036617/0.036617 sec, 0.036558/0.036558 sec, 0.036441/0.036441 sec, 0.036297/0.036297 sec, 0.036554/0.036554 sec, 0.036362/0.036362 sec, 0.036387/0.036387 sec, 0.036938/0.036938 sec, 0.038344/0.038344 sec, 0.036293/0.036293 sec, 0.038288/0.038288 sec, 0.037946/0.037946 sec, 0.037312/0.037312 sec, 0.038313/0.038313 sec, 0.008567/0.008567 sec, 0.009076/0.009076 sec, 0.009354/0.009354 sec, 0.009499/0.009499 sec, 0.009198/0.009198 sec, 0.009481/0.009481 sec, 0.009173/0.009173 sec, 0.009522/0.009522 sec, 0.00954/0.00954 sec, 0.008893/0.008893 sec, 0.009296/0.009296 sec, 0.009486/0.009486 sec, 0.008972/0.008972 sec, 0.00943/0.00943 sec, 0.009345/0.009345 sec, 0.009481/0.009481 sec, 0.00936/0.00936 sec, 0.009068/0.009068 sec )
[LOG] Total clause minimization time: 1.64531/0 sec (0.033622/0.033622 sec, 0.036263/0.036263 sec, 0.042882/0.042882 sec, 0.037452/0.037452 sec, 0.039272/0.039272 sec, 0.036383/0.036383 sec, 0.039282/0.039282 sec, 0.039057/0.039057 sec, 0.039698/0.039698 sec, 0.040991/0.040991 sec, 0.037822/0.037822 sec, 0.043931/0.043931 sec, 0.038956/0.038956 sec, 0.040861/0.040861 sec, 0.044983/0.044983 sec, 0.038142/0.038142 sec, 0.042704/0.042704 sec, 0.037154/0.037154 sec, 0.02546/0.02546 sec, 0.024919/0.024919 sec, 0.027464/0.027464 sec, 0.028979/0.028979 sec, 0.033402/0.033402 sec, 0.037101/0.037101 sec, 0.041562/0.041562 sec, 0.042136/0.042136 sec, 0.052653/0.052653 sec, 0.051558/0.051558 sec, 0.059745/0.059745 sec, 0.062161/0.062161 sec, 0.066449/0.066449 sec, 0.067359/0.067359 sec, 0.072532/0.072532 sec, 0.083836/0.083836 sec, 0.077753/0.077753 sec, 0.080787/0.080787 sec )
[LOG] Total clause size reduction: 14093 --> 36 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 260.981 --> 0.666667 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 9.33178 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 9960 kB.
[DBG] Virtual Memory: 172504 kB.
[DBG] Max memory usage: 18660 kB.
Synthesis time: 4.47 sec (Real time) / 9.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 107.57 sec (Real time) / 104.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1086.28 sec (Real time) / 1085.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 12.0364 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.82576/2 sec (0.13742/0 sec, 0.113833/0 sec, 0.107256/0 sec, 0.113313/0 sec, 0.11033/0 sec, 0.111306/0 sec, 0.112337/0 sec, 0.112642/0 sec, 0.110365/1 sec, 0.113905/0 sec, 0.113867/0 sec, 0.114073/0 sec, 0.110236/0 sec, 0.117069/0 sec, 0.111833/0 sec, 0.108264/0 sec, 0.117469/0 sec, 0.111591/0 sec, 0.116161/0 sec, 0.106329/0 sec, 0.046944/0 sec, 0.044719/0 sec, 0.044177/0 sec, 0.047523/0 sec, 0.049468/0 sec, 0.054152/0 sec, 0.062324/1 sec, 0.063344/0 sec, 0.067944/0 sec, 0.071997/0 sec, 0.080058/0 sec, 0.091065/0 sec, 0.093564/0 sec, 0.101443/0 sec, 0.101089/0 sec, 0.110773/0 sec, 0.104297/0 sec, 0.104989/0 sec, 0.11098/0 sec, 0.105315/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.0826/1 sec (0.056515/0.056515 sec, 0.0476/0.0476 sec, 0.044468/0.044468 sec, 0.044227/0.044227 sec, 0.042146/0.042146 sec, 0.045067/0.045067 sec, 0.044304/0.044304 sec, 0.044761/0.044761 sec, 0.045871/0.045871 sec, 0.045423/0.045423 sec, 0.045605/0.045605 sec, 0.045468/0.045468 sec, 0.045574/0.045574 sec, 0.049815/0.049815 sec, 0.044654/0.044654 sec, 0.045694/0.045694 sec, 0.043836/0.043836 sec, 0.042573/0.042573 sec, 0.04733/0.04733 sec, 0.04348/0.04348 sec, 0.008721/0.008721 sec, 0.00852/0.00852 sec, 0.008531/0.008531 sec, 0.008536/0.008536 sec, 0.008545/0.008545 sec, 0.008018/0.008018 sec, 0.00865/0.00865 sec, 0.00797/0.00797 sec, 0.008628/0.008628 sec, 0.007998/0.007998 sec, 0.008631/0.008631 sec, 0.008512/0.008512 sec, 0.008494/0.008494 sec, 0.007996/0.007996 sec, 0.008626/0.008626 sec, 0.008555/0.008555 sec, 0.008497/0.008497 sec, 0.008559/0.008559 sec, 0.008536/0.008536 sec, 0.007662/0.007662 sec )
[LOG] Total clause minimization time: 2.19526/1 sec (0.044015/0.044015 sec, 0.046096/0.046096 sec, 0.042853/0.042853 sec, 0.049668/0.049668 sec, 0.048754/0.048754 sec, 0.046538/0.046538 sec, 0.048521/0.048521 sec, 0.048422/0.048422 sec, 0.045012/0.045012 sec, 0.048869/0.048869 sec, 0.048661/0.048661 sec, 0.048979/0.048979 sec, 0.04504/0.04504 sec, 0.047605/0.047605 sec, 0.047206/0.047206 sec, 0.042459/0.042459 sec, 0.053795/0.053795 sec, 0.049128/0.049128 sec, 0.04907/0.04907 sec, 0.042761/0.042761 sec, 0.030085/0.030085 sec, 0.029435/0.029435 sec, 0.028882/0.028882 sec, 0.032237/0.032237 sec, 0.034139/0.034139 sec, 0.039403/0.039403 sec, 0.046961/0.046961 sec, 0.048641/0.048641 sec, 0.052549/0.052549 sec, 0.057242/0.057242 sec, 0.064698/0.064698 sec, 0.075863/0.075863 sec, 0.078356/0.078356 sec, 0.086717/0.086717 sec, 0.085716/0.085716 sec, 0.095481/0.095481 sec, 0.089099/0.089099 sec, 0.089689/0.089689 sec, 0.095675/0.095675 sec, 0.090944/0.090944 sec )
[LOG] Total clause size reduction: 19867 --> 40 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 331.117 --> 0.666667 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 12.042 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 9788 kB.
[DBG] Virtual Memory: 171740 kB.
[DBG] Max memory usage: 19276 kB.
Synthesis time: 5.38 sec (Real time) / 12.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 319.80 sec (Real time) / 313.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3238.90 sec (Real time) / 3236.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 14.2966 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.23024/2 sec (0.152925/0 sec, 0.13496/0 sec, 0.132229/0 sec, 0.13521/1 sec, 0.133115/0 sec, 0.139158/0 sec, 0.131246/0 sec, 0.137361/0 sec, 0.133332/0 sec, 0.135151/0 sec, 0.13483/0 sec, 0.13801/0 sec, 0.132782/0 sec, 0.131208/0 sec, 0.132132/0 sec, 0.134993/0 sec, 0.13642/0 sec, 0.132405/0 sec, 0.135413/0 sec, 0.137511/0 sec, 0.140192/0 sec, 0.137716/0 sec, 0.061805/0 sec, 0.058512/0 sec, 0.059417/0 sec, 0.063657/0 sec, 0.06317/0 sec, 0.077789/0 sec, 0.084346/0 sec, 0.078552/0 sec, 0.090112/0 sec, 0.097843/0 sec, 0.10304/0 sec, 0.101111/0 sec, 0.113651/0 sec, 0.113688/0 sec, 0.123966/0 sec, 0.122913/0 sec, 0.129614/0 sec, 0.137286/0 sec, 0.140484/0 sec, 0.141775/0 sec, 0.142542/1 sec, 0.136668/0 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.51408/1 sec (0.056762/0.056762 sec, 0.054012/0.054012 sec, 0.053512/0.053512 sec, 0.053922/0.053922 sec, 0.054025/0.054025 sec, 0.054768/0.054768 sec, 0.053945/0.053945 sec, 0.053792/0.053792 sec, 0.053533/0.053533 sec, 0.058202/0.058202 sec, 0.053842/0.053842 sec, 0.053784/0.053784 sec, 0.054442/0.054442 sec, 0.054111/0.054111 sec, 0.054028/0.054028 sec, 0.053896/0.053896 sec, 0.054073/0.054073 sec, 0.054506/0.054506 sec, 0.053946/0.053946 sec, 0.054894/0.054894 sec, 0.057164/0.057164 sec, 0.057506/0.057506 sec, 0.014056/0.014056 sec, 0.013711/0.013711 sec, 0.014428/0.014428 sec, 0.014332/0.014332 sec, 0.013877/0.013877 sec, 0.014529/0.014529 sec, 0.014001/0.014001 sec, 0.014589/0.014589 sec, 0.014555/0.014555 sec, 0.013883/0.013883 sec, 0.013892/0.013892 sec, 0.014508/0.014508 sec, 0.014569/0.014569 sec, 0.013835/0.013835 sec, 0.013789/0.013789 sec, 0.014538/0.014538 sec, 0.014318/0.014318 sec, 0.013831/0.013831 sec, 0.013824/0.013824 sec, 0.014573/0.014573 sec, 0.014529/0.014529 sec, 0.01325/0.01325 sec )
[LOG] Total clause minimization time: 3.0203/1 sec (0.052109/0.052109 sec, 0.056963/0.056963 sec, 0.055537/0.055537 sec, 0.058168/0.058168 sec, 0.056599/0.056599 sec, 0.061935/0.061935 sec, 0.054593/0.054593 sec, 0.060981/0.060981 sec, 0.05738/0.05738 sec, 0.054435/0.054435 sec, 0.058199/0.058199 sec, 0.061299/0.061299 sec, 0.055325/0.055325 sec, 0.054238/0.054238 sec, 0.054727/0.054727 sec, 0.058303/0.058303 sec, 0.059423/0.059423 sec, 0.055134/0.055134 sec, 0.058838/0.058838 sec, 0.059991/0.059991 sec, 0.059806/0.059806 sec, 0.057307/0.057307 sec, 0.038433/0.038433 sec, 0.03702/0.03702 sec, 0.037311/0.037311 sec, 0.041611/0.041611 sec, 0.041586/0.041586 sec, 0.055536/0.055536 sec, 0.062621/0.062621 sec, 0.056217/0.056217 sec, 0.067853/0.067853 sec, 0.076192/0.076192 sec, 0.081456/0.081456 sec, 0.078863/0.078863 sec, 0.091382/0.091382 sec, 0.092104/0.092104 sec, 0.102489/0.102489 sec, 0.100622/0.100622 sec, 0.10759/0.10759 sec, 0.115686/0.115686 sec, 0.11893/0.11893 sec, 0.119483/0.119483 sec, 0.120341/0.120341 sec, 0.115682/0.115682 sec )
[LOG] Total clause size reduction: 25140 --> 44 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 380.909 --> 0.666667 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 14.3029 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
[DBG] Resident set: 10432 kB.
[DBG] Virtual Memory: 172200 kB.
[DBG] Max memory usage: 21924 kB.
Synthesis time: 6.28 sec (Real time) / 14.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4398.64 sec (Real time) / 4344.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31000.01 sec (Real time) / 30967.27 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 16.3816 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.22207/2 sec (0.20477/0 sec, 0.168607/0 sec, 0.173874/0 sec, 0.175718/0 sec, 0.167681/0 sec, 0.1658/0 sec, 0.170749/0 sec, 0.172442/0 sec, 0.169905/0 sec, 0.179297/0 sec, 0.169416/0 sec, 0.176595/0 sec, 0.171317/1 sec, 0.171425/0 sec, 0.166796/0 sec, 0.173714/0 sec, 0.175603/0 sec, 0.180212/0 sec, 0.170583/0 sec, 0.176958/0 sec, 0.17868/0 sec, 0.180575/0 sec, 0.178302/0 sec, 0.180893/0 sec, 0.076052/0 sec, 0.075211/0 sec, 0.079224/0 sec, 0.075043/0 sec, 0.082838/0 sec, 0.091061/0 sec, 0.0927/0 sec, 0.097804/0 sec, 0.101217/0 sec, 0.108169/0 sec, 0.11747/0 sec, 0.121107/0 sec, 0.12949/0 sec, 0.134245/0 sec, 0.13801/0 sec, 0.152256/0 sec, 0.153061/0 sec, 0.160246/0 sec, 0.161331/0 sec, 0.169883/1 sec, 0.178981/0 sec, 0.167034/0 sec, 0.180801/0 sec, 0.178921/0 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.1363/0 sec (0.100728/0.100728 sec, 0.067292/0.067292 sec, 0.068932/0.068932 sec, 0.072539/0.072539 sec, 0.06852/0.06852 sec, 0.067724/0.067724 sec, 0.067763/0.067763 sec, 0.067773/0.067773 sec, 0.070208/0.070208 sec, 0.070098/0.070098 sec, 0.070049/0.070049 sec, 0.068996/0.068996 sec, 0.067883/0.067883 sec, 0.067857/0.067857 sec, 0.068793/0.068793 sec, 0.067787/0.067787 sec, 0.070098/0.070098 sec, 0.075392/0.075392 sec, 0.067766/0.067766 sec, 0.069171/0.069171 sec, 0.073528/0.073528 sec, 0.074472/0.074472 sec, 0.070438/0.070438 sec, 0.069664/0.069664 sec, 0.016526/0.016526 sec, 0.018442/0.018442 sec, 0.018383/0.018383 sec, 0.017652/0.017652 sec, 0.018251/0.018251 sec, 0.018259/0.018259 sec, 0.018203/0.018203 sec, 0.017726/0.017726 sec, 0.018021/0.018021 sec, 0.018272/0.018272 sec, 0.018235/0.018235 sec, 0.016979/0.016979 sec, 0.018199/0.018199 sec, 0.018339/0.018339 sec, 0.018231/0.018231 sec, 0.018161/0.018161 sec, 0.017726/0.017726 sec, 0.018177/0.018177 sec, 0.018347/0.018347 sec, 0.017726/0.017726 sec, 0.018225/0.018225 sec, 0.018382/0.018382 sec, 0.018249/0.018249 sec, 0.018114/0.018114 sec )
[LOG] Total clause minimization time: 4.11196/2 sec (0.067226/0.067226 sec, 0.069614/0.069614 sec, 0.07426/0.07426 sec, 0.072689/0.072689 sec, 0.068781/0.068781 sec, 0.067564/0.067564 sec, 0.072452/0.072452 sec, 0.074026/0.074026 sec, 0.069546/0.069546 sec, 0.07883/0.07883 sec, 0.068959/0.068959 sec, 0.077265/0.077265 sec, 0.072777/0.072777 sec, 0.073195/0.073195 sec, 0.067773/0.067773 sec, 0.075464/0.075464 sec, 0.074877/0.074877 sec, 0.073982/0.073982 sec, 0.072423/0.072423 sec, 0.077385/0.077385 sec, 0.074632/0.074632 sec, 0.075437/0.075437 sec, 0.076959/0.076959 sec, 0.080511/0.080511 sec, 0.048068/0.048068 sec, 0.046797/0.046797 sec, 0.051074/0.051074 sec, 0.047779/0.047779 sec, 0.055009/0.055009 sec, 0.063194/0.063194 sec, 0.064896/0.064896 sec, 0.070456/0.070456 sec, 0.073581/0.073581 sec, 0.08028/0.08028 sec, 0.089607/0.089607 sec, 0.09442/0.09442 sec, 0.10165/0.10165 sec, 0.106179/0.106179 sec, 0.109998/0.109998 sec, 0.124435/0.124435 sec, 0.125739/0.125739 sec, 0.132314/0.132314 sec, 0.133398/0.133398 sec, 0.142513/0.142513 sec, 0.15111/0.15111 sec, 0.138898/0.138898 sec, 0.152752/0.152752 sec, 0.151181/0.151181 sec )
[LOG] Total clause size reduction: 33977 --> 48 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 471.903 --> 0.666667 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 16.3883 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
[DBG] Resident set: 14032 kB.
[DBG] Virtual Memory: 175184 kB.
[DBG] Max memory usage: 25964 kB.
Synthesis time: 7.04 sec (Real time) / 16.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31000.02 sec (Real time) / 30753.80 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 31000.01 sec (Real time) / 30967.27 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 18.2749 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.54268/3 sec (0.212129/0 sec, 0.186025/0 sec, 0.189181/0 sec, 0.188808/0 sec, 0.178856/0 sec, 0.187789/0 sec, 0.181363/0 sec, 0.184824/0 sec, 0.19172/0 sec, 0.188935/1 sec, 0.189327/0 sec, 0.188754/0 sec, 0.187703/0 sec, 0.18903/0 sec, 0.192264/0 sec, 0.183662/0 sec, 0.188454/0 sec, 0.193291/0 sec, 0.201514/0 sec, 0.184804/0 sec, 0.184798/0 sec, 0.197026/0 sec, 0.194115/0 sec, 0.184592/0 sec, 0.195779/1 sec, 0.200139/0 sec, 0.084304/0 sec, 0.08149/0 sec, 0.080157/0 sec, 0.085639/0 sec, 0.083439/0 sec, 0.097244/0 sec, 0.100029/0 sec, 0.103658/0 sec, 0.10225/0 sec, 0.113065/0 sec, 0.118425/1 sec, 0.125396/0 sec, 0.136208/0 sec, 0.137008/0 sec, 0.14851/0 sec, 0.153178/0 sec, 0.167172/0 sec, 0.167859/0 sec, 0.178456/0 sec, 0.175391/0 sec, 0.178939/0 sec, 0.188271/0 sec, 0.188285/0 sec, 0.199902/0 sec, 0.204539/0 sec, 0.198985/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.49838/0 sec (0.078104/0.078104 sec, 0.075385/0.075385 sec, 0.077997/0.077997 sec, 0.075412/0.075412 sec, 0.074056/0.074056 sec, 0.075473/0.075473 sec, 0.074727/0.074727 sec, 0.075817/0.075817 sec, 0.07703/0.07703 sec, 0.075047/0.075047 sec, 0.075578/0.075578 sec, 0.075624/0.075624 sec, 0.075691/0.075691 sec, 0.076091/0.076091 sec, 0.075548/0.075548 sec, 0.075964/0.075964 sec, 0.075487/0.075487 sec, 0.079952/0.079952 sec, 0.084194/0.084194 sec, 0.075609/0.075609 sec, 0.075521/0.075521 sec, 0.081383/0.081383 sec, 0.078405/0.078405 sec, 0.076105/0.076105 sec, 0.079395/0.079395 sec, 0.08036/0.08036 sec, 0.019696/0.019696 sec, 0.019779/0.019779 sec, 0.018409/0.018409 sec, 0.018428/0.018428 sec, 0.018323/0.018323 sec, 0.019786/0.019786 sec, 0.018336/0.018336 sec, 0.019785/0.019785 sec, 0.018848/0.018848 sec, 0.018591/0.018591 sec, 0.018685/0.018685 sec, 0.019815/0.019815 sec, 0.019781/0.019781 sec, 0.018958/0.018958 sec, 0.018945/0.018945 sec, 0.019821/0.019821 sec, 0.019078/0.019078 sec, 0.019736/0.019736 sec, 0.019745/0.019745 sec, 0.019138/0.019138 sec, 0.01904/0.01904 sec, 0.018778/0.018778 sec, 0.018693/0.018693 sec, 0.019841/0.019841 sec, 0.018855/0.018855 sec, 0.019534/0.019534 sec )
[LOG] Total clause minimization time: 4.89127/3 sec (0.073711/0.073711 sec, 0.077554/0.077554 sec, 0.07798/0.07798 sec, 0.080525/0.080525 sec, 0.073807/0.073807 sec, 0.07934/0.07934 sec, 0.073886/0.073886 sec, 0.076278/0.076278 sec, 0.081997/0.081997 sec, 0.081231/0.081231 sec, 0.080918/0.080918 sec, 0.080345/0.080345 sec, 0.081126/0.081126 sec, 0.08026/0.08026 sec, 0.083568/0.083568 sec, 0.07494/0.07494 sec, 0.080099/0.080099 sec, 0.080482/0.080482 sec, 0.084637/0.084637 sec, 0.076447/0.076447 sec, 0.076321/0.076321 sec, 0.082162/0.082162 sec, 0.082202/0.082202 sec, 0.075867/0.075867 sec, 0.083125/0.083125 sec, 0.086938/0.086938 sec, 0.052514/0.052514 sec, 0.051165/0.051165 sec, 0.051257/0.051257 sec, 0.056766/0.056766 sec, 0.05468/0.05468 sec, 0.067016/0.067016 sec, 0.071232/0.071232 sec, 0.073428/0.073428 sec, 0.072945/0.072945 sec, 0.084016/0.084016 sec, 0.089284/0.089284 sec, 0.0951/0.0951 sec, 0.105944/0.105944 sec, 0.107596/0.107596 sec, 0.119088/0.119088 sec, 0.122921/0.122921 sec, 0.137674/0.137674 sec, 0.137716/0.137716 sec, 0.148156/0.148156 sec, 0.145761/0.145761 sec, 0.149466/0.149466 sec, 0.159051/0.159051 sec, 0.159013/0.159013 sec, 0.169555/0.169555 sec, 0.175203/0.175203 sec, 0.168981/0.168981 sec )
[LOG] Total clause size reduction: 40549 --> 52 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 519.859 --> 0.666667 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 18.281 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
[DBG] Resident set: 12860 kB.
[DBG] Virtual Memory: 173532 kB.
[DBG] Max memory usage: 26776 kB.
Synthesis time: 7.72 sec (Real time) / 18.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31000.01 sec (Real time) / 30783.01 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 31000.01 sec (Real time) / 30960.45 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 21.788 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.1805/3 sec (0.23593/0 sec, 0.23732/0 sec, 0.229535/0 sec, 0.229781/0 sec, 0.234304/0 sec, 0.232753/0 sec, 0.230399/0 sec, 0.229573/0 sec, 0.230153/0 sec, 0.235355/1 sec, 0.231318/0 sec, 0.234118/0 sec, 0.235794/0 sec, 0.230053/0 sec, 0.230094/0 sec, 0.235975/0 sec, 0.235639/0 sec, 0.240343/0 sec, 0.232964/0 sec, 0.2366/0 sec, 0.23206/0 sec, 0.24236/0 sec, 0.245122/1 sec, 0.233903/0 sec, 0.238471/0 sec, 0.235866/0 sec, 0.245661/0 sec, 0.238328/0 sec, 0.10412/0 sec, 0.100358/0 sec, 0.099748/0 sec, 0.100951/0 sec, 0.104963/0 sec, 0.112039/0 sec, 0.116956/0 sec, 0.117895/0 sec, 0.127823/0 sec, 0.134665/0 sec, 0.137274/0 sec, 0.149503/0 sec, 0.147965/0 sec, 0.159915/0 sec, 0.171395/0 sec, 0.174406/0 sec, 0.179603/0 sec, 0.188952/0 sec, 0.199989/0 sec, 0.201819/1 sec, 0.208825/0 sec, 0.210403/0 sec, 0.214806/0 sec, 0.217864/0 sec, 0.221774/0 sec, 0.225672/0 sec, 0.237986/0 sec, 0.233058/0 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.41937/0 sec (0.093831/0.093831 sec, 0.09598/0.09598 sec, 0.093914/0.093914 sec, 0.095477/0.095477 sec, 0.09953/0.09953 sec, 0.095602/0.095602 sec, 0.095066/0.095066 sec, 0.095035/0.095035 sec, 0.095807/0.095807 sec, 0.100327/0.100327 sec, 0.09577/0.09577 sec, 0.095905/0.095905 sec, 0.100659/0.100659 sec, 0.095287/0.095287 sec, 0.095145/0.095145 sec, 0.097053/0.097053 sec, 0.095161/0.095161 sec, 0.105326/0.105326 sec, 0.096087/0.096087 sec, 0.100095/0.100095 sec, 0.095624/0.095624 sec, 0.09452/0.09452 sec, 0.107233/0.107233 sec, 0.098981/0.098981 sec, 0.099166/0.099166 sec, 0.100671/0.100671 sec, 0.105674/0.105674 sec, 0.098588/0.098588 sec, 0.024226/0.024226 sec, 0.024551/0.024551 sec, 0.02392/0.02392 sec, 0.023937/0.023937 sec, 0.025235/0.025235 sec, 0.02383/0.02383 sec, 0.024598/0.024598 sec, 0.023869/0.023869 sec, 0.024232/0.024232 sec, 0.024472/0.024472 sec, 0.02452/0.02452 sec, 0.024188/0.024188 sec, 0.023832/0.023832 sec, 0.024621/0.024621 sec, 0.024604/0.024604 sec, 0.023984/0.023984 sec, 0.023988/0.023988 sec, 0.024717/0.024717 sec, 0.024583/0.024583 sec, 0.023911/0.023911 sec, 0.024851/0.024851 sec, 0.024633/0.024633 sec, 0.024513/0.024513 sec, 0.023962/0.023962 sec, 0.024777/0.024777 sec, 0.024485/0.024485 sec, 0.024577/0.024577 sec, 0.024239/0.024239 sec )
[LOG] Total clause minimization time: 6.30794/2 sec (0.095501/0.095501 sec, 0.101404/0.101404 sec, 0.096211/0.096211 sec, 0.095358/0.095358 sec, 0.09592/0.09592 sec, 0.096957/0.096957 sec, 0.096593/0.096593 sec, 0.09563/0.09563 sec, 0.09561/0.09561 sec, 0.096281/0.096281 sec, 0.09617/0.09617 sec, 0.098982/0.098982 sec, 0.096098/0.096098 sec, 0.095585/0.095585 sec, 0.095768/0.095768 sec, 0.099943/0.099943 sec, 0.101615/0.101615 sec, 0.095808/0.095808 sec, 0.098112/0.098112 sec, 0.096786/0.096786 sec, 0.097225/0.097225 sec, 0.108884/0.108884 sec, 0.098935/0.098935 sec, 0.095881/0.095881 sec, 0.100147/0.100147 sec, 0.096058/0.096058 sec, 0.100939/0.100939 sec, 0.100735/0.100735 sec, 0.065714/0.065714 sec, 0.063317/0.063317 sec, 0.063445/0.063445 sec, 0.064602/0.064602 sec, 0.067328/0.067328 sec, 0.075802/0.075802 sec, 0.079965/0.079965 sec, 0.081579/0.081579 sec, 0.091176/0.091176 sec, 0.097759/0.097759 sec, 0.100336/0.100336 sec, 0.112853/0.112853 sec, 0.111712/0.111712 sec, 0.122843/0.122843 sec, 0.13437/0.13437 sec, 0.137968/0.137968 sec, 0.143165/0.143165 sec, 0.151774/0.151774 sec, 0.162923/0.162923 sec, 0.165466/0.165466 sec, 0.171541/0.171541 sec, 0.173305/0.173305 sec, 0.177834/0.177834 sec, 0.18145/0.18145 sec, 0.184545/0.184545 sec, 0.188719/0.188719 sec, 0.200958/0.200958 sec, 0.196354/0.196354 sec )
[LOG] Total clause size reduction: 53009 --> 56 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 631.06 --> 0.666667 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 21.7959 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
[DBG] Resident set: 17320 kB.
[DBG] Virtual Memory: 177492 kB.
[DBG] Max memory usage: 30892 kB.
Synthesis time: 9.04 sec (Real time) / 22.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31000.02 sec (Real time) / 30789.02 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 31000.01 sec (Real time) / 30956.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 25.8061 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.9166/5 sec (0.284152/0 sec, 0.252824/0 sec, 0.251081/0 sec, 0.251797/0 sec, 0.249309/0 sec, 0.250336/0 sec, 0.250919/0 sec, 0.255964/1 sec, 0.250893/0 sec, 0.250727/0 sec, 0.250728/0 sec, 0.250203/0 sec, 0.249199/0 sec, 0.247847/0 sec, 0.250045/0 sec, 0.253058/0 sec, 0.250857/0 sec, 0.250598/0 sec, 0.252401/1 sec, 0.254232/0 sec, 0.264318/0 sec, 0.243496/0 sec, 0.246833/0 sec, 0.246977/0 sec, 0.257292/0 sec, 0.250777/0 sec, 0.254214/0 sec, 0.268444/0 sec, 0.257121/0 sec, 0.303959/1 sec, 0.107405/0 sec, 0.101772/0 sec, 0.101623/0 sec, 0.10283/0 sec, 0.111329/0 sec, 0.114023/0 sec, 0.119391/0 sec, 0.124474/0 sec, 0.123914/0 sec, 0.134253/1 sec, 0.140488/0 sec, 0.147308/0 sec, 0.158169/0 sec, 0.165661/0 sec, 0.171653/0 sec, 0.184039/0 sec, 0.183395/0 sec, 0.192078/0 sec, 0.204088/0 sec, 0.210592/0 sec, 0.216519/0 sec, 0.220169/0 sec, 0.230775/0 sec, 0.231442/0 sec, 0.239251/1 sec, 0.241694/0 sec, 0.245624/0 sec, 0.247137/0 sec, 0.250805/0 sec, 0.244132/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.82027/2 sec (0.12052/0.12052 sec, 0.102886/0.102886 sec, 0.103304/0.103304 sec, 0.103196/0.103196 sec, 0.102129/0.102129 sec, 0.10264/0.10264 sec, 0.103183/0.103183 sec, 0.105358/0.105358 sec, 0.103435/0.103435 sec, 0.102545/0.102545 sec, 0.103273/0.103273 sec, 0.102064/0.102064 sec, 0.102254/0.102254 sec, 0.102655/0.102655 sec, 0.103044/0.103044 sec, 0.102023/0.102023 sec, 0.102281/0.102281 sec, 0.102041/0.102041 sec, 0.103138/0.103138 sec, 0.102931/0.102931 sec, 0.101308/0.101308 sec, 0.09766/0.09766 sec, 0.100307/0.100307 sec, 0.100437/0.100437 sec, 0.110269/0.110269 sec, 0.10044/0.10044 sec, 0.106145/0.106145 sec, 0.121579/0.121579 sec, 0.102455/0.102455 sec, 0.103559/0.103559 sec, 0.023704/0.023704 sec, 0.022781/0.022781 sec, 0.02246/0.02246 sec, 0.022493/0.022493 sec, 0.024095/0.024095 sec, 0.022306/0.022306 sec, 0.024093/0.024093 sec, 0.022852/0.022852 sec, 0.022298/0.022298 sec, 0.024128/0.024128 sec, 0.024143/0.024143 sec, 0.02239/0.02239 sec, 0.024401/0.024401 sec, 0.024108/0.024108 sec, 0.024183/0.024183 sec, 0.022612/0.022612 sec, 0.022306/0.022306 sec, 0.024066/0.024066 sec, 0.024085/0.024085 sec, 0.02229/0.02229 sec, 0.022301/0.022301 sec, 0.024037/0.024037 sec, 0.02417/0.02417 sec, 0.022278/0.022278 sec, 0.024032/0.024032 sec, 0.024135/0.024135 sec, 0.024138/0.024138 sec, 0.02226/0.02226 sec, 0.02404/0.02404 sec, 0.024024/0.024024 sec )
[LOG] Total clause minimization time: 7.32905/3 sec (0.103136/0.103136 sec, 0.104636/0.104636 sec, 0.105233/0.105233 sec, 0.103002/0.103002 sec, 0.102488/0.102488 sec, 0.103137/0.103137 sec, 0.103058/0.103058 sec, 0.106184/0.106184 sec, 0.102834/0.102834 sec, 0.103676/0.103676 sec, 0.102818/0.102818 sec, 0.10356/0.10356 sec, 0.102436/0.102436 sec, 0.102671/0.102671 sec, 0.102479/0.102479 sec, 0.106349/0.106349 sec, 0.103924/0.103924 sec, 0.10388/0.10388 sec, 0.104545/0.104545 sec, 0.106437/0.106437 sec, 0.118215/0.118215 sec, 0.103186/0.103186 sec, 0.101691/0.101691 sec, 0.101904/0.101904 sec, 0.102142/0.102142 sec, 0.105628/0.105628 sec, 0.103208/0.103208 sec, 0.101322/0.101322 sec, 0.109177/0.109177 sec, 0.155447/0.155447 sec, 0.067558/0.067558 sec, 0.065143/0.065143 sec, 0.065463/0.065463 sec, 0.066618/0.066618 sec, 0.07353/0.07353 sec, 0.078036/0.078036 sec, 0.081614/0.081614 sec, 0.087934/0.087934 sec, 0.087909/0.087909 sec, 0.096433/0.096433 sec, 0.10256/0.10256 sec, 0.111248/0.111248 sec, 0.120107/0.120107 sec, 0.127807/0.127807 sec, 0.133751/0.133751 sec, 0.147642/0.147642 sec, 0.147303/0.147303 sec, 0.154284/0.154284 sec, 0.166291/0.166291 sec, 0.1746/0.1746 sec, 0.18054/0.18054 sec, 0.182464/0.182464 sec, 0.192884/0.192884 sec, 0.1954/0.1954 sec, 0.201501/0.201501 sec, 0.2038/0.2038 sec, 0.207748/0.207748 sec, 0.21108/0.21108 sec, 0.21305/0.21305 sec, 0.206348/0.206348 sec )
[LOG] Total clause size reduction: 61549 --> 60 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 683.878 --> 0.666667 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 25.8143 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
[DBG] Resident set: 18716 kB.
[DBG] Virtual Memory: 178632 kB.
[DBG] Max memory usage: 33992 kB.
Synthesis time: 10.75 sec (Real time) / 26.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31000.01 sec (Real time) / 30792.72 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 31000.01 sec (Real time) / 30956.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 28.9299 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.8182/5 sec (0.317959/0 sec, 0.277151/0 sec, 0.283805/0 sec, 0.279523/0 sec, 0.281925/0 sec, 0.279889/0 sec, 0.280339/1 sec, 0.279118/0 sec, 0.278388/0 sec, 0.281984/0 sec, 0.279562/0 sec, 0.280504/0 sec, 0.281353/0 sec, 0.282301/0 sec, 0.282952/0 sec, 0.282562/0 sec, 0.283112/0 sec, 0.281658/1 sec, 0.287158/0 sec, 0.285208/0 sec, 0.286236/0 sec, 0.288202/0 sec, 0.291782/0 sec, 0.282136/0 sec, 0.283443/0 sec, 0.288454/0 sec, 0.283336/0 sec, 0.283292/1 sec, 0.295758/0 sec, 0.295003/0 sec, 0.288409/0 sec, 0.28931/0 sec, 0.120346/0 sec, 0.119975/0 sec, 0.117141/0 sec, 0.118979/0 sec, 0.12461/0 sec, 0.128579/0 sec, 0.132278/0 sec, 0.140193/0 sec, 0.145719/0 sec, 0.153108/0 sec, 0.156237/0 sec, 0.165962/0 sec, 0.170546/0 sec, 0.182642/0 sec, 0.192909/1 sec, 0.202676/0 sec, 0.212227/0 sec, 0.224659/0 sec, 0.234209/0 sec, 0.244482/0 sec, 0.249492/0 sec, 0.264159/0 sec, 0.272356/0 sec, 0.26923/0 sec, 0.285383/0 sec, 0.291895/0 sec, 0.283903/1 sec, 0.289908/0 sec, 0.298648/0 sec, 0.298968/0 sec, 0.300689/0 sec, 0.304312/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.4672/1 sec (0.111543/0.111543 sec, 0.110022/0.110022 sec, 0.110925/0.110925 sec, 0.111017/0.111017 sec, 0.112098/0.112098 sec, 0.111469/0.111469 sec, 0.112413/0.112413 sec, 0.111056/0.111056 sec, 0.109927/0.109927 sec, 0.11155/0.11155 sec, 0.110075/0.110075 sec, 0.111417/0.111417 sec, 0.112459/0.112459 sec, 0.111542/0.111542 sec, 0.113672/0.113672 sec, 0.112362/0.112362 sec, 0.112758/0.112758 sec, 0.112166/0.112166 sec, 0.116228/0.116228 sec, 0.115504/0.115504 sec, 0.115914/0.115914 sec, 0.114289/0.114289 sec, 0.110521/0.110521 sec, 0.110661/0.110661 sec, 0.113079/0.113079 sec, 0.112313/0.112313 sec, 0.111065/0.111065 sec, 0.112663/0.112663 sec, 0.111141/0.111141 sec, 0.113205/0.113205 sec, 0.11095/0.11095 sec, 0.116614/0.116614 sec, 0.026956/0.026956 sec, 0.027255/0.027255 sec, 0.027207/0.027207 sec, 0.027317/0.027317 sec, 0.027459/0.027459 sec, 0.027297/0.027297 sec, 0.027523/0.027523 sec, 0.027277/0.027277 sec, 0.027402/0.027402 sec, 0.027627/0.027627 sec, 0.027407/0.027407 sec, 0.027437/0.027437 sec, 0.027293/0.027293 sec, 0.026404/0.026404 sec, 0.027299/0.027299 sec, 0.027402/0.027402 sec, 0.02731/0.02731 sec, 0.027466/0.027466 sec, 0.027442/0.027442 sec, 0.027425/0.027425 sec, 0.027418/0.027418 sec, 0.027433/0.027433 sec, 0.027596/0.027596 sec, 0.027504/0.027504 sec, 0.026084/0.026084 sec, 0.028028/0.028028 sec, 0.027515/0.027515 sec, 0.027442/0.027442 sec, 0.027493/0.027493 sec, 0.027367/0.027367 sec, 0.027152/0.027152 sec, 0.027347/0.027347 sec )
[LOG] Total clause minimization time: 8.91491/2 sec (0.105396/0.105396 sec, 0.110233/0.110233 sec, 0.117983/0.117983 sec, 0.110501/0.110501 sec, 0.111925/0.111925 sec, 0.109948/0.109948 sec, 0.110018/0.110018 sec, 0.109902/0.109902 sec, 0.110274/0.110274 sec, 0.111936/0.111936 sec, 0.111607/0.111607 sec, 0.111534/0.111534 sec, 0.111299/0.111299 sec, 0.112176/0.112176 sec, 0.111609/0.111609 sec, 0.112062/0.112062 sec, 0.112113/0.112113 sec, 0.111716/0.111716 sec, 0.112619/0.112619 sec, 0.111434/0.111434 sec, 0.112104/0.112104 sec, 0.116369/0.116369 sec, 0.123775/0.123775 sec, 0.111217/0.111217 sec, 0.111063/0.111063 sec, 0.117125/0.117125 sec, 0.113166/0.113166 sec, 0.111482/0.111482 sec, 0.126094/0.126094 sec, 0.122935/0.122935 sec, 0.118733/0.118733 sec, 0.114372/0.114372 sec, 0.074215/0.074215 sec, 0.075929/0.075929 sec, 0.073206/0.073206 sec, 0.075018/0.075018 sec, 0.080528/0.080528 sec, 0.084701/0.084701 sec, 0.088162/0.088162 sec, 0.096365/0.096365 sec, 0.101742/0.101742 sec, 0.109101/0.109101 sec, 0.112402/0.112402 sec, 0.122104/0.122104 sec, 0.12681/0.12681 sec, 0.139792/0.139792 sec, 0.149204/0.149204 sec, 0.158753/0.158753 sec, 0.168327/0.168327 sec, 0.18077/0.18077 sec, 0.190362/0.190362 sec, 0.200655/0.200655 sec, 0.205637/0.205637 sec, 0.220327/0.220327 sec, 0.228174/0.228174 sec, 0.225143/0.225143 sec, 0.242697/0.242697 sec, 0.247313/0.247313 sec, 0.239574/0.239574 sec, 0.245935/0.245935 sec, 0.254616/0.254616 sec, 0.255076/0.255076 sec, 0.25708/0.25708 sec, 0.260475/0.260475 sec )
[LOG] Total clause size reduction: 80083 --> 64 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 834.198 --> 0.666667 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 28.9417 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
[DBG] Resident set: 16472 kB.
[DBG] Virtual Memory: 175092 kB.
[DBG] Max memory usage: 35748 kB.
Synthesis time: 11.81 sec (Real time) / 29.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31000.01 sec (Real time) / 30783.01 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 31000.01 sec (Real time) / 30956.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.014828 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005305/0 sec (0.005305/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002751/0 sec (0.002751/0.002751 sec )
[LOG] Total clause minimization time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004122/0 sec (0.004122/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001266/0 sec (0.001266/0.001266 sec )
[LOG] Total clause minimization time: 0.001291/0 sec (0.001291/0.001291 sec )
[LOG] Total clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (5.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004714/0 sec (0.004714/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002671/0 sec (0.002671/0.002671 sec )
[LOG] Total clause minimization time: 0.002022/0 sec (0.002022/0.002022 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.01598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5612 kB.
[DBG] Virtual Memory: 169512 kB.
[DBG] Max memory usage: 5612 kB.
Synthesis time: 0.19 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.01466 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007323/0 sec (0.007323/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003394/0 sec (0.003394/0.003394 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007568/0 sec (0.007568/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.004803/0 sec (0.004803/0.004803 sec )
[LOG] Total clause minimization time: 0.00273/0 sec (0.00273/0.00273 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.01573 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5820 kB.
[DBG] Virtual Memory: 169504 kB.
[DBG] Max memory usage: 5820 kB.
Synthesis time: 0.19 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.034665 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01376/0 sec (0.01376/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.0069/0 sec (0.0069/0.0069 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (5e-05/5e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011978/0 sec (0.011978/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003416/0 sec (0.003416/0.003416 sec )
[LOG] Total clause minimization time: 0.003264/0 sec (0.003264/0.003264 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0119/0 sec (0.0119/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005747/0 sec (0.005747/0.005747 sec )
[LOG] Total clause minimization time: 0.006114/0 sec (0.006114/0.006114 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.036383 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6472 kB.
[DBG] Virtual Memory: 169624 kB.
[DBG] Max memory usage: 7260 kB.
Synthesis time: 0.19 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.036012 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.019337/0 sec (0.019337/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.009551/0 sec (0.009551/0.009551 sec )
[LOG] Total clause minimization time: 0.000108/0 sec (0.000108/0.000108 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015542/0 sec (0.015542/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.004603/0 sec (0.004603/0.004603 sec )
[LOG] Total clause minimization time: 0.003206/0 sec (0.003206/0.003206 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.019711/0 sec (0.019711/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.013628/0 sec (0.013628/0.013628 sec )
[LOG] Total clause minimization time: 0.006046/0 sec (0.006046/0.006046 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.037882 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6524 kB.
[DBG] Virtual Memory: 169620 kB.
[DBG] Max memory usage: 7252 kB.
Synthesis time: 0.19 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.085015 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025252/0 sec (0.025252/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.010259/0 sec (0.010259/0.010259 sec )
[LOG] Total clause minimization time: 0.0001/0 sec (0.0001/0.0001 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037328/0 sec (0.037328/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01877/0 sec (0.01877/0.01877 sec )
[LOG] Total clause minimization time: 0.00792/0 sec (0.00792/0.00792 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034657/0 sec (0.034657/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.019707/0 sec (0.019707/0.019707 sec )
[LOG] Total clause minimization time: 0.014889/0 sec (0.014889/0.014889 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.088186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8736 kB.
[DBG] Virtual Memory: 170340 kB.
[DBG] Max memory usage: 11324 kB.
Synthesis time: 0.21 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.087408 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04969/0 sec (0.04969/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.023077/0 sec (0.023077/0.023077 sec )
[LOG] Total clause minimization time: 0.000292/0 sec (0.000292/0.000292 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037418/0 sec (0.037418/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01031/0 sec (0.01031/0.01031 sec )
[LOG] Total clause minimization time: 0.007264/0 sec (0.007264/0.007264 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047794/0 sec (0.047794/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.033289/0 sec (0.033289/0.033289 sec )
[LOG] Total clause minimization time: 0.014462/0 sec (0.014462/0.014462 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.091247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7300 kB.
[DBG] Virtual Memory: 170340 kB.
[DBG] Max memory usage: 11228 kB.
Synthesis time: 0.21 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.226274 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.123455/0 sec (0.123455/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.064653/0 sec (0.064653/0.064653 sec )
[LOG] Total clause minimization time: 0.000499/0 sec (0.000499/0.000499 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.092528/0 sec (0.092528/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.024222/0 sec (0.024222/0.024222 sec )
[LOG] Total clause minimization time: 0.023452/0 sec (0.023452/0.023452 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.143553/0 sec (0.143553/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.097937/0 sec (0.097937/0.097937 sec )
[LOG] Total clause minimization time: 0.04554/0 sec (0.04554/0.04554 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.232684 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 14096 kB.
[DBG] Virtual Memory: 172492 kB.
[DBG] Max memory usage: 20220 kB.
Synthesis time: 0.32 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.214115 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.10838/0 sec (0.10838/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.062832/0 sec (0.062832/0.062832 sec )
[LOG] Total clause minimization time: 0.000765/0 sec (0.000765/0.000765 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079066/0 sec (0.079066/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.027348/0 sec (0.027348/0.027348 sec )
[LOG] Total clause minimization time: 0.019539/0 sec (0.019539/0.019539 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.126638/0 sec (0.126638/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.082799/0 sec (0.082799/0.082799 sec )
[LOG] Total clause minimization time: 0.043725/0 sec (0.043725/0.043725 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.219917 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 10748 kB.
[DBG] Virtual Memory: 172488 kB.
[DBG] Max memory usage: 20500 kB.
Synthesis time: 0.51 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.598263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.292843/0 sec (0.292843/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.186312/0 sec (0.186312/0.186312 sec )
[LOG] Total clause minimization time: 0.001042/0 sec (0.001042/0.001042 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.612202 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 28772 kB.
[DBG] Virtual Memory: 179380 kB.
[DBG] Max memory usage: 42516 kB.
Synthesis time: 0.80 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.602956 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, false, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.296994/1 sec (0.296994/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.156441/0 sec (0.156441/0.156441 sec )
[LOG] Total clause minimization time: 0.001079/0 sec (0.001079/0.001079 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.213068/1 sec (0.213068/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.065848/1 sec (0.065848/0.065848 sec )
[LOG] Total clause minimization time: 0.043691/0 sec (0.043691/0.043691 sec )
[LOG] Total clause size reduction: 136 --> 0 (136 --> 0 )
[LOG] Average clause size reduction: 68 --> 0 (68 --> 0 )
[LOG] Overall execution time: 0.616382 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 28460 kB.
[DBG] Virtual Memory: 179376 kB.
[DBG] Max memory usage: 42412 kB.
Synthesis time: 0.43 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.012258 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007102/0 sec (0.00207/0 sec, 0.002125/0 sec, 0.002907/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.001312/0 sec (5.5e-05/5.5e-05 sec, 5e-05/5e-05 sec, 0.001207/0.001207 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005918/0 sec (0.001651/0 sec, 0.00163/0 sec, 0.002637/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.002246/0 sec (0.000547/0.000547 sec, 0.000654/0.000654 sec, 0.001045/0.001045 sec )
[LOG] Total clause minimization time: 0.000865/0 sec (0/0 sec, 0/0 sec, 0.000865/0.000865 sec )
[LOG] Total clause size reduction: 6 --> 0 (0 --> 0, 0 --> 0, 6 --> 0 )
[LOG] Average clause size reduction: 1.5 --> 0 (0 --> 0, 0 --> 0, 3 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005981/0 sec (0.0036/0 sec, 4.1e-05/0 sec, 0.00234/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.003704/0 sec (0.003563/0.003563 sec, 1.8e-05/1.8e-05 sec, 0.000123/0.000123 sec )
[LOG] Total clause minimization time: 0.002182/0 sec (0/0 sec, 0/0 sec, 0.002182/0.002182 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.013121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5080 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5080 kB.
Synthesis time: 0.18 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007828 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004201/0 sec (0.001431/0 sec, 0.001481/0 sec, 0.001289/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000579/0 sec (4e-05/4e-05 sec, 6.6e-05/6.6e-05 sec, 0.000473/0.000473 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001887/0 sec (9.3e-05/0 sec, 3.3e-05/0 sec, 0.001761/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.001718/0 sec (7.1e-05/7.1e-05 sec, 1.8e-05/1.8e-05 sec, 0.001629/0.001629 sec )
[LOG] Total clause minimization time: 6.4e-05/0 sec (0/0 sec, 0/0 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.008617 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5064 kB.
[DBG] Virtual Memory: 169300 kB.
[DBG] Max memory usage: 5064 kB.
Synthesis time: 0.19 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.02822 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01885/0 sec (0.004561/0 sec, 0.003465/0 sec, 0.002735/0 sec, 0.003781/0 sec, 0.004308/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002332/0 sec (4.6e-05/4.6e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 4.8e-05/4.8e-05 sec, 0.002135/0.002135 sec )
[LOG] Total clause minimization time: 8.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.9e-05/8.9e-05 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017831/0 sec (0.003843/0 sec, 0.003428/0 sec, 0.002779/0 sec, 0.002526/0 sec, 0.005255/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006467/0 sec (0.001062/0.001062 sec, 0.001348/0.001348 sec, 0.001377/0.001377 sec, 0.001036/0.001036 sec, 0.001644/0.001644 sec )
[LOG] Total clause minimization time: 0.001578/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001578/0.001578 sec )
[LOG] Total clause size reduction: 10 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015233/0 sec (0.008296/0 sec, 3.3e-05/0 sec, 3e-05/0 sec, 2.8e-05/0 sec, 0.006846/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.008475/0 sec (0.008269/0.008269 sec, 2e-05/2e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 0.000151/0.000151 sec )
[LOG] Total clause minimization time: 0.006626/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006626/0.006626 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.029375 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5784 kB.
[DBG] Virtual Memory: 169520 kB.
[DBG] Max memory usage: 5796 kB.
Synthesis time: 0.20 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.018324 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009461/0 sec (0.001836/0 sec, 0.001176/0 sec, 0.001482/0 sec, 0.001598/0 sec, 0.003369/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001822/0 sec (3.6e-05/3.6e-05 sec, 2.9e-05/2.9e-05 sec, 3.1e-05/3.1e-05 sec, 2.8e-05/2.8e-05 sec, 0.001698/0.001698 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001156/0 sec (7.6e-05/0 sec, 2.1e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 0.001023/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001082/0 sec (6.3e-05/6.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 0.000984/0.000984 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.019244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5568 kB.
[DBG] Virtual Memory: 169432 kB.
[DBG] Max memory usage: 5568 kB.
Synthesis time: 0.17 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.07053 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049252/0 sec (0.010162/0 sec, 0.006699/0 sec, 0.007445/0 sec, 0.010137/0 sec, 0.00463/0 sec, 0.004728/0 sec, 0.005451/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004114/0 sec (8.2e-05/8.2e-05 sec, 6.5e-05/6.5e-05 sec, 5.9e-05/5.9e-05 sec, 6e-05/6e-05 sec, 3.7e-05/3.7e-05 sec, 5.3e-05/5.3e-05 sec, 0.003758/0.003758 sec )
[LOG] Total clause minimization time: 5.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.5e-05/5.5e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037849/0 sec (0.020583/0 sec, 4.9e-05/0 sec, 4.6e-05/0 sec, 4.1e-05/0 sec, 3.9e-05/0 sec, 3.7e-05/0 sec, 0.017054/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.020889/0 sec (0.020541/0.020541 sec, 2.6e-05/2.6e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 0.000229/0.000229 sec )
[LOG] Total clause minimization time: 0.016749/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.016749/0.016749 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.07222 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6724 kB.
[DBG] Virtual Memory: 169756 kB.
[DBG] Max memory usage: 7064 kB.
Synthesis time: 0.18 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.044419 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030222/0 sec (0.006645/0 sec, 0.00553/0 sec, 0.004718/0 sec, 0.003638/0 sec, 0.002817/0 sec, 0.003435/0 sec, 0.003439/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002476/0 sec (8e-05/8e-05 sec, 7.7e-05/7.7e-05 sec, 4.5e-05/4.5e-05 sec, 5e-05/5e-05 sec, 3.7e-05/3.7e-05 sec, 1.7e-05/1.7e-05 sec, 0.00217/0.00217 sec )
[LOG] Total clause minimization time: 4.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009978/0 sec (0.000145/0 sec, 7.1e-05/0 sec, 5.4e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.7e-05/0 sec, 0.009539/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.009615/0 sec (0.000113/0.000113 sec, 4.3e-05/4.3e-05 sec, 3.6e-05/3.6e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 0.009328/0.009328 sec )
[LOG] Total clause minimization time: 0.000122/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000122/0.000122 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.045683 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6120 kB.
[DBG] Virtual Memory: 169568 kB.
[DBG] Max memory usage: 6284 kB.
Synthesis time: 0.18 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.144521 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103757/0 sec (0.016694/0 sec, 0.015147/0 sec, 0.010494/0 sec, 0.013767/0 sec, 0.01335/0 sec, 0.009513/0 sec, 0.006418/0 sec, 0.008013/0 sec, 0.010361/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007343/0 sec (0.000105/0.000105 sec, 7.6e-05/7.6e-05 sec, 7.3e-05/7.3e-05 sec, 6.7e-05/6.7e-05 sec, 4.4e-05/4.4e-05 sec, 6.2e-05/6.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.5e-05/4.5e-05 sec, 0.006829/0.006829 sec )
[LOG] Total clause minimization time: 8.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067649/0 sec (0.037442/0 sec, 4.5e-05/0 sec, 4.2e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 4e-05/0 sec, 0.029919/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.0379/0 sec (0.03741/0.03741 sec, 3e-05/3e-05 sec, 2.8e-05/2.8e-05 sec, 2.7e-05/2.7e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 0.0003/0.0003 sec )
[LOG] Total clause minimization time: 0.029529/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.029529/0.029529 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.146703 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8476 kB.
[DBG] Virtual Memory: 170472 kB.
[DBG] Max memory usage: 9076 kB.
Synthesis time: 0.24 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.063938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037741/0 sec (0.006179/0 sec, 0.00179/0 sec, 0.001698/0 sec, 0.00172/0 sec, 0.001712/0 sec, 0.00173/0 sec, 0.001715/0 sec, 0.006953/0 sec, 0.014244/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.008617/0 sec (3.3e-05/3.3e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 0.000111/0.000111 sec, 0.008376/0.008376 sec )
[LOG] Total clause minimization time: 0.000108/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000108/0.000108 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013346/0 sec (0.000117/0 sec, 5.4e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 0.012887/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.013024/0 sec (9.3e-05/9.3e-05 sec, 3.6e-05/3.6e-05 sec, 3.4e-05/3.4e-05 sec, 3.4e-05/3.4e-05 sec, 3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 0.012694/0.012694 sec )
[LOG] Total clause minimization time: 0.000115/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000115/0.000115 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.06536 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7196 kB.
[DBG] Virtual Memory: 170020 kB.
[DBG] Max memory usage: 7448 kB.
Synthesis time: 0.18 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.209069 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166229/0 sec (0.0156/0 sec, 0.005444/0 sec, 0.005574/0 sec, 0.035551/0 sec, 0.014924/0 sec, 0.015258/0 sec, 0.013936/0 sec, 0.011724/0 sec, 0.010205/0 sec, 0.009462/0 sec, 0.028551/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.020256/0 sec (9.5e-05/9.5e-05 sec, 6.4e-05/6.4e-05 sec, 3.5e-05/3.5e-05 sec, 0.000159/0.000159 sec, 0.000108/0.000108 sec, 0.000101/0.000101 sec, 9e-05/9e-05 sec, 9e-05/9e-05 sec, 7.7e-05/7.7e-05 sec, 6.5e-05/6.5e-05 sec, 0.019372/0.019372 sec )
[LOG] Total clause minimization time: 0.000231/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000231/0.000231 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.093647/0 sec (0.041059/0 sec, 6.2e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.4e-05/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5.9e-05/0 sec, 5.4e-05/0 sec, 0.052091/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.041766/0 sec (0.041022/0.041022 sec, 3.9e-05/3.9e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 3.5e-05/3.5e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 0.00042/0.00042 sec )
[LOG] Total clause minimization time: 0.051593/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.051593/0.051593 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.211974 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 9716 kB.
[DBG] Virtual Memory: 170380 kB.
[DBG] Max memory usage: 11656 kB.
Synthesis time: 0.25 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.152281 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103925/0 sec (0.017881/0 sec, 0.01223/0 sec, 0.008409/0 sec, 0.007601/0 sec, 0.009639/0 sec, 0.010192/0 sec, 0.007276/0 sec, 0.006988/0 sec, 0.008513/0 sec, 0.005983/0 sec, 0.009213/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.005864/0 sec (0.000114/0.000114 sec, 7.7e-05/7.7e-05 sec, 7.2e-05/7.2e-05 sec, 5.2e-05/5.2e-05 sec, 4.4e-05/4.4e-05 sec, 6.2e-05/6.2e-05 sec, 4.8e-05/4.8e-05 sec, 4.5e-05/4.5e-05 sec, 4.6e-05/4.6e-05 sec, 5.1e-05/5.1e-05 sec, 0.005253/0.005253 sec )
[LOG] Total clause minimization time: 0.000124/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000124/0.000124 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.026091/0 sec (0.000193/0 sec, 8.9e-05/0 sec, 8.1e-05/0 sec, 8.1e-05/0 sec, 8.2e-05/0 sec, 7.8e-05/0 sec, 8.3e-05/0 sec, 7.8e-05/0 sec, 8.2e-05/0 sec, 8.3e-05/0 sec, 0.025161/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.025573/0 sec (0.000148/0.000148 sec, 6.5e-05/6.5e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6.2e-05/6.2e-05 sec, 6e-05/6e-05 sec, 6.4e-05/6.4e-05 sec, 6e-05/6e-05 sec, 6e-05/6e-05 sec, 6e-05/6e-05 sec, 0.024872/0.024872 sec )
[LOG] Total clause minimization time: 0.000152/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000152/0.000152 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.154812 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7972 kB.
[DBG] Virtual Memory: 169976 kB.
[DBG] Max memory usage: 9164 kB.
Synthesis time: 0.21 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.428651 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.31527/0 sec (0.034424/0 sec, 0.037297/0 sec, 0.030978/0 sec, 0.021626/0 sec, 0.027857/0 sec, 0.024117/0 sec, 0.023251/0 sec, 0.006432/0 sec, 0.008956/0 sec, 0.018827/0 sec, 0.014152/0 sec, 0.017335/0 sec, 0.050018/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.028383/0 sec (0.000153/0.000153 sec, 0.000134/0.000134 sec, 0.000128/0.000128 sec, 0.000125/0.000125 sec, 0.000134/0.000134 sec, 0.000111/0.000111 sec, 9.3e-05/9.3e-05 sec, 3.4e-05/3.4e-05 sec, 7.1e-05/7.1e-05 sec, 3.2e-05/3.2e-05 sec, 6.8e-05/6.8e-05 sec, 7.5e-05/7.5e-05 sec, 0.027225/0.027225 sec )
[LOG] Total clause minimization time: 0.000219/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000219/0.000219 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.151403/0 sec (0.069198/0 sec, 8.4e-05/0 sec, 7.8e-05/0 sec, 7.6e-05/0 sec, 7.9e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 8e-05/0 sec, 7.5e-05/0 sec, 7.5e-05/0 sec, 7.5e-05/0 sec, 0.081383/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.070233/0 sec (0.069144/0.069144 sec, 5.3e-05/5.3e-05 sec, 4.8e-05/4.8e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.6e-05/4.6e-05 sec, 4.7e-05/4.7e-05 sec, 4.6e-05/4.6e-05 sec, 4.6e-05/4.6e-05 sec, 0.000568/0.000568 sec )
[LOG] Total clause minimization time: 0.080698/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.080698/0.080698 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.432688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 11392 kB.
[DBG] Virtual Memory: 170768 kB.
[DBG] Max memory usage: 14428 kB.
Synthesis time: 0.40 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.236619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.168683/0 sec (0.021324/0 sec, 0.022343/0 sec, 0.018541/0 sec, 0.009506/0 sec, 0.010763/0 sec, 0.012287/0 sec, 0.00393/0 sec, 0.003901/0 sec, 0.010084/0 sec, 0.008013/0 sec, 0.00552/0 sec, 0.013535/0 sec, 0.028936/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.014763/0 sec (0.000141/0.000141 sec, 9.5e-05/9.5e-05 sec, 0.000108/0.000108 sec, 6.6e-05/6.6e-05 sec, 7.8e-05/7.8e-05 sec, 2.7e-05/2.7e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 5.5e-05/5.5e-05 sec, 2.3e-05/2.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.5e-05/5.5e-05 sec, 0.014013/0.014013 sec )
[LOG] Total clause minimization time: 0.000232/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000232/0.000232 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.035765/0 sec (0.00017/0 sec, 9.1e-05/0 sec, 8.4e-05/0 sec, 8.2e-05/0 sec, 8.3e-05/0 sec, 8.2e-05/0 sec, 8.2e-05/0 sec, 8.1e-05/0 sec, 8.3e-05/0 sec, 9.3e-05/0 sec, 8.5e-05/0 sec, 8.6e-05/0 sec, 0.034663/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03517/0 sec (0.00014/0.00014 sec, 6.8e-05/6.8e-05 sec, 6.5e-05/6.5e-05 sec, 6.4e-05/6.4e-05 sec, 6.3e-05/6.3e-05 sec, 6.4e-05/6.4e-05 sec, 6.4e-05/6.4e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.4e-05/6.4e-05 sec, 6.5e-05/6.5e-05 sec, 6.3e-05/6.3e-05 sec, 0.034324/0.034324 sec )
[LOG] Total clause minimization time: 0.000186/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000186/0.000186 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.239891 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9076 kB.
[DBG] Virtual Memory: 170180 kB.
[DBG] Max memory usage: 11104 kB.
Synthesis time: 0.28 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.64167 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.488449/0 sec (0.055201/0 sec, 0.0501/0 sec, 0.03165/0 sec, 0.045642/0 sec, 0.043527/0 sec, 0.036388/0 sec, 0.009746/0 sec, 0.020965/0 sec, 0.009087/0 sec, 0.033222/0 sec, 0.02077/0 sec, 0.022114/0 sec, 0.023264/0 sec, 0.021486/0 sec, 0.065287/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.045598/0 sec (0.000213/0.000213 sec, 0.000209/0.000209 sec, 0.000179/0.000179 sec, 0.000174/0.000174 sec, 0.00018/0.00018 sec, 0.00014/0.00014 sec, 5.3e-05/5.3e-05 sec, 4.9e-05/4.9e-05 sec, 4.5e-05/4.5e-05 sec, 0.000113/0.000113 sec, 0.000146/0.000146 sec, 0.00014/0.00014 sec, 0.000159/0.000159 sec, 0.000158/0.000158 sec, 0.04364/0.04364 sec )
[LOG] Total clause minimization time: 0.000606/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000606/0.000606 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.209386/0 sec (0.095611/0 sec, 0.000104/0 sec, 9.8e-05/0 sec, 9.3e-05/0 sec, 9.5e-05/0 sec, 9e-05/0 sec, 9.2e-05/0 sec, 9.2e-05/0 sec, 9.8e-05/0 sec, 9.3e-05/0 sec, 9.3e-05/0 sec, 0.000123/0 sec, 9.6e-05/0 sec, 9.2e-05/0 sec, 0.112516/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.09709/0 sec (0.095541/0.095541 sec, 7.1e-05/7.1e-05 sec, 6.2e-05/6.2e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.4e-05/6.4e-05 sec, 6.1e-05/6.1e-05 sec, 0.00074/0.00074 sec )
[LOG] Total clause minimization time: 0.111613/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.111613/0.111613 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.647812 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 18128 kB.
[DBG] Virtual Memory: 175172 kB.
[DBG] Max memory usage: 18516 kB.
Synthesis time: 0.45 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.304366 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.229028/0 sec (0.019253/0 sec, 0.013351/0 sec, 0.018455/0 sec, 0.020539/0 sec, 0.016158/0 sec, 0.013119/0 sec, 0.012407/0 sec, 0.012115/0 sec, 0.011915/0 sec, 0.011439/0 sec, 0.011589/0 sec, 0.011888/0 sec, 0.012449/0 sec, 0.012612/0 sec, 0.031739/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.020924/0 sec (0.000114/0.000114 sec, 0.000223/0.000223 sec, 0.000166/0.000166 sec, 0.000134/0.000134 sec, 0.000127/0.000127 sec, 0.0001/0.0001 sec, 8.3e-05/8.3e-05 sec, 8e-05/8e-05 sec, 0.000115/0.000115 sec, 7.9e-05/7.9e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 9.6e-05/9.6e-05 sec, 8.9e-05/8.9e-05 sec, 0.019364/0.019364 sec )
[LOG] Total clause minimization time: 0.000299/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000299/0.000299 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048023/0 sec (0.000239/0 sec, 0.000147/0 sec, 0.000102/0 sec, 9.9e-05/0 sec, 0.000102/0 sec, 9.8e-05/0 sec, 9.7e-05/0 sec, 9.9e-05/0 sec, 9.7e-05/0 sec, 0.000102/0 sec, 9.9e-05/0 sec, 9.9e-05/0 sec, 9.8e-05/0 sec, 9.8e-05/0 sec, 0.046447/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.047307/0 sec (0.000195/0.000195 sec, 0.000117/0.000117 sec, 7.8e-05/7.8e-05 sec, 7.8e-05/7.8e-05 sec, 7.7e-05/7.7e-05 sec, 7.8e-05/7.8e-05 sec, 7.8e-05/7.8e-05 sec, 7.7e-05/7.7e-05 sec, 7.8e-05/7.8e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 0.046066/0.046066 sec )
[LOG] Total clause minimization time: 0.000215/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000215/0.000215 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.308168 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 11780 kB.
[DBG] Virtual Memory: 171676 kB.
[DBG] Max memory usage: 13496 kB.
Synthesis time: 0.32 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.757562 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.266155/1 sec (0.117834/0 sec, 0.000131/0 sec, 0.000109/0 sec, 0.000109/0 sec, 0.00011/0 sec, 0.000108/0 sec, 0.000106/0 sec, 0.000106/0 sec, 0.000112/0 sec, 0.000108/0 sec, 0.000108/0 sec, 0.000107/0 sec, 0.000108/0 sec, 0.000108/0 sec, 0.000106/0 sec, 0.000106/0 sec, 0.146679/1 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.119867/0 sec (0.117746/0.117746 sec, 9.8e-05/9.8e-05 sec, 7.8e-05/7.8e-05 sec, 7.9e-05/7.9e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 7.8e-05/7.8e-05 sec, 7.8e-05/7.8e-05 sec, 7.8e-05/7.8e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 7.8e-05/7.8e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 7.7e-05/7.7e-05 sec, 0.000938/0.000938 sec )
[LOG] Total clause minimization time: 0.145542/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.145542/0.145542 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.764362 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 17668 kB.
[DBG] Virtual Memory: 173172 kB.
[DBG] Max memory usage: 23192 kB.
Synthesis time: 0.38 sec (Real time) / 0.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.431167 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082956/0 sec (0.000177/0 sec, 8.3e-05/0 sec, 7.9e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.9e-05/0 sec, 7.8e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.6e-05/0 sec, 7.6e-05/0 sec, 0.081615/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.082069/0 sec (0.000147/0.000147 sec, 6.6e-05/6.6e-05 sec, 6.5e-05/6.5e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.4e-05/6.4e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.4e-05/6.4e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 0.08097/0.08097 sec )
[LOG] Total clause minimization time: 0.000294/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000294/0.000294 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.435807 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 12104 kB.
[DBG] Virtual Memory: 171184 kB.
[DBG] Max memory usage: 15800 kB.
Synthesis time: 0.24 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.936022 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.363299/0 sec (0.167673/0 sec, 0.00016/0 sec, 0.000139/0 sec, 0.000133/0 sec, 0.000133/0 sec, 0.000131/0 sec, 0.000134/0 sec, 0.000134/0 sec, 0.000139/0 sec, 0.000134/0 sec, 0.000134/0 sec, 0.000135/0 sec, 0.000136/0 sec, 0.000134/0 sec, 0.000133/0 sec, 0.000132/0 sec, 0.000139/0 sec, 0.000134/0 sec, 0.193312/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.170397/0 sec (0.167579/0.167579 sec, 0.000115/0.000115 sec, 9.7e-05/9.7e-05 sec, 9.4e-05/9.4e-05 sec, 9.4e-05/9.4e-05 sec, 9.4e-05/9.4e-05 sec, 9.5e-05/9.5e-05 sec, 9.6e-05/9.6e-05 sec, 9.5e-05/9.5e-05 sec, 9.6e-05/9.6e-05 sec, 9.4e-05/9.4e-05 sec, 9.5e-05/9.5e-05 sec, 9.5e-05/9.5e-05 sec, 9.5e-05/9.5e-05 sec, 9.5e-05/9.5e-05 sec, 9.5e-05/9.5e-05 sec, 9.7e-05/9.7e-05 sec, 9.6e-05/9.6e-05 sec, 0.00118/0.00118 sec )
[LOG] Total clause minimization time: 0.191848/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.191848/0.191848 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.944962 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 21092 kB.
[DBG] Virtual Memory: 173684 kB.
[DBG] Max memory usage: 29348 kB.
Synthesis time: 0.45 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.523219 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08874/0 sec (0.000392/0 sec, 0.000191/0 sec, 0.000178/0 sec, 0.000167/0 sec, 0.000169/0 sec, 0.000176/0 sec, 0.000172/0 sec, 0.00017/0 sec, 0.000173/0 sec, 0.00017/0 sec, 0.00017/0 sec, 0.000168/0 sec, 0.00017/0 sec, 0.000178/0 sec, 0.000168/0 sec, 0.000167/0 sec, 0.000168/0 sec, 0.000167/0 sec, 0.085426/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.087387/0 sec (0.000328/0.000328 sec, 0.000149/0.000149 sec, 0.000146/0.000146 sec, 0.000138/0.000138 sec, 0.000139/0.000139 sec, 0.000141/0.000141 sec, 0.000141/0.000141 sec, 0.000141/0.000141 sec, 0.000141/0.000141 sec, 0.000138/0.000138 sec, 0.000138/0.000138 sec, 0.000138/0.000138 sec, 0.000138/0.000138 sec, 0.000144/0.000144 sec, 0.000138/0.000138 sec, 0.000138/0.000138 sec, 0.000137/0.000137 sec, 0.000137/0.000137 sec, 0.084677/0.084677 sec )
[LOG] Total clause minimization time: 0.000401/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000401/0.000401 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.52937 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 14352 kB.
[DBG] Virtual Memory: 171872 kB.
[DBG] Max memory usage: 19400 kB.
Synthesis time: 0.27 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.994169 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.444338/0 sec (0.18304/0 sec, 0.000192/0 sec, 0.000166/0 sec, 0.000161/0 sec, 0.000168/0 sec, 0.000162/0 sec, 0.000165/0 sec, 0.000162/0 sec, 0.000168/0 sec, 0.000165/0 sec, 0.000164/0 sec, 0.000164/0 sec, 0.000164/0 sec, 0.000162/0 sec, 0.000164/0 sec, 0.000159/0 sec, 0.000168/0 sec, 0.000162/0 sec, 0.000159/0 sec, 0.000163/0 sec, 0.25816/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.186509/0 sec (0.182926/0.182926 sec, 0.000135/0.000135 sec, 0.000115/0.000115 sec, 0.000115/0.000115 sec, 0.000114/0.000114 sec, 0.000115/0.000115 sec, 0.000115/0.000115 sec, 0.000115/0.000115 sec, 0.000114/0.000114 sec, 0.000114/0.000114 sec, 0.000115/0.000115 sec, 0.000114/0.000114 sec, 0.000114/0.000114 sec, 0.000114/0.000114 sec, 0.000114/0.000114 sec, 0.000114/0.000114 sec, 0.000114/0.000114 sec, 0.000115/0.000115 sec, 0.000114/0.000114 sec, 0.000113/0.000113 sec, 0.00139/0.00139 sec )
[LOG] Total clause minimization time: 0.256451/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.256451/0.256451 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 1.00735 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 24704 kB.
[DBG] Virtual Memory: 175128 kB.
[DBG] Max memory usage: 34548 kB.
Synthesis time: 0.45 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.587304 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.091537/0 sec (0.087286/0 sec, 0.000128/0 sec, 0.000115/0 sec, 0.000114/0 sec, 0.000116/0 sec, 0.000114/0 sec, 0.000115/0 sec, 0.00011/0 sec, 0.000114/0 sec, 0.000113/0 sec, 0.000114/0 sec, 0.000112/0 sec, 0.000115/0 sec, 0.000114/0 sec, 0.000112/0 sec, 0.000117/0 sec, 0.000118/0 sec, 0.000112/0 sec, 0.000112/0 sec, 0.000111/0 sec, 0.002075/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.089602/0 sec (0.087211/0.087211 sec, 8.4e-05/8.4e-05 sec, 7.6e-05/7.6e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec, 7.5e-05/7.5e-05 sec, 7.4e-05/7.4e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 7.5e-05/7.5e-05 sec, 0.000955/0.000955 sec )
[LOG] Total clause minimization time: 0.000428/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000428/0.000428 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.594206 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 17228 kB.
[DBG] Virtual Memory: 172696 kB.
[DBG] Max memory usage: 22584 kB.
Synthesis time: 0.31 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.1127 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.54933/0 sec (0.227754/0 sec, 0.000224/0 sec, 0.000199/0 sec, 0.000195/0 sec, 0.000195/0 sec, 0.000198/0 sec, 0.000194/0 sec, 0.000196/0 sec, 0.0002/0 sec, 0.000194/0 sec, 0.000193/0 sec, 0.000194/0 sec, 0.000191/0 sec, 0.00019/0 sec, 0.000192/0 sec, 0.000191/0 sec, 0.000198/0 sec, 0.000192/0 sec, 0.000184/0 sec, 0.000184/0 sec, 0.000185/0 sec, 0.000186/0 sec, 0.317501/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.232237/0 sec (0.227635/0.227635 sec, 0.00016/0.00016 sec, 0.000138/0.000138 sec, 0.000138/0.000138 sec, 0.000137/0.000137 sec, 0.00014/0.00014 sec, 0.000138/0.000138 sec, 0.000136/0.000136 sec, 0.000137/0.000137 sec, 0.000137/0.000137 sec, 0.000137/0.000137 sec, 0.000138/0.000138 sec, 0.000139/0.000139 sec, 0.000138/0.000138 sec, 0.000137/0.000137 sec, 0.000137/0.000137 sec, 0.000137/0.000137 sec, 0.000138/0.000138 sec, 0.000137/0.000137 sec, 0.000136/0.000136 sec, 0.000137/0.000137 sec, 0.000139/0.000139 sec, 0.001691/0.001691 sec )
[LOG] Total clause minimization time: 0.315457/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.315457/0.315457 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 1.12744 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 32136 kB.
[DBG] Virtual Memory: 179596 kB.
[DBG] Max memory usage: 40668 kB.
Synthesis time: 0.50 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.629977 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13677/0 sec (0.000691/0 sec, 0.000264/0 sec, 0.000242/0 sec, 0.000315/0 sec, 0.000214/0 sec, 0.000214/0 sec, 0.000213/0 sec, 0.000212/0 sec, 0.000214/0 sec, 0.000217/0 sec, 0.000214/0 sec, 0.000214/0 sec, 0.000214/0 sec, 0.000213/0 sec, 0.000212/0 sec, 0.000214/0 sec, 0.000215/0 sec, 0.000212/0 sec, 0.000213/0 sec, 0.000213/0 sec, 0.000212/0 sec, 0.000212/0 sec, 0.131416/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.134444/0 sec (0.000612/0.000612 sec, 0.000209/0.000209 sec, 0.000205/0.000205 sec, 0.000278/0.000278 sec, 0.000177/0.000177 sec, 0.000177/0.000177 sec, 0.000175/0.000175 sec, 0.000176/0.000176 sec, 0.000176/0.000176 sec, 0.000178/0.000178 sec, 0.000178/0.000178 sec, 0.000177/0.000177 sec, 0.000177/0.000177 sec, 0.000177/0.000177 sec, 0.000177/0.000177 sec, 0.000176/0.000176 sec, 0.000176/0.000176 sec, 0.000176/0.000176 sec, 0.000176/0.000176 sec, 0.000176/0.000176 sec, 0.000176/0.000176 sec, 0.000177/0.000177 sec, 0.129962/0.129962 sec )
[LOG] Total clause minimization time: 0.000671/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000671/0.000671 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.638237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 19400 kB.
[DBG] Virtual Memory: 173664 kB.
[DBG] Max memory usage: 26236 kB.
Synthesis time: 0.33 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.3149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.682928/0 sec (0.287707/0 sec, 0.000252/0 sec, 0.000226/0 sec, 0.000221/0 sec, 0.000224/0 sec, 0.000222/0 sec, 0.000222/0 sec, 0.000222/0 sec, 0.00023/0 sec, 0.000223/0 sec, 0.000222/0 sec, 0.00022/0 sec, 0.000277/0 sec, 0.000222/0 sec, 0.000222/0 sec, 0.00022/0 sec, 0.000227/0 sec, 0.000221/0 sec, 0.000221/0 sec, 0.00022/0 sec, 0.000221/0 sec, 0.000221/0 sec, 0.00022/0 sec, 0.00022/0 sec, 0.390025/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.293335/0 sec (0.287575/0.287575 sec, 0.000186/0.000186 sec, 0.000164/0.000164 sec, 0.000163/0.000163 sec, 0.000163/0.000163 sec, 0.000163/0.000163 sec, 0.000162/0.000162 sec, 0.000162/0.000162 sec, 0.000162/0.000162 sec, 0.000163/0.000163 sec, 0.000163/0.000163 sec, 0.000161/0.000161 sec, 0.000214/0.000214 sec, 0.000164/0.000164 sec, 0.000163/0.000163 sec, 0.000161/0.000161 sec, 0.000162/0.000162 sec, 0.000163/0.000163 sec, 0.000161/0.000161 sec, 0.000163/0.000163 sec, 0.000162/0.000162 sec, 0.000162/0.000162 sec, 0.000162/0.000162 sec, 0.000162/0.000162 sec, 0.001949/0.001949 sec )
[LOG] Total clause minimization time: 0.387669/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.387669/0.387669 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 1.33146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 34648 kB.
[DBG] Virtual Memory: 178852 kB.
[DBG] Max memory usage: 48716 kB.
Synthesis time: 0.62 sec (Real time) / 1.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.694436 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.160897/0 sec (0.000754/0 sec, 0.000261/0 sec, 0.000253/0 sec, 0.000252/0 sec, 0.000254/0 sec, 0.000251/0 sec, 0.000252/0 sec, 0.000261/0 sec, 0.000251/0 sec, 0.000298/0 sec, 0.000249/0 sec, 0.000241/0 sec, 0.000241/0 sec, 0.000247/0 sec, 0.000246/0 sec, 0.000248/0 sec, 0.00025/0 sec, 0.000248/0 sec, 0.000248/0 sec, 0.000248/0 sec, 0.00025/0 sec, 0.000249/0 sec, 0.000247/0 sec, 0.000245/0 sec, 0.154353/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.157862/0 sec (0.00067/0.00067 sec, 0.000213/0.000213 sec, 0.00021/0.00021 sec, 0.000209/0.000209 sec, 0.00021/0.00021 sec, 0.000209/0.000209 sec, 0.000208/0.000208 sec, 0.000218/0.000218 sec, 0.000208/0.000208 sec, 0.00025/0.00025 sec, 0.000207/0.000207 sec, 0.000205/0.000205 sec, 0.000205/0.000205 sec, 0.000206/0.000206 sec, 0.000206/0.000206 sec, 0.000207/0.000207 sec, 0.000207/0.000207 sec, 0.000206/0.000206 sec, 0.000208/0.000208 sec, 0.000206/0.000206 sec, 0.000209/0.000209 sec, 0.000207/0.000207 sec, 0.000206/0.000206 sec, 0.000205/0.000205 sec, 0.152367/0.152367 sec )
[LOG] Total clause minimization time: 0.000714/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000714/0.000714 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.704254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 22660 kB.
[DBG] Virtual Memory: 174804 kB.
[DBG] Max memory usage: 31068 kB.
Synthesis time: 0.36 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.36841 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 58 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.42474/0 sec (0.108628/0 sec, 0.122098/0 sec, 0.125164/0 sec, 0.111508/0 sec, 0.109947/0 sec, 0.069415/0 sec, 0.133452/0 sec, 0.116724/0 sec, 0.135007/0 sec, 0.114291/0 sec, 0.148179/0 sec, 0.130325/0 sec )
[LOG] Nr of iterations: 70 (10, 14, 3, 2, 8, 2, 8, 12, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.550769/0 sec (0.042049/0.042049 sec, 0.054467/0.054467 sec, 0.057512/0.057512 sec, 0.049223/0.049223 sec, 0.052755/0.052755 sec, 0.032917/0.032917 sec, 0.056314/0.056314 sec, 0.041881/0.041881 sec, 0.051963/0.051963 sec, 5.5e-05/5.5e-05 sec, 0.064022/0.064022 sec, 0.047611/0.047611 sec )
[LOG] Total clause minimization time: 0.810883/0 sec (0.0552/0.0552 sec, 0.060915/0.060915 sec, 0.060434/0.060434 sec, 0.057727/0.057727 sec, 0.051967/0.051967 sec, 0.031512/0.031512 sec, 0.072913/0.072913 sec, 0.070819/0.070819 sec, 0.079552/0.079552 sec, 0.110785/0.110785 sec, 0.080502/0.080502 sec, 0.078557/0.078557 sec )
[LOG] Total clause size reduction: 4091 --> 123 (1242 --> 17, 1612 --> 30, 220 --> 4, 108 --> 0, 749 --> 13, 102 --> 2, 13 --> 13, 26 --> 25, 4 --> 4, 0 --> 0, 13 --> 13, 2 --> 2 )
[LOG] Average clause size reduction: 58.4429 --> 1.75714 (124.2 --> 1.7, 115.143 --> 2.14286, 73.3333 --> 1.33333, 54 --> 0, 93.625 --> 1.625, 51 --> 1, 1.625 --> 1.625, 2.16667 --> 2.08333, 2 --> 2, 0 --> 0, 1.85714 --> 1.85714, 2 --> 2 )
[LOG] Final circuit size: 58 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3273/1 sec (0.671742/0 sec, 0.739143/1 sec, 0.486973/0 sec, 0.099211/0 sec, 0.174531/0 sec, 0.155699/0 sec )
[LOG] Nr of iterations: 46 (9, 12, 8, 2, 8, 7 )
[LOG] Total clause computation time: 0.301338/0 sec (0.108666/0.108666 sec, 0.11051/0.11051 sec, 0.047685/0.047685 sec, 0.007561/0.007561 sec, 0.015467/0.015467 sec, 0.011449/0.011449 sec )
[LOG] Total clause minimization time: 2.00164/1 sec (0.552003/0.552003 sec, 0.626614/0.626614 sec, 0.433839/0.433839 sec, 0.089698/0.089698 sec, 0.157154/0.157154 sec, 0.142336/0.142336 sec )
[LOG] Total clause size reduction: 1000 --> 82 (200 --> 13, 275 --> 24, 175 --> 20, 25 --> 0, 175 --> 15, 150 --> 10 )
[LOG] Average clause size reduction: 21.7391 --> 1.78261 (22.2222 --> 1.44444, 22.9167 --> 2, 21.875 --> 2.5, 12.5 --> 0, 21.875 --> 1.875, 21.4286 --> 1.42857 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.309892/0 sec (0.157574/0 sec, 0.032273/0 sec, 0.021189/0 sec, 0.058818/0 sec, 0.03333/0 sec, 0.006708/0 sec )
[LOG] Nr of iterations: 93 (15, 12, 6, 2, 10, 5, 14, 11, 4, 1, 9, 4 )
[LOG] Total clause computation time: 0.199246/0 sec (0.076178/0.076178 sec, 0.012674/0.012674 sec, 0.011151/0.011151 sec, 0.016872/0.016872 sec, 0.012236/0.012236 sec, 0.002068/0.002068 sec, 0.036844/0.036844 sec, 0.010133/0.010133 sec, 0.010423/0.010423 sec, 6e-05/6e-05 sec, 0.006348/0.006348 sec, 0.004259/0.004259 sec )
[LOG] Total clause minimization time: 1.24099/1 sec (0.080342/0.080342 sec, 0.018505/0.018505 sec, 0.009503/0.009503 sec, 0.04179/0.04179 sec, 0.020166/0.020166 sec, 0.004183/0.004183 sec, 0.049188/0.049188 sec, 0.018975/0.018975 sec, 0.011184/0.011184 sec, 0.008182/0.008182 sec, 0.012553/0.012553 sec, 0.966418/0.966418 sec )
[LOG] Total clause size reduction: 1417 --> 184 (448 --> 30, 341 --> 23, 150 --> 15, 29 --> 0, 252 --> 20, 108 --> 7, 30 --> 30, 23 --> 23, 9 --> 9, 0 --> 0, 20 --> 20, 7 --> 7 )
[LOG] Average clause size reduction: 15.2366 --> 1.97849 (29.8667 --> 2, 28.4167 --> 1.91667, 25 --> 2.5, 14.5 --> 0, 25.2 --> 2, 21.6 --> 1.4, 2.14286 --> 2.14286, 2.09091 --> 2.09091, 2.25 --> 2.25, 0 --> 0, 2.22222 --> 2.22222, 1.75 --> 1.75 )
[LOG] Overall execution time: 2.37121 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 10176 kB.
[DBG] Virtual Memory: 170432 kB.
[DBG] Max memory usage: 17256 kB.
Synthesis time: 1.54 sec (Real time) / 2.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 223 5 21 1 192
=====================  genbuf2c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 13.6902 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 128 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 255 AND gates.
[LOG] Size after ABC: 221 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.99759/3 sec (0.259896/0 sec, 0.278156/0 sec, 0.235182/0 sec, 0.237821/0 sec, 0.242767/0 sec, 0.335565/0 sec, 0.1966/1 sec, 2.57361/1 sec, 0.391721/0 sec, 0.781512/0 sec, 0.855686/0 sec, 1.08647/1 sec, 0.373984/0 sec, 1.14862/0 sec )
[LOG] Nr of iterations: 144 (22, 22, 4, 7, 5, 14, 2, 21, 21, 3, 5, 4, 13, 1 )
[LOG] Total clause computation time: 1.58097/0 sec (0.117887/0.117887 sec, 0.111627/0.111627 sec, 0.083764/0.083764 sec, 0.089387/0.089387 sec, 0.113045/0.113045 sec, 0.139572/0.139572 sec, 0.091297/0.091297 sec, 0.141051/0.141051 sec, 0.167553/0.167553 sec, 0.103081/0.103081 sec, 0.096783/0.096783 sec, 0.094802/0.094802 sec, 0.123/0.123 sec, 0.10812/0.10812 sec )
[LOG] Total clause minimization time: 7.26933/3 sec (0.121921/0.121921 sec, 0.154173/0.154173 sec, 0.139765/0.139765 sec, 0.135907/0.135907 sec, 0.11705/0.11705 sec, 0.181623/0.181623 sec, 0.092971/0.092971 sec, 2.42347/2.42347 sec, 0.216362/0.216362 sec, 0.671978/0.671978 sec, 0.752214/0.752214 sec, 0.985078/0.985078 sec, 0.243367/0.243367 sec, 1.03344/1.03344 sec )
[LOG] Total clause size reduction: 10880 --> 344 (3717 --> 66, 3423 --> 65, 435 --> 4, 804 --> 10, 524 --> 6, 1677 --> 26, 124 --> 1, 66 --> 61, 65 --> 60, 4 --> 4, 8 --> 8, 6 --> 6, 26 --> 26, 1 --> 1 )
[LOG] Average clause size reduction: 75.5556 --> 2.38889 (168.955 --> 3, 155.591 --> 2.95455, 108.75 --> 1, 114.857 --> 1.42857, 104.8 --> 1.2, 119.786 --> 1.85714, 62 --> 0.5, 3.14286 --> 2.90476, 3.09524 --> 2.85714, 1.33333 --> 1.33333, 1.6 --> 1.6, 1.5 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Final circuit size: 128 new AND gates.
[LOG] Size before ABC: 171 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.27915/1 sec (0.325895/0 sec, 0.099466/0 sec, 0.067153/0 sec, 0.062321/0 sec, 0.044782/0 sec, 3.66604/1 sec, 0.013489/0 sec )
[LOG] Nr of iterations: 152 (16, 16, 8, 7, 8, 20, 7, 15, 15, 6, 5, 5, 19, 5 )
[LOG] Total clause computation time: 1.07925/1 sec (0.125297/0.125297 sec, 0.045193/0.045193 sec, 0.040224/0.040224 sec, 0.010098/0.010098 sec, 0.016868/0.016868 sec, 0.065611/0.065611 sec, 0.004397/0.004397 sec, 0.116452/0.116452 sec, 0.076812/0.076812 sec, 0.51469/0.51469 sec, 0.023648/0.023648 sec, 0.005215/0.005215 sec, 0.020612/0.020612 sec, 0.014133/0.014133 sec )
[LOG] Total clause minimization time: 9.45284/2 sec (0.198698/0.198698 sec, 0.052448/0.052448 sec, 0.025905/0.025905 sec, 0.051342/0.051342 sec, 0.026997/0.026997 sec, 3.59803/3.59803 sec, 0.008305/0.008305 sec, 2.13415/2.13415 sec, 0.150956/0.150956 sec, 0.095265/0.095265 sec, 0.067573/0.067573 sec, 2.94584/2.94584 sec, 0.061802/0.061802 sec, 0.035527/0.035527 sec )
[LOG] Total clause size reduction: 2744 --> 372 (555 --> 37, 540 --> 37, 245 --> 22, 204 --> 11, 231 --> 33, 608 --> 50, 186 --> 11, 37 --> 37, 37 --> 37, 16 --> 16, 8 --> 8, 19 --> 15, 50 --> 50, 8 --> 8 )
[LOG] Average clause size reduction: 18.0526 --> 2.44737 (34.6875 --> 2.3125, 33.75 --> 2.3125, 30.625 --> 2.75, 29.1429 --> 1.57143, 28.875 --> 4.125, 30.4 --> 2.5, 26.5714 --> 1.57143, 2.46667 --> 2.46667, 2.46667 --> 2.46667, 2.66667 --> 2.66667, 1.6 --> 1.6, 3.8 --> 3, 2.63158 --> 2.63158, 1.6 --> 1.6 )
[LOG] Overall execution time: 13.6943 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
[DBG] Resident set: 21136 kB.
[DBG] Virtual Memory: 174860 kB.
[DBG] Max memory usage: 40424 kB.
Synthesis time: 6.91 sec (Real time) / 13.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 334 6 24 1 297
=====================  genbuf3c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 30.6147 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 279 AND gates.
[LOG] Size after ABC: 227 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.3555/11 sec (0.493165/0 sec, 0.429603/0 sec, 0.352699/0 sec, 0.353676/0 sec, 0.330001/0 sec, 0.452549/0 sec, 2.30295/1 sec, 0.813544/0 sec, 0.299998/1 sec, 3.19772/1 sec, 2.89734/1 sec, 1.65942/0 sec, 3.18608/1 sec, 3.00522/1 sec, 3.5845/2 sec, 2.84982/1 sec, 0.783017/1 sec, 2.36424/1 sec )
[LOG] Nr of iterations: 170 (15, 20, 7, 6, 5, 10, 7, 23, 2, 13, 14, 5, 5, 4, 7, 4, 22, 1 )
[LOG] Total clause computation time: 3.97119/1 sec (0.246588/0.246588 sec, 0.182283/0.182283 sec, 0.143081/0.143081 sec, 0.140425/0.140425 sec, 0.13804/0.13804 sec, 0.236196/0.236196 sec, 0.365939/0.365939 sec, 0.381897/0.381897 sec, 0.15007/0.15007 sec, 0.324956/0.324956 sec, 0.299332/0.299332 sec, 0.246505/0.246505 sec, 0.163145/0.163145 sec, 0.186667/0.186667 sec, 0.274404/0.274404 sec, 0.151913/0.151913 sec, 0.220665/0.220665 sec, 0.119082/0.119082 sec )
[LOG] Total clause minimization time: 25.0979/10 sec (0.212015/0.212015 sec, 0.227869/0.227869 sec, 0.18942/0.18942 sec, 0.194541/0.194541 sec, 0.173224/0.173224 sec, 0.196474/0.196474 sec, 1.9173/1.9173 sec, 0.409632/0.409632 sec, 0.130806/0.130806 sec, 2.86348/2.86348 sec, 2.58528/2.58528 sec, 1.4011/1.4011 sec, 3.01121/3.01121 sec, 2.80666/2.80666 sec, 3.29806/3.29806 sec, 2.69006/2.69006 sec, 0.553152/0.553152 sec, 2.23765/2.23765 sec )
[LOG] Total clause size reduction: 15121 --> 423 (3024 --> 48, 3838 --> 71, 1074 --> 12, 815 --> 9, 660 --> 6, 1323 --> 29, 876 --> 18, 3190 --> 54, 140 --> 1, 42 --> 42, 41 --> 36, 7 --> 7, 9 --> 9, 6 --> 6, 15 --> 14, 6 --> 6, 54 --> 54, 1 --> 1 )
[LOG] Average clause size reduction: 88.9471 --> 2.48824 (201.6 --> 3.2, 191.9 --> 3.55, 153.429 --> 1.71429, 135.833 --> 1.5, 132 --> 1.2, 132.3 --> 2.9, 125.143 --> 2.57143, 138.696 --> 2.34783, 70 --> 0.5, 3.23077 --> 3.23077, 2.92857 --> 2.57143, 1.4 --> 1.4, 1.8 --> 1.8, 1.5 --> 1.5, 2.14286 --> 2, 1.5 --> 1.5, 2.45455 --> 2.45455, 1 --> 1 )
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 251 AND gates.
[LOG] Size after ABC: 154 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.98948/2 sec (0.808523/0 sec, 1.61271/0 sec, 0.112167/0 sec, 0.135485/0 sec, 0.071476/0 sec, 0.083862/1 sec, 1.79575/0 sec, 1.35882/1 sec, 0.010683/0 sec )
[LOG] Nr of iterations: 218 (28, 18, 10, 10, 7, 9, 12, 25, 6, 26, 12, 7, 7, 5, 5, 5, 21, 5 )
[LOG] Total clause computation time: 5.12719/2 sec (0.335877/0.335877 sec, 0.800014/0.800014 sec, 0.018907/0.018907 sec, 0.055922/0.055922 sec, 0.006292/0.006292 sec, 0.039525/0.039525 sec, 0.171856/0.171856 sec, 1.16436/1.16436 sec, 0.00319/0.00319 sec, 0.963895/0.963895 sec, 0.149448/0.149448 sec, 0.061917/0.061917 sec, 0.082453/0.082453 sec, 0.905899/0.905899 sec, 0.13442/0.13442 sec, 0.072873/0.072873 sec, 0.106201/0.106201 sec, 0.054142/0.054142 sec )
[LOG] Total clause minimization time: 16.1569/5 sec (0.467849/0.467849 sec, 0.809542/0.809542 sec, 0.091778/0.091778 sec, 0.07817/0.07817 sec, 0.064055/0.064055 sec, 0.042898/0.042898 sec, 1.62139/1.62139 sec, 0.190845/0.190845 sec, 0.006923/0.006923 sec, 9.98319/9.98319 sec, 1.15195/1.15195 sec, 0.250681/0.250681 sec, 0.232636/0.232636 sec, 0.219503/0.219503 sec, 0.162696/0.162696 sec, 0.258461/0.258461 sec, 0.313351/0.313351 sec, 0.210936/0.210936 sec )
[LOG] Total clause size reduction: 4842 --> 646 (1161 --> 102, 714 --> 59, 369 --> 23, 360 --> 26, 234 --> 12, 304 --> 37, 407 --> 54, 864 --> 74, 175 --> 8, 97 --> 96, 33 --> 33, 10 --> 10, 13 --> 13, 8 --> 7, 14 --> 13, 13 --> 13, 58 --> 58, 8 --> 8 )
[LOG] Average clause size reduction: 22.211 --> 2.9633 (41.4643 --> 3.64286, 39.6667 --> 3.27778, 36.9 --> 2.3, 36 --> 2.6, 33.4286 --> 1.71429, 33.7778 --> 4.11111, 33.9167 --> 4.5, 34.56 --> 2.96, 29.1667 --> 1.33333, 3.73077 --> 3.69231, 2.75 --> 2.75, 1.42857 --> 1.42857, 1.85714 --> 1.85714, 1.6 --> 1.4, 2.8 --> 2.6, 2.6 --> 2.6, 2.7619 --> 2.7619, 1.6 --> 1.6 )
[LOG] Overall execution time: 30.6205 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
[DBG] Resident set: 30812 kB.
[DBG] Virtual Memory: 177520 kB.
[DBG] Max memory usage: 43348 kB.
Synthesis time: 12.37 sec (Real time) / 30.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.89 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 399 7 27 1 356
=====================  genbuf4c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 183.73 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 253 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 421 AND gates.
[LOG] Size after ABC: 345 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 165.691/59 sec (1.62513/1 sec, 1.23973/0 sec, 0.868644/1 sec, 0.744877/0 sec, 0.741682/0 sec, 0.774031/0 sec, 1.17886/1 sec, 1.33118/0 sec, 1.42217/1 sec, 0.669355/0 sec, 29.9816/10 sec, 16.5909/6 sec, 14.8298/5 sec, 23.2752/7 sec, 30.4082/10 sec, 14.2913/5 sec, 25.7181/12 sec )
[LOG] Nr of iterations: 179 (21, 27, 7, 5, 4, 6, 10, 7, 19, 4, 19, 24, 6, 4, 2, 5, 9, 0 )
[LOG] Total clause computation time: 9.84774/6 sec (0.986327/0.986327 sec, 0.494101/0.494101 sec, 0.568695/0.568695 sec, 0.33908/0.33908 sec, 0.308122/0.308122 sec, 0.35387/0.35387 sec, 0.555309/0.555309 sec, 0.671758/0.671758 sec, 0.695383/0.695383 sec, 0.327504/0.327504 sec, 2.32659/2.32659 sec, 0.742358/0.742358 sec, 0.364148/0.364148 sec, 0.253386/0.253386 sec, 0.305691/0.305691 sec, 0.340437/0.340437 sec, 0.214982/0.214982 sec, 0/0 sec )
[LOG] Total clause minimization time: 172.44/62 sec (0.593898/0.593898 sec, 0.709808/0.709808 sec, 0.267012/0.267012 sec, 0.372734/0.372734 sec, 0.398643/0.398643 sec, 0.386836/0.386836 sec, 0.588904/0.588904 sec, 0.625313/0.625313 sec, 0.690628/0.690628 sec, 0.308441/0.308441 sec, 27.6297/27.6297 sec, 15.8241/15.8241 sec, 14.444/14.444 sec, 23.0013/23.0013 sec, 30.082/30.082 sec, 13.9291/13.9291 sec, 25.4819/25.4819 sec, 17.1055/17.1055 sec )
[LOG] Total clause size reduction: 21392 --> 469 (5260 --> 68, 6422 --> 104, 1278 --> 11, 804 --> 6, 561 --> 6, 940 --> 7, 1503 --> 20, 996 --> 14, 2952 --> 41, 477 --> 4, 62 --> 62, 89 --> 79, 11 --> 11, 6 --> 6, 3 --> 3, 7 --> 7, 20 --> 19, 1 --> 1 )
[LOG] Average clause size reduction: 119.508 --> 2.62011 (250.476 --> 3.2381, 237.852 --> 3.85185, 182.571 --> 1.57143, 160.8 --> 1.2, 140.25 --> 1.5, 156.667 --> 1.16667, 150.3 --> 2, 142.286 --> 2, 155.368 --> 2.15789, 119.25 --> 1, 3.26316 --> 3.26316, 3.70833 --> 3.29167, 1.83333 --> 1.83333, 1.5 --> 1.5, 1.5 --> 1.5, 1.4 --> 1.4, 2.22222 --> 2.11111, 0 --> 0 )
[LOG] Final circuit size: 253 new AND gates.
[LOG] Size before ABC: 423 AND gates.
[LOG] Size after ABC: 253 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 63.9379/22 sec (48.5813/17 sec, 2.97246/1 sec, 1.14688/0 sec, 0.407926/0 sec, 2.06401/1 sec, 0.214859/0 sec, 1.19661/0 sec, 3.31465/1 sec, 3.66743/2 sec, 0.371846/0 sec )
[LOG] Nr of iterations: 302 (33, 24, 12, 7, 5, 5, 19, 19, 29, 9, 32, 20, 10, 5, 4, 4, 16, 13, 28, 8 )
[LOG] Total clause computation time: 10.6528/2 sec (0.708131/0.708131 sec, 1.16691/1.16691 sec, 0.225841/0.225841 sec, 0.010413/0.010413 sec, 0.006755/0.006755 sec, 0.006319/0.006319 sec, 0.060297/0.060297 sec, 1.61789/1.61789 sec, 0.425377/0.425377 sec, 0.016468/0.016468 sec, 1.9231/1.9231 sec, 2.89611/2.89611 sec, 0.250245/0.250245 sec, 0.164347/0.164347 sec, 0.237511/0.237511 sec, 0.162456/0.162456 sec, 0.103617/0.103617 sec, 0.124568/0.124568 sec, 0.353966/0.353966 sec, 0.192519/0.192519 sec )
[LOG] Total clause minimization time: 138.788/48 sec (47.8613/47.8613 sec, 1.79424/1.79424 sec, 0.915242/0.915242 sec, 0.394323/0.394323 sec, 2.05486/2.05486 sec, 0.206237/0.206237 sec, 1.12807/1.12807 sec, 1.68687/1.68687 sec, 3.22825/3.22825 sec, 0.351243/0.351243 sec, 58.765/58.765 sec, 2.173/2.173 sec, 3.70332/3.70332 sec, 1.12391/1.12391 sec, 0.840859/0.840859 sec, 0.810602/0.810602 sec, 1.34313/1.34313 sec, 1.27865/1.27865 sec, 5.1722/5.1722 sec, 3.9566/3.9566 sec )
[LOG] Total clause size reduction: 7105 --> 935 (1536 --> 130, 1081 --> 81, 506 --> 41, 270 --> 11, 176 --> 5, 172 --> 6, 756 --> 46, 738 --> 91, 1120 --> 87, 312 --> 14, 130 --> 130, 66 --> 63, 33 --> 33, 7 --> 7, 5 --> 5, 6 --> 6, 37 --> 33, 53 --> 45, 87 --> 87, 14 --> 14 )
[LOG] Average clause size reduction: 23.5265 --> 3.09603 (46.5455 --> 3.93939, 45.0417 --> 3.375, 42.1667 --> 3.41667, 38.5714 --> 1.57143, 35.2 --> 1, 34.4 --> 1.2, 39.7895 --> 2.42105, 38.8421 --> 4.78947, 38.6207 --> 3, 34.6667 --> 1.55556, 4.0625 --> 4.0625, 3.3 --> 3.15, 3.3 --> 3.3, 1.4 --> 1.4, 1.25 --> 1.25, 1.5 --> 1.5, 2.3125 --> 2.0625, 4.07692 --> 3.46154, 3.10714 --> 3.10714, 1.75 --> 1.75 )
[LOG] Overall execution time: 183.739 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
[DBG] Resident set: 80920 kB.
[DBG] Virtual Memory: 193976 kB.
[DBG] Max memory usage: 133716 kB.
Synthesis time: 67.87 sec (Real time) / 182.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.99 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 543 8 30 1 495
=====================  genbuf5c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 262.056 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 361 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 361 new AND gates.
[LOG] Size before ABC: 633 AND gates.
[LOG] Size after ABC: 361 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 74.909/25 sec (1.55082/0 sec, 0.165933/0 sec, 2.3606/1 sec, 0.243802/0 sec, 0.291526/0 sec, 1.68227/1 sec, 0.44813/0 sec, 3.79216/1 sec, 1.40651/1 sec, 4.34785/1 sec, 45.2013/15 sec, 13.4181/5 sec )
[LOG] Nr of iterations: 442 (8, 14, 41, 9, 10, 13, 14, 24, 23, 52, 32, 14, 6, 9, 29, 8, 9, 9, 9, 20, 22, 29, 25, 13 )
[LOG] Total clause computation time: 28.77/10 sec (0.769429/0.769429 sec, 0.018616/0.018616 sec, 0.14931/0.14931 sec, 0.028466/0.028466 sec, 0.019964/0.019964 sec, 0.038148/0.038148 sec, 0.128365/0.128365 sec, 3.12832/3.12832 sec, 0.247028/0.247028 sec, 2.4582/2.4582 sec, 0.310938/0.310938 sec, 0.702775/0.702775 sec, 2.28225/2.28225 sec, 0.659511/0.659511 sec, 2.51846/2.51846 sec, 0.242391/0.242391 sec, 0.233202/0.233202 sec, 0.181346/0.181346 sec, 0.20571/0.20571 sec, 3.21732/3.21732 sec, 3.65265/3.65265 sec, 6.98937/6.98937 sec, 0.180126/0.180126 sec, 0.408129/0.408129 sec )
[LOG] Total clause minimization time: 190.099/63 sec (0.778492/0.778492 sec, 0.143308/0.143308 sec, 2.19813/2.19813 sec, 0.211584/0.211584 sec, 0.267576/0.267576 sec, 1.63876/1.63876 sec, 0.314871/0.314871 sec, 0.653988/0.653988 sec, 1.14995/1.14995 sec, 1.86923/1.86923 sec, 44.8779/44.8779 sec, 12.708/12.708 sec, 58.8203/58.8203 sec, 8.55874/8.55874 sec, 5.85107/5.85107 sec, 1.8494/1.8494 sec, 1.83892/1.83892 sec, 19.9037/19.9037 sec, 1.70801/1.70801 sec, 4.05452/4.05452 sec, 4.72637/4.72637 sec, 6.51496/6.51496 sec, 5.17906/5.17906 sec, 4.28263/4.28263 sec )
[LOG] Total clause size reduction: 12185 --> 1716 (378 --> 14, 689 --> 39, 2080 --> 180, 408 --> 14, 450 --> 14, 588 --> 37, 624 --> 36, 1081 --> 101, 1012 --> 98, 2295 --> 359, 1364 --> 130, 559 --> 61, 11 --> 11, 21 --> 21, 93 --> 91, 14 --> 14, 14 --> 14, 16 --> 16, 17 --> 15, 80 --> 77, 98 --> 94, 144 --> 131, 88 --> 88, 61 --> 61 )
[LOG] Average clause size reduction: 27.5679 --> 3.88235 (47.25 --> 1.75, 49.2143 --> 2.78571, 50.7317 --> 4.39024, 45.3333 --> 1.55556, 45 --> 1.4, 45.2308 --> 2.84615, 44.5714 --> 2.57143, 45.0417 --> 4.20833, 44 --> 4.26087, 44.1346 --> 6.90385, 42.625 --> 4.0625, 39.9286 --> 4.35714, 1.83333 --> 1.83333, 2.33333 --> 2.33333, 3.2069 --> 3.13793, 1.75 --> 1.75, 1.55556 --> 1.55556, 1.77778 --> 1.77778, 1.88889 --> 1.66667, 4 --> 3.85, 4.45455 --> 4.27273, 4.96552 --> 4.51724, 3.52 --> 3.52, 4.69231 --> 4.69231 )
[LOG] Overall execution time: 262.073 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
[DBG] Resident set: 118436 kB.
[DBG] Virtual Memory: 259536 kB.
[DBG] Max memory usage: 184664 kB.
Synthesis time: 95.12 sec (Real time) / 259.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.12 sec (Real time) / 2.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 699 9 33 1 645
=====================  genbuf6c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 241.806 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 503 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 503 new AND gates.
[LOG] Size before ABC: 916 AND gates.
[LOG] Size after ABC: 503 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.2344/12 sec (2.54989/1 sec, 0.208182/0 sec, 3.42918/2 sec, 0.447471/0 sec, 2.35331/0 sec, 0.285575/1 sec, 0.27523/0 sec, 0.227355/0 sec, 3.0567/1 sec, 1.99875/0 sec, 9.35105/4 sec, 5.87185/1 sec, 3.17989/2 sec )
[LOG] Nr of iterations: 519 (9, 11, 39, 12, 11, 8, 7, 6, 16, 39, 53, 47, 17, 7, 7, 35, 11, 8, 7, 6, 5, 14, 36, 51, 43, 14 )
[LOG] Total clause computation time: 34.6955/14 sec (1.26854/1.26854 sec, 0.019174/0.019174 sec, 0.209034/0.209034 sec, 0.025222/0.025222 sec, 0.081961/0.081961 sec, 0.019145/0.019145 sec, 0.013014/0.013014 sec, 0.010927/0.010927 sec, 2.41635/2.41635 sec, 0.609809/0.609809 sec, 2.96741/2.96741 sec, 1.1367/1.1367 sec, 1.16594/1.16594 sec, 2.58685/2.58685 sec, 3.9236/3.9236 sec, 0.449424/0.449424 sec, 0.406102/0.406102 sec, 0.352369/0.352369 sec, 0.339635/0.339635 sec, 0.344026/0.344026 sec, 0.243413/0.243413 sec, 1.13738/1.13738 sec, 1.96279/1.96279 sec, 0.717381/0.717381 sec, 4.92408/4.92408 sec, 7.36519/7.36519 sec )
[LOG] Total clause minimization time: 159.952/51 sec (1.27816/1.27816 sec, 0.184678/0.184678 sec, 3.20221/3.20221 sec, 0.41688/0.41688 sec, 2.26502/2.26502 sec, 0.262134/0.262134 sec, 0.258743/0.258743 sec, 0.213362/0.213362 sec, 0.631231/0.631231 sec, 1.36937/1.36937 sec, 6.35147/6.35147 sec, 4.70528/4.70528 sec, 1.99986/1.99986 sec, 57.5448/57.5448 sec, 2.1588/2.1588 sec, 13.4203/13.4203 sec, 3.19572/3.19572 sec, 7.6745/7.6745 sec, 2.58751/2.58751 sec, 3.15187/3.15187 sec, 3.06547/3.06547 sec, 3.42598/3.42598 sec, 14.9761/14.9761 sec, 13.9832/13.9832 sec, 8.31934/8.31934 sec, 3.30978/3.30978 sec )
[LOG] Total clause size reduction: 14265 --> 2071 (464 --> 16, 570 --> 39, 2128 --> 161, 605 --> 16, 540 --> 29, 371 --> 11, 312 --> 9, 255 --> 8, 750 --> 72, 1862 --> 186, 2496 --> 292, 2162 --> 243, 736 --> 73, 13 --> 13, 21 --> 21, 132 --> 128, 16 --> 16, 14 --> 13, 11 --> 11, 9 --> 9, 8 --> 8, 65 --> 65, 170 --> 168, 280 --> 201, 216 --> 204, 59 --> 59 )
[LOG] Average clause size reduction: 27.4855 --> 3.99037 (51.5556 --> 1.77778, 51.8182 --> 3.54545, 54.5641 --> 4.12821, 50.4167 --> 1.33333, 49.0909 --> 2.63636, 46.375 --> 1.375, 44.5714 --> 1.28571, 42.5 --> 1.33333, 46.875 --> 4.5, 47.7436 --> 4.76923, 47.0943 --> 5.50943, 46 --> 5.17021, 43.2941 --> 4.29412, 1.85714 --> 1.85714, 3 --> 3, 3.77143 --> 3.65714, 1.45455 --> 1.45455, 1.75 --> 1.625, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.6 --> 1.6, 4.64286 --> 4.64286, 4.72222 --> 4.66667, 5.4902 --> 3.94118, 5.02326 --> 4.74419, 4.21429 --> 4.21429 )
[LOG] Overall execution time: 241.828 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
[DBG] Resident set: 136116 kB.
[DBG] Virtual Memory: 280280 kB.
[DBG] Max memory usage: 222920 kB.
Synthesis time: 91.92 sec (Real time) / 237.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.22 sec (Real time) / 3.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 884 10 35 1 826
=====================  genbuf7c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 302.446 sec CPU time.
[LOG] Relation determinization time: 113 sec real time.
[LOG] Final circuit size: 665 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 665 new AND gates.
[LOG] Size before ABC: 1349 AND gates.
[LOG] Size after ABC: 665 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 46.8982/16 sec (3.09239/1 sec, 0.211568/0 sec, 2.79764/1 sec, 0.362193/0 sec, 2.30484/1 sec, 0.336683/0 sec, 0.247143/0 sec, 0.380574/0 sec, 4.34842/2 sec, 0.45081/0 sec, 4.62323/2 sec, 6.96264/2 sec, 9.49961/3 sec, 11.2804/4 sec )
[LOG] Nr of iterations: 646 (6, 11, 41, 9, 9, 12, 9, 12, 16, 13, 31, 94, 75, 11, 4, 10, 29, 8, 8, 10, 8, 8, 15, 9, 28, 78, 73, 9 )
[LOG] Total clause computation time: 58.8344/22 sec (1.54734/1.54734 sec, 0.020672/0.020672 sec, 0.181495/0.181495 sec, 0.025161/0.025161 sec, 0.017998/0.017998 sec, 0.052302/0.052302 sec, 0.018459/0.018459 sec, 0.123227/0.123227 sec, 3.33187/3.33187 sec, 0.032748/0.032748 sec, 3.17552/3.17552 sec, 2.18396/2.18396 sec, 1.95222/1.95222 sec, 5.85933/5.85933 sec, 3.27668/3.27668 sec, 4.81418/4.81418 sec, 0.597816/0.597816 sec, 0.420988/0.420988 sec, 0.55341/0.55341 sec, 0.440874/0.440874 sec, 0.385877/0.385877 sec, 0.344039/0.344039 sec, 4.22046/4.22046 sec, 0.438873/0.438873 sec, 2.20617/2.20617 sec, 2.83439/2.83439 sec, 18.445/18.445 sec, 1.33342/1.33342 sec )
[LOG] Total clause minimization time: 187.87/61 sec (1.54237/1.54237 sec, 0.186432/0.186432 sec, 2.5944/2.5944 sec, 0.33215/0.33215 sec, 2.28161/2.28161 sec, 0.277993/0.277993 sec, 0.223305/0.223305 sec, 0.25151/0.25151 sec, 1.0051/1.0051 sec, 0.411678/0.411678 sec, 1.43146/1.43146 sec, 4.73066/4.73066 sec, 7.50255/7.50255 sec, 5.40926/5.40926 sec, 48.0313/48.0313 sec, 13.4602/13.4602 sec, 6.4326/6.4326 sec, 12.7045/12.7045 sec, 5.58515/5.58515 sec, 20.4087/20.4087 sec, 3.98682/3.98682 sec, 3.286/3.286 sec, 3.72054/3.72054 sec, 22.1076/22.1076 sec, 2.86198/2.86198 sec, 6.35911/6.35911 sec, 7.40868/7.40868 sec, 3.33611/3.33611 sec )
[LOG] Total clause size reduction: 19285 --> 3054 (310 --> 10, 610 --> 32, 2400 --> 149, 472 --> 13, 464 --> 13, 627 --> 18, 448 --> 13, 605 --> 20, 810 --> 76, 636 --> 37, 1560 --> 165, 4743 --> 652, 3700 --> 458, 490 --> 49, 7 --> 7, 32 --> 32, 81 --> 80, 13 --> 13, 13 --> 13, 15 --> 15, 13 --> 13, 13 --> 13, 76 --> 76, 16 --> 16, 146 --> 138, 495 --> 456, 448 --> 435, 42 --> 42 )
[LOG] Average clause size reduction: 29.8529 --> 4.72755 (51.6667 --> 1.66667, 55.4545 --> 2.90909, 58.5366 --> 3.63415, 52.4444 --> 1.44444, 51.5556 --> 1.44444, 52.25 --> 1.5, 49.7778 --> 1.44444, 50.4167 --> 1.66667, 50.625 --> 4.75, 48.9231 --> 2.84615, 50.3226 --> 5.32258, 50.4574 --> 6.93617, 49.3333 --> 6.10667, 44.5455 --> 4.45455, 1.75 --> 1.75, 3.2 --> 3.2, 2.7931 --> 2.75862, 1.625 --> 1.625, 1.625 --> 1.625, 1.5 --> 1.5, 1.625 --> 1.625, 1.625 --> 1.625, 5.06667 --> 5.06667, 1.77778 --> 1.77778, 5.21429 --> 4.92857, 6.34615 --> 5.84615, 6.13699 --> 5.9589, 4.66667 --> 4.66667 )
[LOG] Overall execution time: 302.471 sec CPU time.
[LOG] Overall execution time: 113 sec real time.
[DBG] Resident set: 144208 kB.
[DBG] Virtual Memory: 264644 kB.
[DBG] Max memory usage: 267068 kB.
Synthesis time: 113.67 sec (Real time) / 296.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.68 sec (Real time) / 3.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1088 11 37 1 1026
=====================  genbuf8c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 261.001 sec CPU time.
[LOG] Relation determinization time: 151 sec real time.
[LOG] Final circuit size: 807 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 807 new AND gates.
[LOG] Size before ABC: 1543 AND gates.
[LOG] Size after ABC: 807 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.3777/22 sec (3.83358/2 sec, 0.306708/0 sec, 5.1541/2 sec, 3.28783/2 sec, 0.654349/0 sec, 0.608525/1 sec, 0.515735/0 sec, 0.549417/0 sec, 6.23106/3 sec, 0.639103/1 sec, 6.2193/3 sec, 0.766595/0 sec, 5.15865/3 sec, 6.22497/3 sec, 5.22774/2 sec )
[LOG] Nr of iterations: 785 (9, 11, 58, 15, 9, 11, 12, 14, 32, 9, 31, 11, 76, 78, 34, 7, 6, 57, 14, 8, 10, 9, 12, 30, 6, 30, 10, 74, 70, 32 )
[LOG] Total clause computation time: 44.9933/20 sec (1.8935/1.8935 sec, 0.027626/0.027626 sec, 0.488761/0.488761 sec, 0.075427/0.075427 sec, 0.023574/0.023574 sec, 0.030017/0.030017 sec, 0.032035/0.032035 sec, 0.03777/0.03777 sec, 3.73698/3.73698 sec, 0.028917/0.028917 sec, 3.77687/3.77687 sec, 0.065783/0.065783 sec, 2.01665/2.01665 sec, 1.79336/1.79336 sec, 1.1492/1.1492 sec, 6.07363/6.07363 sec, 5.31286/5.31286 sec, 0.759964/0.759964 sec, 0.646187/0.646187 sec, 0.740861/0.740861 sec, 0.622074/0.622074 sec, 0.426854/0.426854 sec, 0.508163/0.508163 sec, 2.15447/2.15447 sec, 0.653664/0.653664 sec, 2.97287/2.97287 sec, 0.592318/0.592318 sec, 1.5566/1.5566 sec, 3.06562/3.06562 sec, 3.73066/3.73066 sec )
[LOG] Total clause minimization time: 175.749/90 sec (1.93366/1.93366 sec, 0.270925/0.270925 sec, 4.62064/4.62064 sec, 3.20161/3.20161 sec, 0.623875/0.623875 sec, 0.571392/0.571392 sec, 0.476155/0.476155 sec, 0.502613/0.502613 sec, 2.46631/2.46631 sec, 0.601749/0.601749 sec, 2.41111/2.41111 sec, 0.692174/0.692174 sec, 3.085/3.085 sec, 4.36577/4.36577 sec, 4.04486/4.04486 sec, 46.3997/46.3997 sec, 2.73685/2.73685 sec, 11.1199/11.1199 sec, 7.93613/7.93613 sec, 6.60369/6.60369 sec, 10.9144/10.9144 sec, 6.59587/6.59587 sec, 5.64883/5.64883 sec, 4.34177/4.34177 sec, 8.5701/8.5701 sec, 4.50315/4.50315 sec, 16.0652/16.0652 sec, 5.32492/5.32492 sec, 4.79502/4.79502 sec, 4.32532/4.32532 sec )
[LOG] Total clause size reduction: 24755 --> 3508 (536 --> 16, 660 --> 39, 3705 --> 313, 896 --> 24, 504 --> 10, 620 --> 16, 671 --> 19, 780 --> 25, 1829 --> 182, 464 --> 15, 1710 --> 126, 560 --> 19, 4125 --> 481, 4158 --> 536, 1749 --> 144, 13 --> 13, 13 --> 13, 313 --> 298, 24 --> 24, 10 --> 10, 16 --> 16, 13 --> 13, 21 --> 21, 173 --> 172, 9 --> 9, 126 --> 125, 19 --> 19, 467 --> 342, 435 --> 332, 136 --> 136 )
[LOG] Average clause size reduction: 31.535 --> 4.46879 (59.5556 --> 1.77778, 60 --> 3.54545, 63.8793 --> 5.39655, 59.7333 --> 1.6, 56 --> 1.11111, 56.3636 --> 1.45455, 55.9167 --> 1.58333, 55.7143 --> 1.78571, 57.1562 --> 5.6875, 51.5556 --> 1.66667, 55.1613 --> 4.06452, 50.9091 --> 1.72727, 54.2763 --> 6.32895, 53.3077 --> 6.87179, 51.4412 --> 4.23529, 1.85714 --> 1.85714, 2.16667 --> 2.16667, 5.49123 --> 5.22807, 1.71429 --> 1.71429, 1.25 --> 1.25, 1.6 --> 1.6, 1.44444 --> 1.44444, 1.75 --> 1.75, 5.76667 --> 5.73333, 1.5 --> 1.5, 4.2 --> 4.16667, 1.9 --> 1.9, 6.31081 --> 4.62162, 6.21429 --> 4.74286, 4.25 --> 4.25 )
[LOG] Overall execution time: 261.057 sec CPU time.
[LOG] Overall execution time: 151 sec real time.
[DBG] Resident set: 14408 kB.
[DBG] Virtual Memory: 174832 kB.
[DBG] Max memory usage: 117936 kB.
Synthesis time: 150.33 sec (Real time) / 253.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.18 sec (Real time) / 5.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1280 12 40 1 1213
=====================  genbuf9c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 611.52 sec CPU time.
[LOG] Relation determinization time: 221 sec real time.
[LOG] Final circuit size: 783 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 783 new AND gates.
[LOG] Size before ABC: 1495 AND gates.
[LOG] Size after ABC: 783 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 243.171/81 sec (3.77297/1 sec, 0.563408/0 sec, 3.89967/2 sec, 2.65328/1 sec, 0.825853/0 sec, 0.644794/0 sec, 2.90335/1 sec, 0.599156/0 sec, 5.09963/2 sec, 1.19303/0 sec, 4.37181/2 sec, 3.4834/1 sec, 1.02049/0 sec, 21.0938/7 sec, 26.8923/9 sec, 5.36864/2 sec, 158.785/53 sec )
[LOG] Nr of iterations: 826 (8, 16, 54, 11, 11, 8, 12, 17, 32, 16, 50, 13, 14, 63, 75, 32, 22, 7, 14, 53, 10, 6, 7, 9, 11, 27, 14, 49, 9, 10, 60, 41, 26, 19 )
[LOG] Total clause computation time: 98.7581/36 sec (1.65857/1.65857 sec, 0.048181/0.048181 sec, 0.295349/0.295349 sec, 0.030024/0.030024 sec, 0.028674/0.028674 sec, 0.019079/0.019079 sec, 2.12202/2.12202 sec, 0.166683/0.166683 sec, 3.24308/3.24308 sec, 0.355896/0.355896 sec, 1.96202/1.96202 sec, 0.03682/0.03682 sec, 0.225213/0.225213 sec, 7.4762/7.4762 sec, 1.63515/1.63515 sec, 1.12041/1.12041 sec, 0.560168/0.560168 sec, 4.47968/4.47968 sec, 3.2746/3.2746 sec, 0.858042/0.858042 sec, 3.17198/3.17198 sec, 2.8475/2.8475 sec, 0.587344/0.587344 sec, 0.587939/0.587939 sec, 0.607434/0.607434 sec, 3.17155/3.17155 sec, 0.769182/0.769182 sec, 2.79353/2.79353 sec, 0.731995/0.731995 sec, 0.382138/0.382138 sec, 25.6245/25.6245 sec, 14.0177/14.0177 sec, 0.763493/0.763493 sec, 13.106/13.106 sec )
[LOG] Total clause minimization time: 416.731/136 sec (2.10873/2.10873 sec, 0.507264/0.507264 sec, 3.57566/3.57566 sec, 2.61573/2.61573 sec, 0.790571/0.790571 sec, 0.620763/0.620763 sec, 0.773804/0.773804 sec, 0.421479/0.421479 sec, 1.83349/1.83349 sec, 0.826181/0.826181 sec, 2.37829/2.37829 sec, 3.43882/3.43882 sec, 0.787528/0.787528 sec, 13.5718/13.5718 sec, 25.1971/25.1971 sec, 4.21296/4.21296 sec, 158.207/158.207 sec, 88.8628/88.8628 sec, 3.08114/3.08114 sec, 6.91549/6.91549 sec, 19.5796/19.5796 sec, 5.46195/5.46195 sec, 5.48308/5.48308 sec, 15.8333/15.8333 sec, 3.89371/3.89371 sec, 2.86145/2.86145 sec, 4.68178/4.68178 sec, 2.88509/2.88509 sec, 17.7678/17.7678 sec, 3.64678/3.64678 sec, 3.58212/3.58212 sec, 3.67916/3.67916 sec, 2.74064/2.74064 sec, 3.90792/3.90792 sec )
[LOG] Total clause size reduction: 29393 --> 3826 (511 --> 12, 1080 --> 47, 3763 --> 253, 700 --> 13, 690 --> 21, 476 --> 12, 737 --> 22, 1056 --> 38, 2015 --> 213, 960 --> 59, 3087 --> 324, 744 --> 33, 793 --> 37, 3720 --> 401, 4366 --> 616, 1798 --> 142, 1197 --> 88, 12 --> 12, 38 --> 38, 253 --> 227, 13 --> 12, 8 --> 8, 12 --> 12, 17 --> 16, 21 --> 20, 165 --> 149, 50 --> 48, 324 --> 283, 19 --> 18, 19 --> 13, 383 --> 302, 191 --> 165, 102 --> 99, 73 --> 73 )
[LOG] Average clause size reduction: 35.5847 --> 4.63196 (63.875 --> 1.5, 67.5 --> 2.9375, 69.6852 --> 4.68519, 63.6364 --> 1.18182, 62.7273 --> 1.90909, 59.5 --> 1.5, 61.4167 --> 1.83333, 62.1176 --> 2.23529, 62.9688 --> 6.65625, 60 --> 3.6875, 61.74 --> 6.48, 57.2308 --> 2.53846, 56.6429 --> 2.64286, 59.0476 --> 6.36508, 58.2133 --> 8.21333, 56.1875 --> 4.4375, 54.4091 --> 4, 1.71429 --> 1.71429, 2.71429 --> 2.71429, 4.77358 --> 4.28302, 1.3 --> 1.2, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 1.88889 --> 1.77778, 1.90909 --> 1.81818, 6.11111 --> 5.51852, 3.57143 --> 3.42857, 6.61224 --> 5.77551, 2.11111 --> 2, 1.9 --> 1.3, 6.38333 --> 5.03333, 4.65854 --> 4.02439, 3.92308 --> 3.80769, 3.84211 --> 3.84211 )
[LOG] Overall execution time: 611.549 sec CPU time.
[LOG] Overall execution time: 221 sec real time.
[DBG] Resident set: 178092 kB.
[DBG] Virtual Memory: 282984 kB.
[DBG] Max memory usage: 233536 kB.
Synthesis time: 221.29 sec (Real time) / 601.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.09 sec (Real time) / 7.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1319 13 43 1 1246
=====================  genbuf10c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 612.391 sec CPU time.
[LOG] Relation determinization time: 233 sec real time.
[LOG] Final circuit size: 1075 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1075 new AND gates.
[LOG] Size before ABC: 2113 AND gates.
[LOG] Size after ABC: 1075 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 225.071/75 sec (3.88698/2 sec, 0.564112/0 sec, 4.2762/1 sec, 0.915701/1 sec, 3.21796/1 sec, 0.59365/0 sec, 0.923313/0 sec, 0.341663/0 sec, 21.4291/7 sec, 0.781775/1 sec, 7.45304/2 sec, 0.685323/0 sec, 0.498876/1 sec, 4.80363/1 sec, 110.55/37 sec, 24.3371/8 sec, 9.46728/3 sec, 30.3448/10 sec )
[LOG] Nr of iterations: 1060 (7, 12, 55, 13, 26, 13, 21, 13, 50, 25, 44, 16, 13, 17, 60, 94, 58, 32, 6, 10, 52, 10, 21, 12, 17, 12, 48, 19, 42, 15, 9, 7, 51, 82, 52, 26 )
[LOG] Total clause computation time: 92.1548/30 sec (1.86337/1.86337 sec, 0.143299/0.143299 sec, 0.436895/0.436895 sec, 0.089464/0.089464 sec, 0.173488/0.173488 sec, 0.07085/0.07085 sec, 0.241635/0.241635 sec, 0.047682/0.047682 sec, 16.4038/16.4038 sec, 0.080014/0.080014 sec, 4.23342/4.23342 sec, 0.051424/0.051424 sec, 0.056211/0.056211 sec, 0.802954/0.802954 sec, 3.30025/3.30025 sec, 12.3534/12.3534 sec, 1.39614/1.39614 sec, 3.29843/3.29843 sec, 6.14844/6.14844 sec, 7.12259/7.12259 sec, 1.32099/1.32099 sec, 1.43115/1.43115 sec, 1.28563/1.28563 sec, 0.891593/0.891593 sec, 0.966179/0.966179 sec, 0.856369/0.856369 sec, 5.83375/5.83375 sec, 3.00446/3.00446 sec, 4.03937/4.03937 sec, 0.937151/0.937151 sec, 1.2226/1.2226 sec, 0.59491/0.59491 sec, 1.30445/1.30445 sec, 4.3814/4.3814 sec, 1.13113/1.13113 sec, 4.6398/4.6398 sec )
[LOG] Total clause minimization time: 408.464/137 sec (2.01688/2.01688 sec, 0.412952/0.412952 sec, 3.80111/3.80111 sec, 0.816714/0.816714 sec, 3.02749/3.02749 sec, 0.513391/0.513391 sec, 0.667579/0.667579 sec, 0.284661/0.284661 sec, 4.98407/4.98407 sec, 0.687842/0.687842 sec, 3.18831/3.18831 sec, 0.624558/0.624558 sec, 0.434489/0.434489 sec, 3.98738/3.98738 sec, 107.195/107.195 sec, 11.8796/11.8796 sec, 8.01143/8.01143 sec, 27.0084/27.0084 sec, 68.5059/68.5059 sec, 11.9429/11.9429 sec, 10.7539/10.7539 sec, 16.7612/16.7612 sec, 8.90758/8.90758 sec, 8.08048/8.08048 sec, 24.0278/24.0278 sec, 6.94706/6.94706 sec, 5.39225/5.39225 sec, 7.99005/7.99005 sec, 3.80374/3.80374 sec, 9.2194/9.2194 sec, 20.1321/20.1321 sec, 5.09442/5.09442 sec, 4.43937/4.43937 sec, 6.00772/6.00772 sec, 5.22317/5.22317 sec, 5.69331/5.69331 sec )
[LOG] Total clause size reduction: 39005 --> 4938 (462 --> 11, 836 --> 39, 4050 --> 262, 888 --> 29, 1825 --> 47, 864 --> 18, 1420 --> 46, 840 --> 23, 3381 --> 360, 1632 --> 72, 2881 --> 307, 990 --> 29, 780 --> 21, 1024 --> 59, 3717 --> 325, 5766 --> 717, 3477 --> 297, 1860 --> 163, 11 --> 11, 29 --> 29, 238 --> 226, 16 --> 14, 35 --> 33, 18 --> 17, 32 --> 31, 23 --> 22, 348 --> 328, 36 --> 35, 294 --> 249, 29 --> 28, 15 --> 13, 13 --> 12, 259 --> 216, 537 --> 475, 255 --> 250, 124 --> 124 )
[LOG] Average clause size reduction: 36.7972 --> 4.65849 (66 --> 1.57143, 69.6667 --> 3.25, 73.6364 --> 4.76364, 68.3077 --> 2.23077, 70.1923 --> 1.80769, 66.4615 --> 1.38462, 67.619 --> 2.19048, 64.6154 --> 1.76923, 67.62 --> 7.2, 65.28 --> 2.88, 65.4773 --> 6.97727, 61.875 --> 1.8125, 60 --> 1.61538, 60.2353 --> 3.47059, 61.95 --> 5.41667, 61.3404 --> 7.62766, 59.9483 --> 5.12069, 58.125 --> 5.09375, 1.83333 --> 1.83333, 2.9 --> 2.9, 4.57692 --> 4.34615, 1.6 --> 1.4, 1.66667 --> 1.57143, 1.5 --> 1.41667, 1.88235 --> 1.82353, 1.91667 --> 1.83333, 7.25 --> 6.83333, 1.89474 --> 1.84211, 7 --> 5.92857, 1.93333 --> 1.86667, 1.66667 --> 1.44444, 1.85714 --> 1.71429, 5.07843 --> 4.23529, 6.54878 --> 5.79268, 4.90385 --> 4.80769, 4.76923 --> 4.76923 )
[LOG] Overall execution time: 612.41 sec CPU time.
[LOG] Overall execution time: 233 sec real time.
[DBG] Resident set: 303788 kB.
[DBG] Virtual Memory: 418544 kB.
[DBG] Max memory usage: 400668 kB.
Synthesis time: 233.29 sec (Real time) / 596.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.39 sec (Real time) / 8.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1646 14 45 1 1569
=====================  genbuf11c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 559.329 sec CPU time.
[LOG] Relation determinization time: 318 sec real time.
[LOG] Final circuit size: 537 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1160 AND gates.
[LOG] Size after ABC: 949 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 536.924/296 sec (27.1194/14 sec, 4.833/2 sec, 2.59181/1 sec, 3.44921/2 sec, 29.202/15 sec, 20.6263/10 sec, 23.4042/12 sec, 28.5169/14 sec, 27.1325/14 sec, 23.7149/12 sec, 23.4525/11 sec, 25.8005/13 sec, 25.5344/13 sec, 27.5319/14 sec, 26.47/13 sec, 30.2336/15 sec, 27.1974/14 sec, 106.834/54 sec, 53.2797/53 sec )
[LOG] Nr of iterations: 337 (11, 4, 2, 33, 21, 7, 12, 22, 8, 14, 17, 9, 5, 18, 24, 16, 68, 26, 19, 1 )
[LOG] Total clause computation time: 64.5658/36 sec (25.3578/25.3578 sec, 3.09037/3.09037 sec, 1.21451/1.21451 sec, 1.49089/1.49089 sec, 1.72504/1.72504 sec, 1.48021/1.48021 sec, 1.40918/1.40918 sec, 1.66049/1.66049 sec, 1.48736/1.48736 sec, 1.50698/1.50698 sec, 1.473/1.473 sec, 1.36729/1.36729 sec, 1.56672/1.56672 sec, 1.53172/1.53172 sec, 1.3889/1.3889 sec, 1.58541/1.58541 sec, 1.71989/1.71989 sec, 8.54712/8.54712 sec, 4.46949/4.46949 sec, 0.493445/0.493445 sec )
[LOG] Total clause minimization time: 489.457/279 sec (1.65366/1.65366 sec, 1.64485/1.64485 sec, 1.28527/1.28527 sec, 1.85463/1.85463 sec, 27.376/27.376 sec, 19.0485/19.0485 sec, 21.8935/21.8935 sec, 26.7529/26.7529 sec, 25.5428/25.5428 sec, 22.1053/22.1053 sec, 21.8799/21.8799 sec, 24.3364/24.3364 sec, 23.8827/23.8827 sec, 25.8988/25.8988 sec, 24.9773/24.9773 sec, 28.5451/28.5451 sec, 25.3569/25.3569 sec, 98.1755/98.1755 sec, 48.7547/48.7547 sec, 18.4926/18.4926 sec )
[LOG] Total clause size reduction: 116320 --> 891 (5340 --> 16, 1599 --> 3, 602 --> 2, 17984 --> 126, 10860 --> 101, 2526 --> 7, 4510 --> 16, 8316 --> 44, 2667 --> 13, 4888 --> 26, 5776 --> 37, 2784 --> 14, 1296 --> 13, 5236 --> 31, 6762 --> 44, 4275 --> 29, 18961 --> 209, 6950 --> 96, 4986 --> 62, 2 --> 2 )
[LOG] Average clause size reduction: 345.163 --> 2.64392 (485.455 --> 1.45455, 399.75 --> 0.75, 301 --> 1, 544.97 --> 3.81818, 517.143 --> 4.80952, 360.857 --> 1, 375.833 --> 1.33333, 378 --> 2, 333.375 --> 1.625, 349.143 --> 1.85714, 339.765 --> 2.17647, 309.333 --> 1.55556, 259.2 --> 2.6, 290.889 --> 1.72222, 281.75 --> 1.83333, 267.188 --> 1.8125, 278.838 --> 3.07353, 267.308 --> 3.69231, 262.421 --> 3.26316, 2 --> 2 )
[LOG] Final circuit size: 537 new AND gates.
[LOG] Size before ABC: 1011 AND gates.
[LOG] Size after ABC: 535 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 190.094/95 sec (42.8245/21 sec, 2.10658/2 sec, 0.052349/0 sec, 3.67823/1 sec, 3.74487/2 sec, 0.988068/1 sec, 0.808559/0 sec, 0.632293/0 sec, 0.674064/1 sec, 0.863992/0 sec, 0.795447/1 sec, 0.581567/0 sec, 0.542846/0 sec, 0.693669/1 sec, 0.908542/0 sec, 0.730907/0 sec, 2.92985/2 sec, 115.596/58 sec, 10.9416/5 sec )
[LOG] Nr of iterations: 720 (7, 2, 8, 30, 16, 15, 15, 13, 21, 16, 25, 20, 20, 14, 29, 22, 73, 22, 29, 5, 1, 6, 29, 15, 14, 14, 12, 19, 12, 20, 16, 16, 10, 24, 19, 42, 21, 28 )
[LOG] Total clause computation time: 180.705/85 sec (41.3028/41.3028 sec, 2.08611/2.08611 sec, 0.015509/0.015509 sec, 1.08767/1.08767 sec, 0.501032/0.501032 sec, 0.040243/0.040243 sec, 0.028908/0.028908 sec, 0.024919/0.024919 sec, 0.042898/0.042898 sec, 0.125812/0.125812 sec, 0.132488/0.132488 sec, 0.133407/0.133407 sec, 0.137665/0.137665 sec, 0.134509/0.134509 sec, 0.223114/0.223114 sec, 0.205837/0.205837 sec, 0.479999/0.479999 sec, 9.48612/9.48612 sec, 7.37688/7.37688 sec, 42.2813/42.2813 sec, 6.0778/6.0778 sec, 0.39898/0.39898 sec, 1.70248/1.70248 sec, 1.80718/1.80718 sec, 0.687237/0.687237 sec, 0.684851/0.684851 sec, 0.649864/0.649864 sec, 0.575802/0.575802 sec, 0.563058/0.563058 sec, 0.425327/0.425327 sec, 0.470417/0.470417 sec, 0.594666/0.594666 sec, 0.421614/0.421614 sec, 0.472736/0.472736 sec, 0.652107/0.652107 sec, 2.02541/2.02541 sec, 36.1203/36.1203 sec, 20.5282/20.5282 sec )
[LOG] Total clause minimization time: 301.836/155 sec (1.5167/1.5167 sec, 0.017961/0.017961 sec, 0.0337/0.0337 sec, 2.57701/2.57701 sec, 3.23564/3.23564 sec, 0.941429/0.941429 sec, 0.773531/0.773531 sec, 0.602079/0.602079 sec, 0.623059/0.623059 sec, 0.730728/0.730728 sec, 0.653412/0.653412 sec, 0.440317/0.440317 sec, 0.396927/0.396927 sec, 0.552557/0.552557 sec, 0.674071/0.674071 sec, 0.515388/0.515388 sec, 2.41676/2.41676 sec, 106.094/106.094 sec, 3.54527/3.54527 sec, 32.2454/32.2454 sec, 0.895551/0.895551 sec, 7.23459/7.23459 sec, 3.97086/3.97086 sec, 4.63377/4.63377 sec, 4.51087/4.51087 sec, 4.49419/4.49419 sec, 5.51203/5.51203 sec, 4.35591/4.35591 sec, 4.28406/4.28406 sec, 9.22291/9.22291 sec, 3.34469/3.34469 sec, 3.77528/3.77528 sec, 2.91739/2.91739 sec, 3.85019/3.85019 sec, 3.96448/3.96448 sec, 2.61931/2.61931 sec, 53.2106/53.2106 sec, 20.4526/20.4526 sec )
[LOG] Total clause size reduction: 27407 --> 2453 (486 --> 19, 80 --> 4, 553 --> 13, 2262 --> 207, 1155 --> 63, 1064 --> 16, 1050 --> 18, 888 --> 15, 1460 --> 37, 1080 --> 58, 1704 --> 83, 1330 --> 59, 1311 --> 61, 884 --> 49, 1876 --> 104, 1386 --> 68, 4680 --> 334, 1344 --> 106, 1764 --> 128, 14 --> 14, 4 --> 4, 10 --> 10, 207 --> 190, 63 --> 63, 16 --> 16, 18 --> 18, 15 --> 15, 34 --> 34, 31 --> 28, 47 --> 46, 32 --> 32, 33 --> 33, 25 --> 25, 69 --> 68, 53 --> 51, 145 --> 144, 106 --> 92, 128 --> 128 )
[LOG] Average clause size reduction: 38.0653 --> 3.40694 (69.4286 --> 2.71429, 40 --> 2, 69.125 --> 1.625, 75.4 --> 6.9, 72.1875 --> 3.9375, 70.9333 --> 1.06667, 70 --> 1.2, 68.3077 --> 1.15385, 69.5238 --> 1.7619, 67.5 --> 3.625, 68.16 --> 3.32, 66.5 --> 2.95, 65.55 --> 3.05, 63.1429 --> 3.5, 64.6897 --> 3.58621, 63 --> 3.09091, 64.1096 --> 4.57534, 61.0909 --> 4.81818, 60.8276 --> 4.41379, 2.8 --> 2.8, 4 --> 4, 1.66667 --> 1.66667, 7.13793 --> 6.55172, 4.2 --> 4.2, 1.14286 --> 1.14286, 1.28571 --> 1.28571, 1.25 --> 1.25, 1.78947 --> 1.78947, 2.58333 --> 2.33333, 2.35 --> 2.3, 2 --> 2, 2.0625 --> 2.0625, 2.5 --> 2.5, 2.875 --> 2.83333, 2.78947 --> 2.68421, 3.45238 --> 3.42857, 5.04762 --> 4.38095, 4.57143 --> 4.57143 )
[LOG] Overall execution time: 559.377 sec CPU time.
[LOG] Overall execution time: 318 sec real time.
[DBG] Resident set: 12260 kB.
[DBG] Virtual Memory: 173660 kB.
[DBG] Max memory usage: 132772 kB.
Synthesis time: 318.40 sec (Real time) / 549.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.73 sec (Real time) / 4.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1147 15 47 1 1068
=====================  genbuf12c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 659.322 sec CPU time.
[LOG] Relation determinization time: 253 sec real time.
[LOG] Final circuit size: 877 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1266 AND gates.
[LOG] Size after ABC: 1039 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 587.289/204 sec (6.54589/2 sec, 4.82937/1 sec, 3.00621/1 sec, 4.35473/2 sec, 46.6455/15 sec, 13.2076/5 sec, 17.331/6 sec, 14.7167/5 sec, 21.3239/7 sec, 27.309/9 sec, 29.0934/10 sec, 15.9737/5 sec, 14.8298/5 sec, 14.5869/5 sec, 41.8191/14 sec, 17.6132/6 sec, 12.9481/4 sec, 39.8596/13 sec, 162.768/55 sec, 78.5278/34 sec )
[LOG] Nr of iterations: 361 (8, 7, 3, 34, 28, 8, 9, 15, 9, 9, 9, 6, 12, 21, 14, 19, 59, 42, 21, 22, 6 )
[LOG] Total clause computation time: 142.894/64 sec (3.73043/3.73043 sec, 2.7157/2.7157 sec, 0.939178/0.939178 sec, 1.67578/1.67578 sec, 1.86966/1.86966 sec, 2.03411/2.03411 sec, 1.85411/1.85411 sec, 1.88931/1.88931 sec, 2.083/2.083 sec, 2.01352/2.01352 sec, 1.98782/1.98782 sec, 1.98682/1.98682 sec, 1.96474/1.96474 sec, 1.98072/1.98072 sec, 2.02442/2.02442 sec, 1.6662/1.6662 sec, 2.92538/2.92538 sec, 1.04304/1.04304 sec, 52.594/52.594 sec, 7.70094/7.70094 sec, 46.215/46.215 sec )
[LOG] Total clause minimization time: 510.852/185 sec (2.63287/2.63287 sec, 2.00072/2.00072 sec, 1.96098/1.96098 sec, 2.55897/2.55897 sec, 44.6508/44.6508 sec, 11.062/11.062 sec, 15.3611/15.3611 sec, 12.7087/12.7087 sec, 19.1224/19.1224 sec, 25.1732/25.1732 sec, 26.9829/26.9829 sec, 13.8723/13.8723 sec, 12.7341/12.7341 sec, 12.4718/12.4718 sec, 39.676/39.676 sec, 15.8248/15.8248 sec, 9.88566/9.88566 sec, 38.681/38.681 sec, 110.031/110.031 sec, 70.6905/70.6905 sec, 22.7705/22.7705 sec )
[LOG] Total clause size reduction: 130589 --> 988 (3934 --> 8, 3366 --> 8, 1272 --> 2, 19635 --> 109, 15660 --> 117, 3143 --> 10, 3488 --> 11, 5922 --> 18, 3256 --> 14, 3216 --> 30, 3104 --> 13, 1880 --> 9, 3861 --> 21, 6960 --> 36, 4472 --> 36, 5562 --> 27, 17806 --> 225, 12136 --> 115, 5820 --> 97, 6090 --> 76, 6 --> 6 )
[LOG] Average clause size reduction: 361.742 --> 2.73684 (491.75 --> 1, 480.857 --> 1.14286, 424 --> 0.666667, 577.5 --> 3.20588, 559.286 --> 4.17857, 392.875 --> 1.25, 387.556 --> 1.22222, 394.8 --> 1.2, 361.778 --> 1.55556, 357.333 --> 3.33333, 344.889 --> 1.44444, 313.333 --> 1.5, 321.75 --> 1.75, 331.429 --> 1.71429, 319.429 --> 2.57143, 292.737 --> 1.42105, 301.797 --> 3.81356, 288.952 --> 2.7381, 277.143 --> 4.61905, 276.818 --> 3.45455, 1 --> 1 )
[LOG] Final circuit size: 877 new AND gates.
[LOG] Size before ABC: 1645 AND gates.
[LOG] Size after ABC: 875 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 194.224/65 sec (3.84558/1 sec, 58.5634/20 sec, 0.03969/0 sec, 49.9363/16 sec, 5.70646/2 sec, 0.575868/0 sec, 1.0069/1 sec, 0.607137/0 sec, 0.471079/0 sec, 0.436708/0 sec, 0.657298/0 sec, 0.63263/1 sec, 0.618086/0 sec, 0.530705/0 sec, 3.56826/1 sec, 0.740995/0 sec, 5.9216/2 sec, 1.83481/1 sec, 38.2898/13 sec, 20.2407/7 sec )
[LOG] Nr of iterations: 930 (7, 2, 5, 47, 33, 19, 19, 24, 24, 10, 18, 15, 17, 13, 23, 21, 111, 34, 20, 28, 6, 1, 4, 46, 31, 16, 18, 22, 22, 9, 15, 10, 14, 12, 21, 20, 101, 29, 19, 24 )
[LOG] Total clause computation time: 227.65/78 sec (1.75642/1.75642 sec, 58.5275/58.5275 sec, 0.01255/0.01255 sec, 0.862746/0.862746 sec, 1.75532/1.75532 sec, 0.068939/0.068939 sec, 0.661675/0.661675 sec, 0.075506/0.075506 sec, 0.063311/0.063311 sec, 0.135621/0.135621 sec, 0.238788/0.238788 sec, 0.23682/0.23682 sec, 0.186739/0.186739 sec, 0.19484/0.19484 sec, 3.16255/3.16255 sec, 0.296346/0.296346 sec, 1.17629/1.17629 sec, 0.317222/0.317222 sec, 9.68609/9.68609 sec, 10.6902/10.6902 sec, 86.1269/86.1269 sec, 18.4361/18.4361 sec, 0.537871/0.537871 sec, 1.64732/1.64732 sec, 3.90937/3.90937 sec, 0.52073/0.52073 sec, 1.03444/1.03444 sec, 0.453397/0.453397 sec, 3.41004/3.41004 sec, 0.418968/0.418968 sec, 7.83777/7.83777 sec, 0.458376/0.458376 sec, 0.406966/0.406966 sec, 0.370301/0.370301 sec, 0.510184/0.510184 sec, 0.545044/0.545044 sec, 1.17177/1.17177 sec, 0.51665/0.51665 sec, 5.20874/5.20874 sec, 4.02347/4.02347 sec )
[LOG] Total clause minimization time: 310.528/102 sec (2.08397/2.08397 sec, 0.032546/0.032546 sec, 0.024417/0.024417 sec, 49.0456/49.0456 sec, 3.93132/3.93132 sec, 0.497558/0.497558 sec, 0.335429/0.335429 sec, 0.519794/0.519794 sec, 0.396483/0.396483 sec, 0.29528/0.29528 sec, 0.408438/0.408438 sec, 0.386719/0.386719 sec, 0.421712/0.421712 sec, 0.326997/0.326997 sec, 0.393497/0.393497 sec, 0.434004/0.434004 sec, 4.67138/4.67138 sec, 1.49145/1.49145 sec, 28.5784/28.5784 sec, 9.52115/9.52115 sec, 64.2468/64.2468 sec, 0.511574/0.511574 sec, 10.4101/10.4101 sec, 8.17286/8.17286 sec, 4.04953/4.04953 sec, 7.07212/7.07212 sec, 9.10059/9.10059 sec, 7.96881/7.96881 sec, 8.32452/8.32452 sec, 14.5762/14.5762 sec, 6.72814/6.72814 sec, 7.92617/7.92617 sec, 6.85054/6.85054 sec, 6.45767/6.45767 sec, 14.0558/14.0558 sec, 6.90207/6.90207 sec, 7.01549/7.01549 sec, 6.18083/6.18083 sec, 4.70213/4.70213 sec, 5.4797/5.4797 sec )
[LOG] Total clause size reduction: 36387 --> 3715 (510 --> 16, 84 --> 5, 332 --> 7, 3772 --> 305, 2592 --> 184, 1440 --> 35, 1422 --> 47, 1794 --> 41, 1771 --> 41, 684 --> 19, 1275 --> 57, 1036 --> 63, 1168 --> 51, 864 --> 39, 1562 --> 60, 1400 --> 47, 7590 --> 661, 2244 --> 138, 1273 --> 104, 1782 --> 150, 16 --> 16, 5 --> 5, 7 --> 7, 305 --> 251, 171 --> 149, 19 --> 19, 47 --> 47, 36 --> 36, 38 --> 38, 19 --> 19, 39 --> 38, 24 --> 24, 35 --> 34, 39 --> 39, 52 --> 52, 47 --> 47, 556 --> 502, 105 --> 103, 104 --> 91, 128 --> 128 )
[LOG] Average clause size reduction: 39.1258 --> 3.99462 (72.8571 --> 2.28571, 42 --> 2.5, 66.4 --> 1.4, 80.2553 --> 6.48936, 78.5455 --> 5.57576, 75.7895 --> 1.84211, 74.8421 --> 2.47368, 74.75 --> 1.70833, 73.7917 --> 1.70833, 68.4 --> 1.9, 70.8333 --> 3.16667, 69.0667 --> 4.2, 68.7059 --> 3, 66.4615 --> 3, 67.913 --> 2.6087, 66.6667 --> 2.2381, 68.3784 --> 5.95495, 66 --> 4.05882, 63.65 --> 5.2, 63.6429 --> 5.35714, 2.66667 --> 2.66667, 5 --> 5, 1.75 --> 1.75, 6.63043 --> 5.45652, 5.51613 --> 4.80645, 1.1875 --> 1.1875, 2.61111 --> 2.61111, 1.63636 --> 1.63636, 1.72727 --> 1.72727, 2.11111 --> 2.11111, 2.6 --> 2.53333, 2.4 --> 2.4, 2.5 --> 2.42857, 3.25 --> 3.25, 2.47619 --> 2.47619, 2.35 --> 2.35, 5.50495 --> 4.9703, 3.62069 --> 3.55172, 5.47368 --> 4.78947, 5.33333 --> 5.33333 )
[LOG] Overall execution time: 659.36 sec CPU time.
[LOG] Overall execution time: 253 sec real time.
[DBG] Resident set: 36192 kB.
[DBG] Virtual Memory: 177020 kB.
[DBG] Max memory usage: 211696 kB.
Synthesis time: 252.42 sec (Real time) / 647.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.28 sec (Real time) / 6.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1521 16 49 1 1438
=====================  genbuf13c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 463.773 sec CPU time.
[LOG] Relation determinization time: 264 sec real time.
[LOG] Final circuit size: 797 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 797 new AND gates.
[LOG] Size before ABC: 1651 AND gates.
[LOG] Size after ABC: 797 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 141.243/71 sec (3.20276/2 sec, 0.098914/0 sec, 0.075235/0 sec, 6.07851/3 sec, 5.10229/2 sec, 0.529619/1 sec, 0.423537/0 sec, 0.881213/0 sec, 0.245733/0 sec, 0.556181/1 sec, 0.586557/0 sec, 0.696729/0 sec, 0.469394/1 sec, 0.567812/0 sec, 0.704088/0 sec, 0.768651/1 sec, 4.35152/2 sec, 1.46059/0 sec, 1.55858/1 sec, 104.47/52 sec, 8.41478/5 sec )
[LOG] Nr of iterations: 903 (6, 3, 5, 49, 37, 16, 16, 16, 10, 12, 19, 26, 16, 16, 15, 19, 63, 35, 35, 40, 31, 5, 2, 4, 48, 36, 15, 15, 14, 9, 11, 15, 24, 14, 13, 11, 17, 34, 33, 33, 38, 27 )
[LOG] Total clause computation time: 99.0816/53 sec (1.47606/1.47606 sec, 0.024281/0.024281 sec, 0.008989/0.008989 sec, 2.33129/2.33129 sec, 1.3335/1.3335 sec, 0.036444/0.036444 sec, 0.034611/0.034611 sec, 0.371681/0.371681 sec, 0.020949/0.020949 sec, 0.21976/0.21976 sec, 0.201634/0.201634 sec, 0.237265/0.237265 sec, 0.184622/0.184622 sec, 0.24886/0.24886 sec, 0.346401/0.346401 sec, 0.328051/0.328051 sec, 2.20398/2.20398 sec, 0.265194/0.265194 sec, 0.266628/0.266628 sec, 7.18782/7.18782 sec, 4.09092/4.09092 sec, 43.4394/43.4394 sec, 4.00856/4.00856 sec, 1.32091/1.32091 sec, 2.48759/2.48759 sec, 2.18447/2.18447 sec, 0.596058/0.596058 sec, 0.886446/0.886446 sec, 0.658174/0.658174 sec, 0.763687/0.763687 sec, 0.553779/0.553779 sec, 0.81879/0.81879 sec, 0.628585/0.628585 sec, 2.49971/2.49971 sec, 5.66588/5.66588 sec, 0.610408/0.610408 sec, 0.859135/0.859135 sec, 0.91173/0.91173 sec, 0.703594/0.703594 sec, 0.593538/0.593538 sec, 4.40517/4.40517 sec, 3.06711/3.06711 sec )
[LOG] Total clause minimization time: 299.914/146 sec (1.72211/1.72211 sec, 0.072081/0.072081 sec, 0.064277/0.064277 sec, 3.72178/3.72178 sec, 3.74995/3.74995 sec, 0.486561/0.486561 sec, 0.382753/0.382753 sec, 0.502625/0.502625 sec, 0.219939/0.219939 sec, 0.330918/0.330918 sec, 0.375643/0.375643 sec, 0.448019/0.448019 sec, 0.277524/0.277524 sec, 0.311037/0.311037 sec, 0.350099/0.350099 sec, 0.430808/0.430808 sec, 2.11739/2.11739 sec, 1.17777/1.17777 sec, 1.27329/1.27329 sec, 97.2442/97.2442 sec, 4.29909/4.29909 sec, 29.902/29.902 sec, 5.44881/5.44881 sec, 5.14926/5.14926 sec, 5.30121/5.30121 sec, 16.8023/16.8023 sec, 6.18892/6.18892 sec, 5.35502/5.35502 sec, 10.052/10.052 sec, 5.28903/5.28903 sec, 5.54704/5.54704 sec, 4.64962/4.64962 sec, 5.48686/5.48686 sec, 3.86188/3.86188 sec, 32.5221/32.5221 sec, 3.86373/3.86373 sec, 4.56528/4.56528 sec, 3.23947/3.23947 sec, 4.49169/4.49169 sec, 4.75577/4.75577 sec, 4.79262/4.79262 sec, 13.0913/13.0913 sec )
[LOG] Total clause size reduction: 37515 --> 3803 (445 --> 15, 176 --> 9, 348 --> 7, 4128 --> 352, 3060 --> 341, 1260 --> 16, 1245 --> 18, 1230 --> 27, 729 --> 14, 880 --> 21, 1422 --> 63, 1950 --> 64, 1155 --> 38, 1140 --> 50, 1050 --> 57, 1332 --> 65, 4526 --> 369, 2448 --> 112, 2414 --> 146, 2730 --> 209, 2070 --> 159, 15 --> 15, 9 --> 9, 7 --> 7, 352 --> 274, 341 --> 331, 16 --> 16, 18 --> 18, 21 --> 21, 14 --> 14, 21 --> 21, 37 --> 36, 57 --> 55, 30 --> 30, 32 --> 32, 30 --> 30, 57 --> 57, 149 --> 144, 105 --> 105, 127 --> 123, 201 --> 175, 138 --> 138 )
[LOG] Average clause size reduction: 41.5449 --> 4.21152 (74.1667 --> 2.5, 58.6667 --> 3, 69.6 --> 1.4, 84.2449 --> 7.18367, 82.7027 --> 9.21622, 78.75 --> 1, 77.8125 --> 1.125, 76.875 --> 1.6875, 72.9 --> 1.4, 73.3333 --> 1.75, 74.8421 --> 3.31579, 75 --> 2.46154, 72.1875 --> 2.375, 71.25 --> 3.125, 70 --> 3.8, 70.1053 --> 3.42105, 71.8413 --> 5.85714, 69.9429 --> 3.2, 68.9714 --> 4.17143, 68.25 --> 5.225, 66.7742 --> 5.12903, 3 --> 3, 4.5 --> 4.5, 1.75 --> 1.75, 7.33333 --> 5.70833, 9.47222 --> 9.19444, 1.06667 --> 1.06667, 1.2 --> 1.2, 1.5 --> 1.5, 1.55556 --> 1.55556, 1.90909 --> 1.90909, 2.46667 --> 2.4, 2.375 --> 2.29167, 2.14286 --> 2.14286, 2.46154 --> 2.46154, 2.72727 --> 2.72727, 3.35294 --> 3.35294, 4.38235 --> 4.23529, 3.18182 --> 3.18182, 3.84848 --> 3.72727, 5.28947 --> 4.60526, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 463.815 sec CPU time.
[LOG] Overall execution time: 264 sec real time.
[DBG] Resident set: 49996 kB.
[DBG] Virtual Memory: 211796 kB.
[DBG] Max memory usage: 122168 kB.
Synthesis time: 264.17 sec (Real time) / 451.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.30 sec (Real time) / 7.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1488 17 51 1 1399
=====================  genbuf14c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 633.952 sec CPU time.
[LOG] Relation determinization time: 365 sec real time.
[LOG] Final circuit size: 1013 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1013 new AND gates.
[LOG] Size before ABC: 1872 AND gates.
[LOG] Size after ABC: 1013 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 158.032/79 sec (3.58287/1 sec, 0.125202/0 sec, 0.039618/0 sec, 32.3363/17 sec, 5.32921/2 sec, 0.742023/1 sec, 2.83606/1 sec, 0.956776/1 sec, 0.356336/0 sec, 0.866282/0 sec, 0.588872/0 sec, 0.537961/1 sec, 0.560594/0 sec, 0.919834/0 sec, 0.707221/1 sec, 0.545191/0 sec, 7.03034/4 sec, 2.95858/1 sec, 15.2485/8 sec, 2.16172/1 sec, 21.0085/10 sec, 58.594/30 sec )
[LOG] Nr of iterations: 1065 (4, 3, 6, 48, 63, 17, 16, 13, 17, 29, 11, 14, 14, 21, 13, 11, 102, 35, 43, 13, 48, 33, 3, 2, 5, 46, 59, 16, 15, 12, 16, 27, 10, 10, 10, 15, 8, 10, 80, 21, 39, 12, 44, 31 )
[LOG] Total clause computation time: 113.374/52 sec (1.63909/1.63909 sec, 0.065986/0.065986 sec, 0.011739/0.011739 sec, 2.58077/2.58077 sec, 3.22911/3.22911 sec, 0.043764/0.043764 sec, 0.041689/0.041689 sec, 0.214905/0.214905 sec, 0.046287/0.046287 sec, 0.419235/0.419235 sec, 0.253773/0.253773 sec, 0.233552/0.233552 sec, 0.236563/0.236563 sec, 0.428034/0.428034 sec, 0.341691/0.341691 sec, 0.302555/0.302555 sec, 2.41732/2.41732 sec, 0.318482/0.318482 sec, 4.68671/4.68671 sec, 0.40783/0.40783 sec, 3.3929/3.3929 sec, 4.81318/4.81318 sec, 38.094/38.094 sec, 6.26671/6.26671 sec, 4.43201/4.43201 sec, 2.19207/2.19207 sec, 3.61525/3.61525 sec, 0.818543/0.818543 sec, 1.39949/1.39949 sec, 1.1166/1.1166 sec, 0.966944/0.966944 sec, 0.904782/0.904782 sec, 1.6163/1.6163 sec, 0.671356/0.671356 sec, 0.790264/0.790264 sec, 0.784116/0.784116 sec, 0.849899/0.849899 sec, 2.8938/2.8938 sec, 6.13468/6.13468 sec, 6.52875/6.52875 sec, 0.896442/0.896442 sec, 0.769414/0.769414 sec, 0.803606/0.803606 sec, 4.7034/4.7034 sec )
[LOG] Total clause minimization time: 425.334/218 sec (1.94011/1.94011 sec, 0.05562/0.05562 sec, 0.024434/0.024434 sec, 29.7274/29.7274 sec, 2.05962/2.05962 sec, 0.6897/0.6897 sec, 2.78702/2.78702 sec, 0.735693/0.735693 sec, 0.301933/0.301933 sec, 0.433497/0.433497 sec, 0.32784/0.32784 sec, 0.296473/0.296473 sec, 0.31529/0.31529 sec, 0.480583/0.480583 sec, 0.35624/0.35624 sec, 0.235867/0.235867 sec, 4.54766/4.54766 sec, 2.61709/2.61709 sec, 10.5304/10.5304 sec, 1.7447/1.7447 sec, 17.5751/17.5751 sec, 53.736/53.736 sec, 35.3303/35.3303 sec, 4.74442/4.74442 sec, 11.4091/11.4091 sec, 7.5557/7.5557 sec, 4.39748/4.39748 sec, 13.6432/13.6432 sec, 9.63154/9.63154 sec, 9.52367/9.52367 sec, 17.7177/17.7177 sec, 6.76574/6.76574 sec, 10.2545/10.2545 sec, 58.229/58.229 sec, 6.84077/6.84077 sec, 7.88696/7.88696 sec, 6.34024/6.34024 sec, 6.0402/6.0402 sec, 6.04233/6.04233 sec, 4.89668/4.89668 sec, 5.34871/5.34871 sec, 52.455/52.455 sec, 4.18694/4.18694 sec, 4.57545/4.57545 sec )
[LOG] Total clause size reduction: 46676 --> 4756 (279 --> 12, 184 --> 9, 455 --> 8, 4230 --> 319, 5518 --> 398, 1408 --> 17, 1305 --> 17, 1032 --> 17, 1360 --> 25, 2352 --> 59, 830 --> 25, 1066 --> 47, 1053 --> 53, 1600 --> 78, 948 --> 59, 780 --> 32, 7777 --> 997, 2584 --> 128, 3150 --> 172, 888 --> 52, 3431 --> 207, 2304 --> 153, 12 --> 12, 9 --> 9, 8 --> 8, 302 --> 221, 353 --> 338, 17 --> 17, 17 --> 17, 17 --> 17, 25 --> 25, 51 --> 50, 25 --> 25, 20 --> 19, 26 --> 26, 36 --> 35, 23 --> 23, 32 --> 30, 583 --> 441, 57 --> 57, 146 --> 134, 52 --> 49, 185 --> 173, 146 --> 146 )
[LOG] Average clause size reduction: 43.8272 --> 4.46573 (69.75 --> 3, 61.3333 --> 3, 75.8333 --> 1.33333, 88.125 --> 6.64583, 87.5873 --> 6.31746, 82.8235 --> 1, 81.5625 --> 1.0625, 79.3846 --> 1.30769, 80 --> 1.47059, 81.1034 --> 2.03448, 75.4545 --> 2.27273, 76.1429 --> 3.35714, 75.2143 --> 3.78571, 76.1905 --> 3.71429, 72.9231 --> 4.53846, 70.9091 --> 2.90909, 76.2451 --> 9.77451, 73.8286 --> 3.65714, 73.2558 --> 4, 68.3077 --> 4, 71.4792 --> 4.3125, 69.8182 --> 4.63636, 4 --> 4, 4.5 --> 4.5, 1.6 --> 1.6, 6.56522 --> 4.80435, 5.98305 --> 5.72881, 1.0625 --> 1.0625, 1.13333 --> 1.13333, 1.41667 --> 1.41667, 1.5625 --> 1.5625, 1.88889 --> 1.85185, 2.5 --> 2.5, 2 --> 1.9, 2.6 --> 2.6, 2.4 --> 2.33333, 2.875 --> 2.875, 3.2 --> 3, 7.2875 --> 5.5125, 2.71429 --> 2.71429, 3.74359 --> 3.4359, 4.33333 --> 4.08333, 4.20455 --> 3.93182, 4.70968 --> 4.70968 )
[LOG] Overall execution time: 633.978 sec CPU time.
[LOG] Overall execution time: 365 sec real time.
[DBG] Resident set: 63492 kB.
[DBG] Virtual Memory: 231556 kB.
[DBG] Max memory usage: 191980 kB.
Synthesis time: 364.45 sec (Real time) / 618.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.37 sec (Real time) / 14.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1745 18 53 1 1652
=====================  genbuf15c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 596.508 sec CPU time.
[LOG] Relation determinization time: 340 sec real time.
[LOG] Final circuit size: 1316 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1316 new AND gates.
[LOG] Size before ABC: 2671 AND gates.
[LOG] Size after ABC: 1315 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 134.324/68 sec (3.62868/2 sec, 0.149427/0 sec, 0.083726/0 sec, 37.9474/19 sec, 4.71101/3 sec, 0.774177/0 sec, 0.533207/0 sec, 2.92482/2 sec, 0.357372/0 sec, 0.478474/0 sec, 0.502545/0 sec, 0.523295/1 sec, 0.494592/0 sec, 0.613593/0 sec, 0.719295/1 sec, 0.637917/0 sec, 9.39731/5 sec, 10.581/5 sec, 8.29608/4 sec, 4.93189/3 sec, 1.73744/0 sec, 7.65512/4 sec, 36.6455/19 sec )
[LOG] Nr of iterations: 1287 (4, 3, 7, 58, 25, 19, 20, 17, 9, 13, 22, 13, 15, 12, 11, 11, 125, 41, 40, 14, 27, 141, 49, 3, 2, 6, 52, 24, 18, 18, 16, 8, 10, 21, 12, 13, 9, 9, 9, 80, 28, 38, 10, 17, 140, 48 )
[LOG] Total clause computation time: 92.3734/45 sec (1.62579/1.62579 sec, 0.052669/0.052669 sec, 0.014044/0.014044 sec, 3.00032/3.00032 sec, 3.31922/3.31922 sec, 0.051688/0.051688 sec, 0.050991/0.050991 sec, 0.040891/0.040891 sec, 0.020935/0.020935 sec, 0.149174/0.149174 sec, 0.145039/0.145039 sec, 0.226577/0.226577 sec, 0.129495/0.129495 sec, 0.270377/0.270377 sec, 0.239733/0.239733 sec, 0.308001/0.308001 sec, 2.87982/2.87982 sec, 0.34999/0.34999 sec, 0.340826/0.340826 sec, 3.4868/3.4868 sec, 0.350716/0.350716 sec, 2.11126/2.11126 sec, 11.7586/11.7586 sec, 10.1219/10.1219 sec, 8.17384/8.17384 sec, 1.48276/1.48276 sec, 1.94636/1.94636 sec, 5.90382/5.90382 sec, 0.84312/0.84312 sec, 0.750171/0.750171 sec, 0.658791/0.658791 sec, 0.787017/0.787017 sec, 0.872509/0.872509 sec, 1.10565/1.10565 sec, 2.76488/2.76488 sec, 3.11889/3.11889 sec, 0.71324/0.71324 sec, 0.880216/0.880216 sec, 0.62717/0.62717 sec, 1.80734/1.80734 sec, 0.636443/0.636443 sec, 0.681617/0.681617 sec, 0.809418/0.809418 sec, 0.62889/0.62889 sec, 8.47005/8.47005 sec, 7.66638/7.66638 sec )
[LOG] Total clause minimization time: 418.599/212 sec (1.99763/1.99763 sec, 0.09379/0.09379 sec, 0.065708/0.065708 sec, 34.9006/34.9006 sec, 1.37449/1.37449 sec, 0.713887/0.713887 sec, 0.473161/0.473161 sec, 2.87597/2.87597 sec, 0.33193/0.33193 sec, 0.322546/0.322546 sec, 0.347131/0.347131 sec, 0.289631/0.289631 sec, 0.356105/0.356105 sec, 0.33517/0.33517 sec, 0.47242/0.47242 sec, 0.322503/0.322503 sec, 6.42869/6.42869 sec, 10.2071/10.2071 sec, 7.93346/7.93346 sec, 1.43502/1.43502 sec, 1.3719/1.3719 sec, 5.46193/5.46193 sec, 24.8369/24.8369 sec, 49.1435/49.1435 sec, 6.92195/6.92195 sec, 12.5859/12.5859 sec, 8.85801/8.85801 sec, 7.04618/7.04618 sec, 13.3985/13.3985 sec, 11.3219/11.3219 sec, 55.2909/55.2909 sec, 8.85598/8.85598 sec, 10.7241/10.7241 sec, 10.317/10.317 sec, 9.48544/9.48544 sec, 7.94596/7.94596 sec, 9.66274/9.66274 sec, 38.4289/38.4289 sec, 6.45973/6.45973 sec, 5.46794/5.46794 sec, 9.00089/9.00089 sec, 7.31919/7.31919 sec, 6.20113/6.20113 sec, 6.54464/6.54464 sec, 7.74116/7.74116 sec, 6.92996/6.92996 sec )
[LOG] Total clause size reduction: 58363 --> 6535 (291 --> 12, 192 --> 10, 570 --> 10, 5358 --> 484, 2232 --> 127, 1656 --> 20, 1729 --> 24, 1440 --> 19, 712 --> 12, 1056 --> 38, 1827 --> 44, 1032 --> 21, 1190 --> 43, 924 --> 44, 830 --> 29, 820 --> 36, 10044 --> 1029, 3200 --> 167, 3081 --> 151, 1014 --> 72, 2002 --> 156, 10640 --> 1058, 3600 --> 258, 12 --> 12, 10 --> 10, 10 --> 10, 401 --> 347, 127 --> 119, 20 --> 20, 21 --> 21, 19 --> 19, 12 --> 12, 20 --> 20, 44 --> 44, 21 --> 21, 35 --> 35, 26 --> 26, 20 --> 20, 28 --> 27, 442 --> 385, 78 --> 78, 142 --> 134, 45 --> 44, 74 --> 71, 1058 --> 938, 258 --> 258 )
[LOG] Average clause size reduction: 45.3481 --> 5.0777 (72.75 --> 3, 64 --> 3.33333, 81.4286 --> 1.42857, 92.3793 --> 8.34483, 89.28 --> 5.08, 87.1579 --> 1.05263, 86.45 --> 1.2, 84.7059 --> 1.11765, 79.1111 --> 1.33333, 81.2308 --> 2.92308, 83.0455 --> 2, 79.3846 --> 1.61538, 79.3333 --> 2.86667, 77 --> 3.66667, 75.4545 --> 2.63636, 74.5455 --> 3.27273, 80.352 --> 8.232, 78.0488 --> 4.07317, 77.025 --> 3.775, 72.4286 --> 5.14286, 74.1481 --> 5.77778, 75.461 --> 7.50355, 73.4694 --> 5.26531, 4 --> 4, 5 --> 5, 1.66667 --> 1.66667, 7.71154 --> 6.67308, 5.29167 --> 4.95833, 1.11111 --> 1.11111, 1.16667 --> 1.16667, 1.1875 --> 1.1875, 1.5 --> 1.5, 2 --> 2, 2.09524 --> 2.09524, 1.75 --> 1.75, 2.69231 --> 2.69231, 2.88889 --> 2.88889, 2.22222 --> 2.22222, 3.11111 --> 3, 5.525 --> 4.8125, 2.78571 --> 2.78571, 3.73684 --> 3.52632, 4.5 --> 4.4, 4.35294 --> 4.17647, 7.55714 --> 6.7, 5.375 --> 5.375 )
[LOG] Overall execution time: 596.564 sec CPU time.
[LOG] Overall execution time: 340 sec real time.
[DBG] Resident set: 61032 kB.
[DBG] Virtual Memory: 224960 kB.
[DBG] Max memory usage: 138904 kB.
Synthesis time: 340.81 sec (Real time) / 579.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.89 sec (Real time) / 13.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2097 19 55 1 2001
=====================  genbuf16c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 658.706 sec CPU time.
[LOG] Relation determinization time: 376 sec real time.
[LOG] Final circuit size: 1461 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1461 new AND gates.
[LOG] Size before ABC: 2840 AND gates.
[LOG] Size after ABC: 1461 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 107.345/54 sec (4.50752/2 sec, 0.11739/1 sec, 0.10402/0 sec, 15.1851/7 sec, 5.41347/3 sec, 1.29846/1 sec, 4.06275/2 sec, 0.603015/0 sec, 0.812339/0 sec, 0.820801/1 sec, 1.09536/0 sec, 0.767483/1 sec, 0.754714/0 sec, 1.67151/1 sec, 1.71313/1 sec, 1.03061/0 sec, 13.3971/7 sec, 3.41579/2 sec, 4.59535/2 sec, 2.26932/1 sec, 8.79829/4 sec, 7.10386/4 sec, 17.4051/9 sec, 10.4023/5 sec )
[LOG] Nr of iterations: 1421 (4, 3, 6, 75, 42, 20, 22, 11, 13, 15, 13, 13, 16, 28, 30, 16, 157, 18, 61, 15, 26, 16, 132, 44, 3, 2, 5, 72, 41, 18, 21, 10, 12, 14, 11, 12, 14, 25, 27, 14, 102, 16, 49, 13, 25, 14, 62, 43 )
[LOG] Total clause computation time: 86.7773/48 sec (2.07492/2.07492 sec, 0.0147/0.0147 sec, 0.017408/0.017408 sec, 4.97399/4.97399 sec, 2.08312/2.08312 sec, 0.059684/0.059684 sec, 0.062084/0.062084 sec, 0.028604/0.028604 sec, 0.071094/0.071094 sec, 0.208508/0.208508 sec, 0.269993/0.269993 sec, 0.188096/0.188096 sec, 0.178628/0.178628 sec, 0.277526/0.277526 sec, 0.271534/0.271534 sec, 0.255268/0.255268 sec, 1.91645/1.91645 sec, 0.408654/0.408654 sec, 0.430732/0.430732 sec, 0.365889/0.365889 sec, 0.408345/0.408345 sec, 0.32337/0.32337 sec, 7.44974/7.44974 sec, 5.4732/5.4732 sec, 6.12848/6.12848 sec, 2.23044/2.23044 sec, 3.36465/3.36465 sec, 8.33544/8.33544 sec, 7.2609/7.2609 sec, 1.28645/1.28645 sec, 3.80761/3.80761 sec, 0.903141/0.903141 sec, 0.900872/0.900872 sec, 0.877317/0.877317 sec, 1.01839/1.01839 sec, 0.650973/0.650973 sec, 0.9219/0.9219 sec, 0.850173/0.850173 sec, 1.20861/1.20861 sec, 0.724607/0.724607 sec, 5.20161/5.20161 sec, 0.934457/0.934457 sec, 0.734625/0.734625 sec, 0.868389/0.868389 sec, 0.515945/0.515945 sec, 4.29819/4.29819 sec, 5.0017/5.0017 sec, 0.940862/0.940862 sec )
[LOG] Total clause minimization time: 478.381/234 sec (2.42745/2.42745 sec, 0.099199/0.099199 sec, 0.083261/0.083261 sec, 10.1571/10.1571 sec, 3.3002/3.3002 sec, 1.22811/1.22811 sec, 3.98937/3.98937 sec, 0.568695/0.568695 sec, 0.733127/0.733127 sec, 0.602809/0.602809 sec, 0.816855/0.816855 sec, 0.571018/0.571018 sec, 0.56632/0.56632 sec, 1.37787/1.37787 sec, 1.42495/1.42495 sec, 0.765179/0.765179 sec, 11.3811/11.3811 sec, 2.993/2.993 sec, 4.12307/4.12307 sec, 1.88804/1.88804 sec, 8.37007/8.37007 sec, 6.76616/6.76616 sec, 9.85269/9.85269 sec, 4.89247/4.89247 sec, 49.453/49.453 sec, 9.68751/9.68751 sec, 13.0412/13.0412 sec, 11.2159/11.2159 sec, 9.67919/9.67919 sec, 21.7053/21.7053 sec, 10.7717/10.7717 sec, 9.20457/9.20457 sec, 24.4227/24.4227 sec, 11.3624/11.3624 sec, 10.906/10.906 sec, 13.6367/13.6367 sec, 11.0235/11.0235 sec, 9.03858/9.03858 sec, 58.5439/58.5439 sec, 9.17502/9.17502 sec, 10.7183/10.7183 sec, 8.33392/8.33392 sec, 9.75183/9.75183 sec, 10.6185/10.6185 sec, 8.98843/8.98843 sec, 8.30954/8.30954 sec, 51.8963/51.8963 sec, 7.91837/7.91837 sec )
[LOG] Total clause size reduction: 71066 --> 9002 (306 --> 11, 202 --> 9, 500 --> 8, 7326 --> 691, 4018 --> 542, 1843 --> 21, 2016 --> 26, 950 --> 12, 1128 --> 17, 1302 --> 26, 1104 --> 33, 1092 --> 22, 1350 --> 31, 2403 --> 77, 2552 --> 90, 1305 --> 41, 13416 --> 1967, 1445 --> 55, 5040 --> 279, 1162 --> 72, 2050 --> 72, 1215 --> 61, 10480 --> 1782, 3397 --> 217, 11 --> 11, 9 --> 9, 8 --> 8, 653 --> 487, 542 --> 508, 19 --> 19, 26 --> 26, 12 --> 12, 17 --> 17, 26 --> 26, 25 --> 24, 22 --> 22, 23 --> 23, 60 --> 60, 72 --> 72, 33 --> 33, 915 --> 582, 47 --> 45, 190 --> 178, 62 --> 61, 72 --> 69, 52 --> 49, 351 --> 282, 217 --> 217 )
[LOG] Average clause size reduction: 50.0113 --> 6.33498 (76.5 --> 2.75, 67.3333 --> 3, 83.3333 --> 1.33333, 97.68 --> 9.21333, 95.6667 --> 12.9048, 92.15 --> 1.05, 91.6364 --> 1.18182, 86.3636 --> 1.09091, 86.7692 --> 1.30769, 86.8 --> 1.73333, 84.9231 --> 2.53846, 84 --> 1.69231, 84.375 --> 1.9375, 85.8214 --> 2.75, 85.0667 --> 3, 81.5625 --> 2.5625, 85.4522 --> 12.5287, 80.2778 --> 3.05556, 82.623 --> 4.57377, 77.4667 --> 4.8, 78.8462 --> 2.76923, 75.9375 --> 3.8125, 79.3939 --> 13.5, 77.2045 --> 4.93182, 3.66667 --> 3.66667, 4.5 --> 4.5, 1.6 --> 1.6, 9.06944 --> 6.76389, 13.2195 --> 12.3902, 1.05556 --> 1.05556, 1.2381 --> 1.2381, 1.2 --> 1.2, 1.41667 --> 1.41667, 1.85714 --> 1.85714, 2.27273 --> 2.18182, 1.83333 --> 1.83333, 1.64286 --> 1.64286, 2.4 --> 2.4, 2.66667 --> 2.66667, 2.35714 --> 2.35714, 8.97059 --> 5.70588, 2.9375 --> 2.8125, 3.87755 --> 3.63265, 4.76923 --> 4.69231, 2.88 --> 2.76, 3.71429 --> 3.5, 5.66129 --> 4.54839, 5.04651 --> 5.04651 )
[LOG] Overall execution time: 658.768 sec CPU time.
[LOG] Overall execution time: 376 sec real time.
[DBG] Resident set: 16100 kB.
[DBG] Virtual Memory: 175888 kB.
[DBG] Max memory usage: 171644 kB.
Synthesis time: 375.81 sec (Real time) / 642.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.82 sec (Real time) / 18.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2296 20 58 1 2194
=====================  genbuf1b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.90778 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.989707/1 sec (0.099658/0 sec, 0.096729/0 sec, 0.10833/0 sec, 0.078664/1 sec, 0.09352/0 sec, 0.076379/0 sec, 0.074751/0 sec, 0.0662/0 sec, 0.082775/0 sec, 0.057026/0 sec, 0.077267/0 sec, 0.078408/0 sec )
[LOG] Nr of iterations: 79 (17, 9, 3, 2, 12, 3, 11, 7, 2, 1, 10, 2 )
[LOG] Total clause computation time: 0.404749/0 sec (0.036631/0.036631 sec, 0.045682/0.045682 sec, 0.054107/0.054107 sec, 0.036845/0.036845 sec, 0.043191/0.043191 sec, 0.036814/0.036814 sec, 0.033956/0.033956 sec, 0.024506/0.024506 sec, 0.032927/0.032927 sec, 3.5e-05/3.5e-05 sec, 0.028513/0.028513 sec, 0.031542/0.031542 sec )
[LOG] Total clause minimization time: 0.53678/1 sec (0.052743/0.052743 sec, 0.04429/0.04429 sec, 0.047027/0.047027 sec, 0.037772/0.037772 sec, 0.047861/0.047861 sec, 0.035356/0.035356 sec, 0.038286/0.038286 sec, 0.03944/0.03944 sec, 0.047855/0.047855 sec, 0.054842/0.054842 sec, 0.046639/0.046639 sec, 0.044669/0.044669 sec )
[LOG] Total clause size reduction: 4980 --> 134 (2176 --> 36, 1024 --> 17, 222 --> 4, 109 --> 0, 1188 --> 22, 206 --> 2, 18 --> 17, 13 --> 12, 4 --> 4, 0 --> 0, 18 --> 18, 2 --> 2 )
[LOG] Average clause size reduction: 63.038 --> 1.6962 (128 --> 2.11765, 113.778 --> 1.88889, 74 --> 1.33333, 54.5 --> 0, 99 --> 1.83333, 68.6667 --> 0.666667, 1.63636 --> 1.54545, 1.85714 --> 1.71429, 2 --> 2, 0 --> 0, 1.8 --> 1.8, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.87443/2 sec (0.797191/1 sec, 0.476602/0 sec, 0.162443/0 sec, 0.071609/0 sec, 0.176357/0 sec, 0.190232/1 sec )
[LOG] Nr of iterations: 54 (12, 11, 9, 2, 11, 9 )
[LOG] Total clause computation time: 0.276459/0 sec (0.131806/0.131806 sec, 0.08819/0.08819 sec, 0.021841/0.021841 sec, 0.00305/0.00305 sec, 0.016276/0.016276 sec, 0.015296/0.015296 sec )
[LOG] Total clause minimization time: 1.57764/2 sec (0.655928/0.655928 sec, 0.386659/0.386659 sec, 0.137127/0.137127 sec, 0.066692/0.066692 sec, 0.158132/0.158132 sec, 0.173098/0.173098 sec )
[LOG] Total clause size reduction: 1296 --> 108 (297 --> 28, 270 --> 20, 216 --> 24, 27 --> 0, 270 --> 23, 216 --> 13 )
[LOG] Average clause size reduction: 24 --> 2 (24.75 --> 2.33333, 24.5455 --> 1.81818, 24 --> 2.66667, 13.5 --> 0, 24.5455 --> 2.09091, 24 --> 1.44444 )
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.251294/0 sec (0.134128/0 sec, 0.020866/0 sec, 0.030577/0 sec, 0.026315/0 sec, 0.029145/0 sec, 0.010263/0 sec )
[LOG] Nr of iterations: 97 (11, 10, 9, 2, 12, 8, 10, 9, 8, 1, 10, 7 )
[LOG] Total clause computation time: 0.154116/0 sec (0.063026/0.063026 sec, 0.008891/0.008891 sec, 0.009399/0.009399 sec, 0.002128/0.002128 sec, 0.008136/0.008136 sec, 0.003228/0.003228 sec, 0.031784/0.031784 sec, 0.007398/0.007398 sec, 0.008987/0.008987 sec, 2.3e-05/2.3e-05 sec, 0.005193/0.005193 sec, 0.005923/0.005923 sec )
[LOG] Total clause minimization time: 0.254763/0 sec (0.070347/0.070347 sec, 0.011316/0.011316 sec, 0.02044/0.02044 sec, 0.024077/0.024077 sec, 0.020098/0.020098 sec, 0.006455/0.006455 sec, 0.041763/0.041763 sec, 0.014891/0.014891 sec, 0.015935/0.015935 sec, 0.006691/0.006691 sec, 0.012436/0.012436 sec, 0.010314/0.010314 sec )
[LOG] Total clause size reduction: 1562 --> 214 (340 --> 21, 297 --> 16, 256 --> 31, 31 --> 0, 330 --> 28, 203 --> 13, 21 --> 21, 16 --> 16, 31 --> 31, 0 --> 0, 24 --> 24, 13 --> 13 )
[LOG] Average clause size reduction: 16.1031 --> 2.20619 (30.9091 --> 1.90909, 29.7 --> 1.6, 28.4444 --> 3.44444, 15.5 --> 0, 27.5 --> 2.33333, 25.375 --> 1.625, 2.1 --> 2.1, 1.77778 --> 1.77778, 3.875 --> 3.875, 0 --> 0, 2.4 --> 2.4, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 1.91041 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 9556 kB.
[DBG] Virtual Memory: 170380 kB.
[DBG] Max memory usage: 10152 kB.
Synthesis time: 1.64 sec (Real time) / 2.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 248 5 23 1 215
=====================  genbuf2b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.80021 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 160 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.94516/1 sec (0.145472/0 sec, 0.153758/0 sec, 0.17577/0 sec, 0.091486/0 sec, 0.089838/1 sec, 0.142366/0 sec, 0.135562/0 sec, 0.149437/0 sec, 0.139697/0 sec, 0.137391/0 sec, 0.156261/0 sec, 0.151151/0 sec, 0.142833/0 sec, 0.134142/0 sec )
[LOG] Nr of iterations: 119 (17, 17, 4, 8, 6, 12, 4, 13, 12, 3, 6, 5, 11, 1 )
[LOG] Total clause computation time: 0.789898/1 sec (0.066284/0.066284 sec, 0.061839/0.061839 sec, 0.085062/0.085062 sec, 0.043495/0.043495 sec, 0.040748/0.040748 sec, 0.06404/0.06404 sec, 0.054244/0.054244 sec, 0.056042/0.056042 sec, 0.052362/0.052362 sec, 0.050704/0.050704 sec, 0.055872/0.055872 sec, 0.044822/0.044822 sec, 0.056376/0.056376 sec, 0.058008/0.058008 sec )
[LOG] Total clause minimization time: 1.07686/0 sec (0.064583/0.064583 sec, 0.082325/0.082325 sec, 0.082145/0.082145 sec, 0.041562/0.041562 sec, 0.043398/0.043398 sec, 0.07273/0.07273 sec, 0.074589/0.074589 sec, 0.089829/0.089829 sec, 0.084205/0.084205 sec, 0.083711/0.083711 sec, 0.097513/0.097513 sec, 0.103465/0.103465 sec, 0.083418/0.083418 sec, 0.07339/0.07339 sec )
[LOG] Total clause size reduction: 9280 --> 258 (2768 --> 48, 2640 --> 50, 432 --> 5, 924 --> 13, 645 --> 6, 1397 --> 25, 366 --> 6, 32 --> 29, 29 --> 29, 5 --> 5, 10 --> 10, 6 --> 6, 25 --> 25, 1 --> 1 )
[LOG] Average clause size reduction: 77.9832 --> 2.16807 (162.824 --> 2.82353, 155.294 --> 2.94118, 108 --> 1.25, 115.5 --> 1.625, 107.5 --> 1, 116.417 --> 2.08333, 91.5 --> 1.5, 2.46154 --> 2.23077, 2.41667 --> 2.41667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.2 --> 1.2, 2.27273 --> 2.27273, 1 --> 1 )
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.446188/0 sec (0.214577/0 sec, 0.053064/0 sec, 0.055944/0 sec, 0.040331/0 sec, 0.02132/0 sec, 0.051291/0 sec, 0.009661/0 sec )
[LOG] Nr of iterations: 112 (14, 11, 9, 8, 6, 10, 5, 13, 8, 6, 4, 5, 9, 4 )
[LOG] Total clause computation time: 0.762212/0 sec (0.097565/0.097565 sec, 0.019261/0.019261 sec, 0.022075/0.022075 sec, 0.006976/0.006976 sec, 0.009832/0.009832 sec, 0.019893/0.019893 sec, 0.003496/0.003496 sec, 0.067954/0.067954 sec, 0.016469/0.016469 sec, 0.013757/0.013757 sec, 0.01004/0.01004 sec, 0.002655/0.002655 sec, 0.466215/0.466215 sec, 0.006024/0.006024 sec )
[LOG] Total clause minimization time: 0.743808/0 sec (0.115787/0.115787 sec, 0.032885/0.032885 sec, 0.033122/0.033122 sec, 0.032588/0.032588 sec, 0.011034/0.011034 sec, 0.030487/0.030487 sec, 0.005723/0.005723 sec, 0.120382/0.120382 sec, 0.272895/0.272895 sec, 0.023254/0.023254 sec, 0.021152/0.021152 sec, 0.010963/0.010963 sec, 0.016543/0.016543 sec, 0.016993/0.016993 sec )
[LOG] Total clause size reduction: 2157 --> 245 (507 --> 39, 380 --> 27, 296 --> 16, 252 --> 22, 175 --> 9, 306 --> 22, 132 --> 7, 39 --> 33, 16 --> 16, 9 --> 9, 7 --> 7, 9 --> 9, 22 --> 22, 7 --> 7 )
[LOG] Average clause size reduction: 19.2589 --> 2.1875 (36.2143 --> 2.78571, 34.5455 --> 2.45455, 32.8889 --> 1.77778, 31.5 --> 2.75, 29.1667 --> 1.5, 30.6 --> 2.2, 26.4 --> 1.4, 3 --> 2.53846, 2 --> 2, 1.5 --> 1.5, 1.75 --> 1.75, 1.8 --> 1.8, 2.44444 --> 2.44444, 1.75 --> 1.75 )
[LOG] Overall execution time: 6.80372 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 15840 kB.
[DBG] Virtual Memory: 170880 kB.
[DBG] Max memory usage: 20228 kB.
Synthesis time: 5.40 sec (Real time) / 7.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 277 6 26 1 238
=====================  genbuf3b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 15.9397 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 292 AND gates.
[LOG] Size after ABC: 252 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.2327/4 sec (0.247191/0 sec, 0.250237/0 sec, 0.207199/0 sec, 0.224647/0 sec, 0.233903/0 sec, 0.289472/1 sec, 1.83825/0 sec, 0.395599/0 sec, 0.250701/0 sec, 0.434535/0 sec, 0.420552/0 sec, 2.22554/1 sec, 1.34586/0 sec, 0.371692/0 sec, 0.439576/0 sec, 1.72962/1 sec, 0.37153/0 sec, 0.956557/1 sec )
[LOG] Nr of iterations: 178 (21, 23, 6, 6, 7, 6, 12, 15, 2, 18, 21, 5, 5, 6, 5, 7, 12, 1 )
[LOG] Total clause computation time: 2.45169/2 sec (0.100468/0.100468 sec, 0.092948/0.092948 sec, 0.089328/0.089328 sec, 0.085372/0.085372 sec, 0.080197/0.080197 sec, 0.136246/0.136246 sec, 0.234607/0.234607 sec, 0.20447/0.20447 sec, 0.117115/0.117115 sec, 0.157106/0.157106 sec, 0.190529/0.190529 sec, 0.146133/0.146133 sec, 0.125097/0.125097 sec, 0.111063/0.111063 sec, 0.172532/0.172532 sec, 0.180005/0.180005 sec, 0.148113/0.148113 sec, 0.080366/0.080366 sec )
[LOG] Total clause minimization time: 9.59162/2 sec (0.125722/0.125722 sec, 0.143106/0.143106 sec, 0.105528/0.105528 sec, 0.12692/0.12692 sec, 0.141361/0.141361 sec, 0.140518/0.140518 sec, 1.58981/1.58981 sec, 0.176914/0.176914 sec, 0.12108/0.12108 sec, 0.26873/0.26873 sec, 0.222148/0.222148 sec, 2.07278/2.07278 sec, 1.21378/1.21378 sec, 0.253897/0.253897 sec, 0.260299/0.260299 sec, 1.5429/1.5429 sec, 0.216264/0.216264 sec, 0.869869/0.869869 sec )
[LOG] Total clause size reduction: 16079 --> 447 (4280 --> 71, 4532 --> 78, 890 --> 6, 810 --> 7, 912 --> 10, 725 --> 12, 1584 --> 41, 2002 --> 32, 138 --> 1, 59 --> 50, 70 --> 64, 6 --> 6, 7 --> 7, 10 --> 10, 12 --> 10, 16 --> 16, 25 --> 25, 1 --> 1 )
[LOG] Average clause size reduction: 90.3315 --> 2.51124 (203.81 --> 3.38095, 197.043 --> 3.3913, 148.333 --> 1, 135 --> 1.16667, 130.286 --> 1.42857, 120.833 --> 2, 132 --> 3.41667, 133.467 --> 2.13333, 69 --> 0.5, 3.27778 --> 2.77778, 3.33333 --> 3.04762, 1.2 --> 1.2, 1.4 --> 1.4, 1.66667 --> 1.66667, 2.4 --> 2, 2.28571 --> 2.28571, 2.08333 --> 2.08333, 1 --> 1 )
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 311 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.46213/1 sec (0.408373/0 sec, 0.126799/0 sec, 0.523667/0 sec, 0.058551/0 sec, 0.11456/0 sec, 0.066985/0 sec, 0.911167/1 sec, 0.237018/0 sec, 0.015006/0 sec )
[LOG] Nr of iterations: 248 (22, 17, 12, 12, 17, 10, 9, 35, 5, 20, 16, 7, 10, 6, 7, 5, 34, 4 )
[LOG] Total clause computation time: 2.78556/2 sec (0.176671/0.176671 sec, 0.0334/0.0334 sec, 0.01238/0.01238 sec, 0.008869/0.008869 sec, 0.027229/0.027229 sec, 0.021053/0.021053 sec, 0.802977/0.802977 sec, 0.07655/0.07655 sec, 0.003938/0.003938 sec, 0.585685/0.585685 sec, 0.080687/0.080687 sec, 0.035747/0.035747 sec, 0.040201/0.040201 sec, 0.033128/0.033128 sec, 0.046125/0.046125 sec, 0.708062/0.708062 sec, 0.063628/0.063628 sec, 0.029229/0.029229 sec )
[LOG] Total clause minimization time: 8.92216/2 sec (0.2289/0.2289 sec, 0.091377/0.091377 sec, 0.509864/0.509864 sec, 0.048421/0.048421 sec, 0.08533/0.08533 sec, 0.044571/0.044571 sec, 0.106673/0.106673 sec, 0.15661/0.15661 sec, 0.010431/0.010431 sec, 2.77915/2.77915 sec, 0.561544/0.561544 sec, 0.15606/0.15606 sec, 3.63227/3.63227 sec, 0.094822/0.094822 sec, 0.065609/0.065609 sec, 0.079741/0.079741 sec, 0.191181/0.191181 sec, 0.079597/0.079597 sec )
[LOG] Total clause size reduction: 5819 --> 747 (966 --> 93, 720 --> 63, 484 --> 29, 473 --> 22, 672 --> 49, 369 --> 39, 320 --> 25, 1326 --> 109, 152 --> 7, 85 --> 69, 63 --> 55, 11 --> 11, 18 --> 18, 10 --> 10, 22 --> 20, 12 --> 12, 109 --> 109, 7 --> 7 )
[LOG] Average clause size reduction: 23.4637 --> 3.0121 (43.9091 --> 4.22727, 42.3529 --> 3.70588, 40.3333 --> 2.41667, 39.4167 --> 1.83333, 39.5294 --> 2.88235, 36.9 --> 3.9, 35.5556 --> 2.77778, 37.8857 --> 3.11429, 30.4 --> 1.4, 4.25 --> 3.45, 3.9375 --> 3.4375, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.66667 --> 1.66667, 3.14286 --> 2.85714, 2.4 --> 2.4, 3.20588 --> 3.20588, 1.75 --> 1.75 )
[LOG] Overall execution time: 15.9439 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
[DBG] Resident set: 17272 kB.
[DBG] Virtual Memory: 172008 kB.
[DBG] Max memory usage: 40288 kB.
Synthesis time: 7.75 sec (Real time) / 15.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 433 7 30 1 388
=====================  genbuf4b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 16.922 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 224 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 224 new AND gates.
[LOG] Size before ABC: 316 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.5507/5 sec (0.13662/0 sec, 0.124179/0 sec, 0.206815/0 sec, 0.176657/0 sec, 0.202077/0 sec, 0.198084/0 sec, 0.407507/0 sec, 0.448128/0 sec, 0.440632/0 sec, 0.431635/1 sec, 1.2642/0 sec, 1.21281/1 sec, 1.14145/0 sec, 1.41626/0 sec, 1.91693/1 sec, 1.32234/1 sec, 1.01658/0 sec, 0.296791/0 sec, 0.722145/1 sec, 0.468814/0 sec )
[LOG] Nr of iterations: 226 (2, 2, 16, 7, 7, 9, 26, 21, 24, 13, 1, 1, 13, 5, 5, 5, 25, 16, 18, 10 )
[LOG] Total clause computation time: 2.49099/0 sec (0.052864/0.052864 sec, 0.058775/0.058775 sec, 0.088599/0.088599 sec, 0.074484/0.074484 sec, 0.082776/0.082776 sec, 0.073392/0.073392 sec, 0.174772/0.174772 sec, 0.195166/0.195166 sec, 0.160993/0.160993 sec, 0.189404/0.189404 sec, 0.165328/0.165328 sec, 0.157974/0.157974 sec, 0.174942/0.174942 sec, 0.156342/0.156342 sec, 0.144279/0.144279 sec, 0.105761/0.105761 sec, 0.13105/0.13105 sec, 0.128349/0.128349 sec, 0.089528/0.089528 sec, 0.086208/0.086208 sec )
[LOG] Total clause minimization time: 10.8437/5 sec (0.062144/0.062144 sec, 0.051645/0.051645 sec, 0.105364/0.105364 sec, 0.089723/0.089723 sec, 0.10663/0.10663 sec, 0.111381/0.111381 sec, 0.217936/0.217936 sec, 0.23761/0.23761 sec, 0.263106/0.263106 sec, 0.226346/0.226346 sec, 1.0934/1.0934 sec, 1.04738/1.04738 sec, 0.958221/0.958221 sec, 1.25217/1.25217 sec, 1.76503/1.76503 sec, 1.20885/1.20885 sec, 0.879391/0.879391 sec, 0.162926/0.162926 sec, 0.627032/0.627032 sec, 0.377361/0.377361 sec )
[LOG] Total clause size reduction: 21097 --> 558 (286 --> 1, 273 --> 1, 3345 --> 40, 1272 --> 8, 1188 --> 10, 1504 --> 18, 4250 --> 99, 3240 --> 77, 3611 --> 65, 1872 --> 22, 1 --> 1, 1 --> 1, 30 --> 30, 6 --> 6, 6 --> 6, 6 --> 6, 99 --> 73, 49 --> 38, 42 --> 40, 16 --> 16 )
[LOG] Average clause size reduction: 93.3496 --> 2.46903 (143 --> 0.5, 136.5 --> 0.5, 209.062 --> 2.5, 181.714 --> 1.14286, 169.714 --> 1.42857, 167.111 --> 2, 163.462 --> 3.80769, 154.286 --> 3.66667, 150.458 --> 2.70833, 144 --> 1.69231, 1 --> 1, 1 --> 1, 2.30769 --> 2.30769, 1.2 --> 1.2, 1.2 --> 1.2, 1.2 --> 1.2, 3.96 --> 2.92, 3.0625 --> 2.375, 2.33333 --> 2.22222, 1.6 --> 1.6 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 388 AND gates.
[LOG] Size after ABC: 256 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.02554/1 sec (0.229572/0 sec, 0.0267/0 sec, 0.331666/0 sec, 0.078231/0 sec, 0.886533/0 sec, 0.10108/0 sec, 0.122873/0 sec, 0.111805/0 sec, 0.173765/0 sec, 0.963315/1 sec )
[LOG] Nr of iterations: 316 (9, 5, 40, 10, 5, 17, 7, 11, 28, 40, 8, 4, 36, 9, 4, 10, 6, 8, 24, 35 )
[LOG] Total clause computation time: 2.22436/0 sec (0.107605/0.107605 sec, 0.003658/0.003658 sec, 0.042031/0.042031 sec, 0.007554/0.007554 sec, 0.003061/0.003061 sec, 0.012707/0.012707 sec, 0.079373/0.079373 sec, 0.043211/0.043211 sec, 0.034981/0.034981 sec, 0.080611/0.080611 sec, 0.172462/0.172462 sec, 0.056313/0.056313 sec, 0.047053/0.047053 sec, 1.28013/1.28013 sec, 0.024579/0.024579 sec, 0.031035/0.031035 sec, 0.066055/0.066055 sec, 0.041024/0.041024 sec, 0.030009/0.030009 sec, 0.060907/0.060907 sec )
[LOG] Total clause minimization time: 8.76955/4 sec (0.12095/0.12095 sec, 0.022462/0.022462 sec, 0.284472/0.284472 sec, 0.06954/0.06954 sec, 0.882858/0.882858 sec, 0.086244/0.086244 sec, 0.042523/0.042523 sec, 0.066957/0.066957 sec, 0.134904/0.134904 sec, 0.877317/0.877317 sec, 4.35652/4.35652 sec, 0.10421/0.10421 sec, 0.765369/0.765369 sec, 0.078725/0.078725 sec, 0.11213/0.11213 sec, 0.130147/0.130147 sec, 0.08147/0.08147 sec, 0.085357/0.085357 sec, 0.213031/0.213031 sec, 0.254368/0.254368 sec )
[LOG] Total clause size reduction: 7813 --> 932 (408 --> 14, 200 --> 13, 1911 --> 200, 432 --> 14, 188 --> 5, 736 --> 57, 270 --> 15, 440 --> 33, 1161 --> 80, 1638 --> 113, 14 --> 14, 13 --> 13, 173 --> 132, 14 --> 14, 5 --> 5, 20 --> 20, 15 --> 15, 18 --> 18, 60 --> 60, 97 --> 97 )
[LOG] Average clause size reduction: 24.7247 --> 2.94937 (45.3333 --> 1.55556, 40 --> 2.6, 47.775 --> 5, 43.2 --> 1.4, 37.6 --> 1, 43.2941 --> 3.35294, 38.5714 --> 2.14286, 40 --> 3, 41.4643 --> 2.85714, 40.95 --> 2.825, 1.75 --> 1.75, 3.25 --> 3.25, 4.80556 --> 3.66667, 1.55556 --> 1.55556, 1.25 --> 1.25, 2 --> 2, 2.5 --> 2.5, 2.25 --> 2.25, 2.5 --> 2.5, 2.77143 --> 2.77143 )
[LOG] Overall execution time: 16.9271 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
[DBG] Resident set: 19332 kB.
[DBG] Virtual Memory: 173480 kB.
[DBG] Max memory usage: 31420 kB.
Synthesis time: 8.31 sec (Real time) / 16.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.87 sec (Real time) / 0.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 518 8 33 1 469
=====================  genbuf5b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 78.4461 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 581 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 581 new AND gates.
[LOG] Size before ABC: 719 AND gates.
[LOG] Size after ABC: 580 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 70.8139/24 sec (0.182521/0 sec, 0.173135/0 sec, 0.268476/0 sec, 0.248824/0 sec, 0.245386/0 sec, 0.288846/0 sec, 0.271756/1 sec, 0.699136/0 sec, 0.641891/0 sec, 3.51592/1 sec, 4.66221/2 sec, 7.91721/2 sec, 4.03594/1 sec, 3.52349/1 sec, 3.54142/1 sec, 3.8417/2 sec, 3.98824/1 sec, 8.82666/3 sec, 5.84628/2 sec, 2.72204/1 sec, 3.38135/1 sec, 3.16931/1 sec, 1.97832/1 sec, 6.84384/3 sec )
[LOG] Nr of iterations: 434 (5, 2, 16, 9, 9, 6, 4, 35, 29, 84, 33, 8, 4, 1, 15, 6, 7, 4, 3, 34, 24, 66, 23, 7 )
[LOG] Total clause computation time: 7.24985/1 sec (0.070496/0.070496 sec, 0.083508/0.083508 sec, 0.118169/0.118169 sec, 0.103575/0.103575 sec, 0.104458/0.104458 sec, 0.096383/0.096383 sec, 0.107232/0.107232 sec, 0.295905/0.295905 sec, 0.236741/0.236741 sec, 0.516184/0.516184 sec, 0.329689/0.329689 sec, 0.926385/0.926385 sec, 0.308369/0.308369 sec, 0.343624/0.343624 sec, 0.204071/0.204071 sec, 0.203557/0.203557 sec, 0.231642/0.231642 sec, 0.401401/0.401401 sec, 0.247498/0.247498 sec, 0.416132/0.416132 sec, 0.967901/0.967901 sec, 0.399488/0.399488 sec, 0.351605/0.351605 sec, 0.185839/0.185839 sec )
[LOG] Total clause minimization time: 63.1471/23 sec (0.083145/0.083145 sec, 0.073754/0.073754 sec, 0.132799/0.132799 sec, 0.126713/0.126713 sec, 0.123649/0.123649 sec, 0.17534/0.17534 sec, 0.147734/0.147734 sec, 0.382118/0.382118 sec, 0.383773/0.383773 sec, 2.96654/2.96654 sec, 4.30467/4.30467 sec, 6.96639/6.96639 sec, 3.71487/3.71487 sec, 3.16882/3.16882 sec, 3.32401/3.32401 sec, 3.62978/3.62978 sec, 3.74405/3.74405 sec, 8.41314/8.41314 sec, 5.58686/5.58686 sec, 2.29056/2.29056 sec, 2.39944/2.39944 sec, 2.74858/2.74858 sec, 1.61348/1.61348 sec, 6.64691/6.64691 sec )
[LOG] Total clause size reduction: 45120 --> 1531 (1320 --> 4, 313 --> 1, 3930 --> 40, 1976 --> 15, 1872 --> 12, 1095 --> 12, 627 --> 4, 6834 --> 145, 5404 --> 117, 14359 --> 487, 5504 --> 98, 1197 --> 12, 4 --> 4, 1 --> 1, 40 --> 37, 9 --> 9, 9 --> 9, 8 --> 8, 4 --> 4, 145 --> 104, 85 --> 80, 315 --> 259, 57 --> 57, 12 --> 12 )
[LOG] Average clause size reduction: 103.963 --> 3.52765 (264 --> 0.8, 156.5 --> 0.5, 245.625 --> 2.5, 219.556 --> 1.66667, 208 --> 1.33333, 182.5 --> 2, 156.75 --> 1, 195.257 --> 4.14286, 186.345 --> 4.03448, 170.94 --> 5.79762, 166.788 --> 2.9697, 149.625 --> 1.5, 1 --> 1, 1 --> 1, 2.66667 --> 2.46667, 1.5 --> 1.5, 1.28571 --> 1.28571, 2 --> 2, 1.33333 --> 1.33333, 4.26471 --> 3.05882, 3.54167 --> 3.33333, 4.77273 --> 3.92424, 2.47826 --> 2.47826, 1.71429 --> 1.71429 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1143 AND gates.
[LOG] Size after ABC: 593 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.6385/10 sec (0.288891/0 sec, 0.055536/0 sec, 0.419529/0 sec, 0.854681/1 sec, 0.072444/0 sec, 0.087561/0 sec, 0.079855/0 sec, 0.239518/0 sec, 0.866694/0 sec, 2.91522/1 sec, 22.7394/8 sec, 2.01913/0 sec )
[LOG] Nr of iterations: 590 (7, 8, 41, 13, 11, 13, 13, 7, 18, 133, 44, 18, 6, 6, 28, 10, 7, 10, 11, 6, 9, 115, 39, 17 )
[LOG] Total clause computation time: 10.9407/4 sec (0.138966/0.138966 sec, 0.008696/0.008696 sec, 0.046833/0.046833 sec, 0.02485/0.02485 sec, 0.00961/0.00961 sec, 0.017091/0.017091 sec, 0.011401/0.011401 sec, 0.173589/0.173589 sec, 0.693487/0.693487 sec, 0.307026/0.307026 sec, 1.91751/1.91751 sec, 0.135758/0.135758 sec, 0.277818/0.277818 sec, 0.603854/0.603854 sec, 0.065787/0.065787 sec, 0.03984/0.03984 sec, 0.044818/0.044818 sec, 0.067982/0.067982 sec, 0.04685/0.04685 sec, 2.72995/2.72995 sec, 0.109218/0.109218 sec, 0.254605/0.254605 sec, 3.15032/3.15032 sec, 0.064865/0.064865 sec )
[LOG] Total clause minimization time: 54.9487/16 sec (0.148958/0.148958 sec, 0.045731/0.045731 sec, 0.366619/0.366619 sec, 0.827793/0.827793 sec, 0.061343/0.061343 sec, 0.068692/0.068692 sec, 0.066556/0.066556 sec, 0.064442/0.064442 sec, 0.170241/0.170241 sec, 2.58543/2.58543 sec, 20.8128/20.8128 sec, 1.87963/1.87963 sec, 20.2469/20.2469 sec, 0.22384/0.22384 sec, 0.453618/0.453618 sec, 1.2058/1.2058 sec, 0.203759/0.203759 sec, 1.21236/1.21236 sec, 0.173331/0.173331 sec, 0.226635/0.226635 sec, 0.218514/0.218514 sec, 2.25381/2.25381 sec, 0.739022/0.739022 sec, 0.692804/0.692804 sec )
[LOG] Total clause size reduction: 17295 --> 2980 (348 --> 10, 399 --> 23, 2240 --> 213, 660 --> 32, 540 --> 19, 636 --> 27, 624 --> 24, 306 --> 17, 850 --> 99, 6468 --> 1132, 2064 --> 182, 799 --> 59, 10 --> 10, 18 --> 18, 96 --> 82, 16 --> 16, 10 --> 10, 21 --> 21, 20 --> 16, 17 --> 17, 26 --> 26, 922 --> 728, 146 --> 140, 59 --> 59 )
[LOG] Average clause size reduction: 29.3136 --> 5.05085 (49.7143 --> 1.42857, 49.875 --> 2.875, 54.6341 --> 5.19512, 50.7692 --> 2.46154, 49.0909 --> 1.72727, 48.9231 --> 2.07692, 48 --> 1.84615, 43.7143 --> 2.42857, 47.2222 --> 5.5, 48.6316 --> 8.51128, 46.9091 --> 4.13636, 44.3889 --> 3.27778, 1.66667 --> 1.66667, 3 --> 3, 3.42857 --> 2.92857, 1.6 --> 1.6, 1.42857 --> 1.42857, 2.1 --> 2.1, 1.81818 --> 1.45455, 2.83333 --> 2.83333, 2.88889 --> 2.88889, 8.01739 --> 6.33043, 3.74359 --> 3.58974, 3.47059 --> 3.47059 )
[LOG] Overall execution time: 78.4532 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
[DBG] Resident set: 34584 kB.
[DBG] Virtual Memory: 181972 kB.
[DBG] Max memory usage: 54996 kB.
Synthesis time: 31.88 sec (Real time) / 77.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.71 sec (Real time) / 3.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 920 9 37 1 863
=====================  genbuf6b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 115.011 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 545 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1145 AND gates.
[LOG] Size after ABC: 899 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 109.035/39 sec (0.246728/0 sec, 0.289404/0 sec, 0.359774/0 sec, 0.322342/0 sec, 0.345237/0 sec, 0.401027/1 sec, 0.359193/0 sec, 0.34608/0 sec, 0.694825/0 sec, 0.713011/0 sec, 3.21623/1 sec, 10.4652/4 sec, 17.8947/6 sec, 11.6571/4 sec, 10.3024/4 sec, 6.68844/2 sec, 11.5758/4 sec, 11.325/3 sec, 7.67107/3 sec, 6.23557/4 sec, 7.92616/3 sec )
[LOG] Nr of iterations: 304 (4, 2, 17, 7, 5, 9, 6, 6, 29, 26, 50, 89, 8, 3, 1, 16, 5, 4, 7, 5, 5, 0 )
[LOG] Total clause computation time: 9.76489/5 sec (0.089562/0.089562 sec, 0.137038/0.137038 sec, 0.170244/0.170244 sec, 0.128804/0.128804 sec, 0.131542/0.131542 sec, 0.165471/0.165471 sec, 0.116609/0.116609 sec, 0.126149/0.126149 sec, 0.297808/0.297808 sec, 0.275991/0.275991 sec, 0.492546/0.492546 sec, 0.59836/0.59836 sec, 2.03284/2.03284 sec, 0.531334/0.531334 sec, 1.85657/1.85657 sec, 0.549192/0.549192 sec, 0.37879/0.37879 sec, 0.535087/0.535087 sec, 0.435436/0.435436 sec, 0.372396/0.372396 sec, 0.343118/0.343118 sec, 0/0 sec )
[LOG] Total clause minimization time: 103.919/37 sec (0.132061/0.132061 sec, 0.13055/0.13055 sec, 0.165842/0.165842 sec, 0.170642/0.170642 sec, 0.190982/0.190982 sec, 0.213254/0.213254 sec, 0.21981/0.21981 sec, 0.196799/0.196799 sec, 0.371194/0.371194 sec, 0.410207/0.410207 sec, 2.69116/2.69116 sec, 9.82327/9.82327 sec, 15.8306/15.8306 sec, 11.109/11.109 sec, 8.43048/8.43048 sec, 6.12201/6.12201 sec, 11.181/11.181 sec, 10.7742/10.7742 sec, 7.21944/7.21944 sec, 5.85261/5.85261 sec, 7.57248/7.57248 sec, 5.11147/5.11147 sec )
[LOG] Total clause size reduction: 53727 --> 1073 (1125 --> 3, 354 --> 1, 4560 --> 36, 1650 --> 15, 1048 --> 5, 2160 --> 15, 1175 --> 6, 1185 --> 7, 7196 --> 107, 6225 --> 106, 9212 --> 209, 16456 --> 467, 1302 --> 17, 3 --> 3, 1 --> 1, 36 --> 36, 9 --> 9, 5 --> 5, 11 --> 11, 6 --> 6, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 176.734 --> 3.52961 (281.25 --> 0.75, 177 --> 0.5, 268.235 --> 2.11765, 235.714 --> 2.14286, 209.6 --> 1, 240 --> 1.66667, 195.833 --> 1, 197.5 --> 1.16667, 248.138 --> 3.68966, 239.423 --> 4.07692, 184.24 --> 4.18, 184.899 --> 5.24719, 162.75 --> 2.125, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1.8 --> 1.8, 1.25 --> 1.25, 1.57143 --> 1.57143, 1.2 --> 1.2, 1.4 --> 1.4, 0 --> 0 )
[LOG] Final circuit size: 545 new AND gates.
[LOG] Size before ABC: 1006 AND gates.
[LOG] Size after ABC: 544 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 41.7773/14 sec (0.408381/0 sec, 0.082295/0 sec, 1.48646/1 sec, 0.127797/0 sec, 0.178289/0 sec, 0.108877/0 sec, 0.101332/0 sec, 1.42298/0 sec, 0.421084/0 sec, 1.45067/1 sec, 6.4025/2 sec, 7.01135/2 sec, 22.5753/8 sec )
[LOG] Nr of iterations: 724 (8, 8, 68, 13, 11, 12, 13, 7, 13, 8, 59, 191, 40, 7, 7, 48, 12, 6, 11, 12, 5, 6, 7, 34, 80, 38 )
[LOG] Total clause computation time: 12.5898/5 sec (0.194793/0.194793 sec, 0.008315/0.008315 sec, 0.081262/0.081262 sec, 0.01535/0.01535 sec, 0.052466/0.052466 sec, 0.018524/0.018524 sec, 0.019073/0.019073 sec, 0.015362/0.015362 sec, 0.215832/0.215832 sec, 1.3178/1.3178 sec, 0.165555/0.165555 sec, 0.350498/0.350498 sec, 5.05603/5.05603 sec, 1.49309/1.49309 sec, 1.31725/1.31725 sec, 0.166338/0.166338 sec, 0.082983/0.082983 sec, 0.070567/0.070567 sec, 0.10508/0.10508 sec, 0.13662/0.13662 sec, 0.077072/0.077072 sec, 0.375605/0.375605 sec, 0.341292/0.341292 sec, 0.20964/0.20964 sec, 0.375378/0.375378 sec, 0.32805/0.32805 sec )
[LOG] Total clause minimization time: 79.4695/26 sec (0.212192/0.212192 sec, 0.072409/0.072409 sec, 1.39325/1.39325 sec, 0.109813/0.109813 sec, 0.123765/0.123765 sec, 0.088207/0.088207 sec, 0.080068/0.080068 sec, 1.40595/1.40595 sec, 0.201759/0.201759 sec, 0.130923/0.130923 sec, 6.22523/6.22523 sec, 6.61695/6.61695 sec, 17.505/17.505 sec, 29.8454/29.8454 sec, 3.50262/3.50262 sec, 1.04105/1.04105 sec, 0.477691/0.477691 sec, 0.363946/0.363946 sec, 0.413024/0.413024 sec, 0.493744/0.493744 sec, 3.75806/3.75806 sec, 0.405242/0.405242 sec, 0.433428/0.433428 sec, 1.17142/1.17142 sec, 2.00866/2.00866 sec, 1.38973/1.38973 sec )
[LOG] Total clause size reduction: 24997 --> 3818 (441 --> 12, 434 --> 21, 4087 --> 260, 720 --> 18, 590 --> 16, 638 --> 18, 684 --> 21, 336 --> 10, 660 --> 80, 378 --> 21, 3074 --> 374, 9880 --> 1750, 1989 --> 211, 12 --> 12, 21 --> 21, 163 --> 150, 18 --> 18, 8 --> 8, 18 --> 18, 21 --> 21, 8 --> 8, 20 --> 20, 21 --> 21, 125 --> 120, 450 --> 388, 201 --> 201 )
[LOG] Average clause size reduction: 34.5262 --> 5.27348 (55.125 --> 1.5, 54.25 --> 2.625, 60.1029 --> 3.82353, 55.3846 --> 1.38462, 53.6364 --> 1.45455, 53.1667 --> 1.5, 52.6154 --> 1.61538, 48 --> 1.42857, 50.7692 --> 6.15385, 47.25 --> 2.625, 52.1017 --> 6.33898, 51.7277 --> 9.1623, 49.725 --> 5.275, 1.71429 --> 1.71429, 3 --> 3, 3.39583 --> 3.125, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.63636 --> 1.63636, 1.75 --> 1.75, 1.6 --> 1.6, 3.33333 --> 3.33333, 3 --> 3, 3.67647 --> 3.52941, 5.625 --> 4.85, 5.28947 --> 5.28947 )
[LOG] Overall execution time: 115.018 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
[DBG] Resident set: 39484 kB.
[DBG] Virtual Memory: 182740 kB.
[DBG] Max memory usage: 60232 kB.
Synthesis time: 42.76 sec (Real time) / 113.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.03 sec (Real time) / 2.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 929 10 40 1 867
=====================  genbuf7b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 155.191 sec CPU time.
[LOG] Relation determinization time: 57 sec real time.
[LOG] Final circuit size: 1245 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1245 new AND gates.
[LOG] Size before ABC: 1571 AND gates.
[LOG] Size after ABC: 1243 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 150.474/55 sec (0.23171/0 sec, 0.245765/0 sec, 0.446084/0 sec, 0.311955/0 sec, 0.328409/0 sec, 0.333859/1 sec, 0.367102/0 sec, 0.347171/0 sec, 0.735623/0 sec, 0.513514/0 sec, 0.683638/0 sec, 4.32876/2 sec, 8.0559/3 sec, 30.3128/10 sec, 23.4787/8 sec, 20.0658/7 sec, 11.7033/4 sec, 23.2632/7 sec, 8.14311/4 sec, 9.98982/5 sec, 6.5879/4 sec )
[LOG] Nr of iterations: 370 (2, 2, 26, 6, 5, 7, 9, 9, 32, 10, 26, 91, 81, 9, 1, 1, 24, 5, 4, 6, 6, 8 )
[LOG] Total clause computation time: 26.7439/13 sec (0.083137/0.083137 sec, 0.123749/0.123749 sec, 0.159318/0.159318 sec, 0.134179/0.134179 sec, 0.125269/0.125269 sec, 0.130906/0.130906 sec, 0.129427/0.129427 sec, 0.125866/0.125866 sec, 0.315633/0.315633 sec, 0.172472/0.172472 sec, 0.281227/0.281227 sec, 0.520352/0.520352 sec, 0.661784/0.661784 sec, 17.6289/17.6289 sec, 0.776699/0.776699 sec, 3.73713/3.73713 sec, 0.350506/0.350506 sec, 0.408899/0.408899 sec, 0.16711/0.16711 sec, 0.235051/0.235051 sec, 0.228597/0.228597 sec, 0.247696/0.247696 sec )
[LOG] Total clause minimization time: 127.04/44 sec (0.124137/0.124137 sec, 0.100942/0.100942 sec, 0.263017/0.263017 sec, 0.15571/0.15571 sec, 0.181199/0.181199 sec, 0.180747/0.180747 sec, 0.215108/0.215108 sec, 0.19839/0.19839 sec, 0.393613/0.393613 sec, 0.317004/0.317004 sec, 0.376482/0.376482 sec, 3.76758/3.76758 sec, 7.35057/7.35057 sec, 12.6506/12.6506 sec, 22.6908/22.6908 sec, 16.3123/16.3123 sec, 11.3333/11.3333 sec, 22.8374/22.8374 sec, 7.95945/7.95945 sec, 9.74327/9.74327 sec, 6.34791/6.34791 sec, 3.54017/3.54017 sec )
[LOG] Total clause size reduction: 71252 --> 1494 (416 --> 1, 391 --> 1, 7825 --> 65, 1525 --> 8, 1164 --> 6, 1656 --> 7, 2192 --> 11, 1992 --> 10, 9145 --> 127, 1989 --> 17, 7175 --> 76, 18090 --> 582, 16000 --> 465, 1592 --> 21, 1 --> 1, 1 --> 1, 60 --> 57, 8 --> 8, 6 --> 6, 7 --> 7, 7 --> 7, 10 --> 10 )
[LOG] Average clause size reduction: 192.573 --> 4.03784 (208 --> 0.5, 195.5 --> 0.5, 300.962 --> 2.5, 254.167 --> 1.33333, 232.8 --> 1.2, 236.571 --> 1, 243.556 --> 1.22222, 221.333 --> 1.11111, 285.781 --> 3.96875, 198.9 --> 1.7, 275.962 --> 2.92308, 198.791 --> 6.3956, 197.531 --> 5.74074, 176.889 --> 2.33333, 1 --> 1, 1 --> 1, 2.5 --> 2.375, 1.6 --> 1.6, 1.5 --> 1.5, 1.16667 --> 1.16667, 1.16667 --> 1.16667, 1.25 --> 1.25 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3941 AND gates.
[LOG] Size after ABC: 2060 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.8252/16 sec (0.41829/0 sec, 0.120549/0 sec, 1.30635/1 sec, 0.120007/0 sec, 0.066263/0 sec, 0.144683/0 sec, 0.157139/0 sec, 0.074388/0 sec, 1.88518/0 sec, 0.117814/0 sec, 0.433109/1 sec, 3.69841/1 sec, 12.0552/4 sec, 27.2277/9 sec )
[LOG] Nr of iterations: 1172 (7, 12, 41, 13, 9, 14, 16, 8, 18, 8, 18, 133, 292, 48, 6, 9, 25, 9, 7, 10, 12, 7, 7, 6, 8, 107, 286, 36 )
[LOG] Total clause computation time: 28.0696/9 sec (0.195867/0.195867 sec, 0.014971/0.014971 sec, 0.085784/0.085784 sec, 0.031018/0.031018 sec, 0.008861/0.008861 sec, 0.029277/0.029277 sec, 0.025728/0.025728 sec, 0.008322/0.008322 sec, 0.923103/0.923103 sec, 0.009527/0.009527 sec, 0.118835/0.118835 sec, 0.294675/0.294675 sec, 3.72557/3.72557 sec, 3.41766/3.41766 sec, 2.16879/2.16879 sec, 1.32022/1.32022 sec, 0.142506/0.142506 sec, 0.086841/0.086841 sec, 0.076259/0.076259 sec, 0.071862/0.071862 sec, 0.139883/0.139883 sec, 0.123883/0.123883 sec, 0.369191/0.369191 sec, 1.66757/1.66757 sec, 11.0057/11.0057 sec, 0.344243/0.344243 sec, 1.04178/1.04178 sec, 0.621639/0.621639 sec )
[LOG] Total clause minimization time: 97.8082/33 sec (0.221318/0.221318 sec, 0.10331/0.10331 sec, 1.21305/1.21305 sec, 0.086858/0.086858 sec, 0.056021/0.056021 sec, 0.11274/0.11274 sec, 0.128314/0.128314 sec, 0.064641/0.064641 sec, 0.957485/0.957485 sec, 0.106806/0.106806 sec, 0.310308/0.310308 sec, 3.3737/3.3737 sec, 8.25008/8.25008 sec, 23.7875/23.7875 sec, 23.1018/23.1018 sec, 3.17995/3.17995 sec, 1.46138/1.46138 sec, 0.753774/0.753774 sec, 0.907259/0.907259 sec, 3.82131/3.82131 sec, 1.04482/1.04482 sec, 0.831317/0.831317 sec, 0.518999/0.518999 sec, 1.10775/1.10775 sec, 0.672251/0.672251 sec, 6.91968/6.91968 sec, 12.9784/12.9784 sec, 1.73744/1.73744 sec )
[LOG] Total clause size reduction: 40259 --> 9045 (408 --> 10, 737 --> 38, 2640 --> 194, 780 --> 35, 512 --> 15, 819 --> 27, 930 --> 33, 427 --> 12, 1020 --> 147, 413 --> 13, 986 --> 124, 7524 --> 1146, 16296 --> 3081, 2585 --> 229, 10 --> 10, 28 --> 28, 67 --> 67, 13 --> 13, 11 --> 11, 18 --> 18, 21 --> 21, 12 --> 12, 23 --> 23, 10 --> 10, 25 --> 25, 796 --> 720, 3002 --> 2837, 146 --> 146 )
[LOG] Average clause size reduction: 34.3507 --> 7.71758 (58.2857 --> 1.42857, 61.4167 --> 3.16667, 64.3902 --> 4.73171, 60 --> 2.69231, 56.8889 --> 1.66667, 58.5 --> 1.92857, 58.125 --> 2.0625, 53.375 --> 1.5, 56.6667 --> 8.16667, 51.625 --> 1.625, 54.7778 --> 6.88889, 56.5714 --> 8.61654, 55.8082 --> 10.5514, 53.8542 --> 4.77083, 1.66667 --> 1.66667, 3.11111 --> 3.11111, 2.68 --> 2.68, 1.44444 --> 1.44444, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.75 --> 1.75, 1.71429 --> 1.71429, 3.28571 --> 3.28571, 1.66667 --> 1.66667, 3.125 --> 3.125, 7.43925 --> 6.72897, 10.4965 --> 9.91958, 4.05556 --> 4.05556 )
[LOG] Overall execution time: 155.201 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
[DBG] Resident set: 50564 kB.
[DBG] Virtual Memory: 193736 kB.
[DBG] Max memory usage: 79836 kB.
Synthesis time: 56.86 sec (Real time) / 152.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.99 sec (Real time) / 4.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1669 11 43 1 1603
=====================  genbuf8b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 95.7679 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 439 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1392 AND gates.
[LOG] Size after ABC: 1115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 88.1795/32 sec (0.315439/0 sec, 0.321987/1 sec, 0.418877/0 sec, 0.51529/0 sec, 0.480419/0 sec, 0.510326/0 sec, 0.391833/0 sec, 0.422626/0 sec, 5.2328/2 sec, 0.560442/0 sec, 1.26259/1 sec, 0.711448/0 sec, 3.34873/1 sec, 3.77557/1 sec, 2.97139/2 sec, 19.8113/7 sec, 18.7001/6 sec, 15.7635/5 sec, 12.6649/6 sec )
[LOG] Nr of iterations: 372 (5, 2, 23, 17, 9, 11, 8, 8, 33, 7, 36, 18, 75, 63, 27, 4, 1, 20, 5, 0 )
[LOG] Total clause computation time: 11.2641/8 sec (0.11208/0.11208 sec, 0.162457/0.162457 sec, 0.19526/0.19526 sec, 0.235031/0.235031 sec, 0.185425/0.185425 sec, 0.190743/0.190743 sec, 0.140855/0.140855 sec, 0.149136/0.149136 sec, 0.475208/0.475208 sec, 0.189548/0.189548 sec, 0.567334/0.567334 sec, 0.249248/0.249248 sec, 0.604991/0.604991 sec, 0.643732/0.643732 sec, 0.603485/0.603485 sec, 0.543291/0.543291 sec, 5.22781/5.22781 sec, 0.52897/0.52897 sec, 0.259486/0.259486 sec, 0/0 sec )
[LOG] Total clause minimization time: 82.787/28 sec (0.152209/0.152209 sec, 0.132711/0.132711 sec, 0.194482/0.194482 sec, 0.250977/0.250977 sec, 0.266556/0.266556 sec, 0.290706/0.290706 sec, 0.222492/0.222492 sec, 0.244436/0.244436 sec, 4.7241/4.7241 sec, 0.339082/0.339082 sec, 0.659357/0.659357 sec, 0.428416/0.428416 sec, 2.69784/2.69784 sec, 3.08462/3.08462 sec, 2.32517/2.32517 sec, 19.2482/19.2482 sec, 13.4539/13.4539 sec, 15.214/15.214 sec, 12.3927/12.3927 sec, 6.46504/6.46504 sec )
[LOG] Total clause size reduction: 83109 --> 1266 (1832 --> 4, 429 --> 1, 7502 --> 49, 5296 --> 54, 2560 --> 23, 3050 --> 12, 2044 --> 13, 1946 --> 14, 8768 --> 151, 1542 --> 10, 9310 --> 137, 4063 --> 34, 15910 --> 407, 13268 --> 242, 5538 --> 64, 4 --> 4, 1 --> 1, 39 --> 39, 6 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 223.411 --> 3.40323 (366.4 --> 0.8, 214.5 --> 0.5, 326.174 --> 2.13043, 311.529 --> 3.17647, 284.444 --> 2.55556, 277.273 --> 1.09091, 255.5 --> 1.625, 243.25 --> 1.75, 265.697 --> 4.57576, 220.286 --> 1.42857, 258.611 --> 3.80556, 225.722 --> 1.88889, 212.133 --> 5.42667, 210.603 --> 3.84127, 205.111 --> 2.37037, 1 --> 1, 1 --> 1, 1.95 --> 1.95, 1.2 --> 1.2, 0 --> 0 )
[LOG] Final circuit size: 439 new AND gates.
[LOG] Size before ABC: 721 AND gates.
[LOG] Size after ABC: 439 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.0487/7 sec (0.538198/1 sec, 0.08866/0 sec, 1.47499/0 sec, 0.099351/0 sec, 0.098887/0 sec, 0.051645/0 sec, 0.115514/0 sec, 0.071898/0 sec, 3.3286/1 sec, 0.124602/0 sec, 0.913431/1 sec, 0.127112/0 sec, 2.54059/1 sec, 7.95319/2 sec, 1.52198/1 sec )
[LOG] Nr of iterations: 609 (8, 7, 36, 13, 8, 7, 14, 6, 28, 9, 39, 13, 61, 58, 54, 5, 5, 26, 12, 6, 6, 9, 5, 8, 8, 8, 12, 35, 55, 48 )
[LOG] Total clause computation time: 9.96924/1 sec (0.245171/0.245171 sec, 0.017566/0.017566 sec, 0.067001/0.067001 sec, 0.016723/0.016723 sec, 0.014327/0.014327 sec, 0.007486/0.007486 sec, 0.020986/0.020986 sec, 0.007489/0.007489 sec, 2.05373/2.05373 sec, 0.010245/0.010245 sec, 0.140302/0.140302 sec, 0.017378/0.017378 sec, 0.176522/0.176522 sec, 1.86459/1.86459 sec, 0.29519/0.29519 sec, 1.3632/1.3632 sec, 1.76092/1.76092 sec, 0.089477/0.089477 sec, 0.074322/0.074322 sec, 0.041179/0.041179 sec, 0.050516/0.050516 sec, 0.049005/0.049005 sec, 0.045451/0.045451 sec, 0.40229/0.40229 sec, 0.079113/0.079113 sec, 0.221575/0.221575 sec, 0.092677/0.092677 sec, 0.159759/0.159759 sec, 0.285545/0.285545 sec, 0.299506/0.299506 sec )
[LOG] Total clause minimization time: 64.6447/25 sec (0.291351/0.291351 sec, 0.069408/0.069408 sec, 1.40062/1.40062 sec, 0.080341/0.080341 sec, 0.082981/0.082981 sec, 0.042956/0.042956 sec, 0.091755/0.091755 sec, 0.063093/0.063093 sec, 1.26701/1.26701 sec, 0.112517/0.112517 sec, 0.764026/0.764026 sec, 0.106806/0.106806 sec, 2.34913/2.34913 sec, 6.07444/6.07444 sec, 1.21265/1.21265 sec, 31.4684/31.4684 sec, 2.05704/2.05704 sec, 1.069/1.069 sec, 0.720183/0.720183 sec, 0.868124/0.868124 sec, 1.6032/1.6032 sec, 2.40094/2.40094 sec, 0.720332/0.720332 sec, 0.626441/0.626441 sec, 1.01593/1.01593 sec, 0.493134/0.493134 sec, 0.949512/0.949512 sec, 1.09533/1.09533 sec, 4.02437/4.02437 sec, 1.52364/1.52364 sec )
[LOG] Total clause size reduction: 22705 --> 2524 (511 --> 27, 432 --> 27, 2485 --> 130, 840 --> 16, 483 --> 9, 408 --> 9, 871 --> 28, 330 --> 7, 1755 --> 271, 512 --> 13, 2394 --> 422, 744 --> 22, 3660 --> 397, 3420 --> 216, 3127 --> 209, 9 --> 9, 19 --> 19, 73 --> 71, 16 --> 16, 7 --> 7, 9 --> 9, 13 --> 13, 7 --> 7, 35 --> 35, 13 --> 13, 26 --> 26, 22 --> 22, 119 --> 113, 200 --> 196, 165 --> 165 )
[LOG] Average clause size reduction: 37.2824 --> 4.1445 (63.875 --> 3.375, 61.7143 --> 3.85714, 69.0278 --> 3.61111, 64.6154 --> 1.23077, 60.375 --> 1.125, 58.2857 --> 1.28571, 62.2143 --> 2, 55 --> 1.16667, 62.6786 --> 9.67857, 56.8889 --> 1.44444, 61.3846 --> 10.8205, 57.2308 --> 1.69231, 60 --> 6.5082, 58.9655 --> 3.72414, 57.9074 --> 3.87037, 1.8 --> 1.8, 3.8 --> 3.8, 2.80769 --> 2.73077, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.5 --> 1.5, 1.44444 --> 1.44444, 1.4 --> 1.4, 4.375 --> 4.375, 1.625 --> 1.625, 3.25 --> 3.25, 1.83333 --> 1.83333, 3.4 --> 3.22857, 3.63636 --> 3.56364, 3.4375 --> 3.4375 )
[LOG] Overall execution time: 95.7782 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
[DBG] Resident set: 37368 kB.
[DBG] Virtual Memory: 171928 kB.
[DBG] Max memory usage: 67304 kB.
Synthesis time: 35.85 sec (Real time) / 94.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.37 sec (Real time) / 2.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 907 12 46 1 834
=====================  genbuf9b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 410.424 sec CPU time.
[LOG] Relation determinization time: 153 sec real time.
[LOG] Final circuit size: 1648 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1648 new AND gates.
[LOG] Size before ABC: 2121 AND gates.
[LOG] Size after ABC: 1648 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 395.423/142 sec (0.462453/0 sec, 0.523952/0 sec, 0.599578/0 sec, 0.596078/1 sec, 0.565663/0 sec, 0.497841/0 sec, 0.581927/0 sec, 0.590681/0 sec, 14.5639/5 sec, 0.724379/1 sec, 16.1629/5 sec, 0.989925/0 sec, 2.64981/1 sec, 41.1369/14 sec, 51.8215/17 sec, 56.6601/19 sec, 67.7761/23 sec, 58.6389/20 sec, 37.1573/15 sec, 24.2056/12 sec, 18.5173/9 sec )
[LOG] Nr of iterations: 529 (3, 4, 26, 15, 11, 6, 15, 16, 46, 13, 52, 19, 10, 100, 72, 62, 22, 2, 3, 20, 12, 0 )
[LOG] Total clause computation time: 26.0958/13 sec (0.150593/0.150593 sec, 0.298561/0.298561 sec, 0.270723/0.270723 sec, 0.246098/0.246098 sec, 0.213549/0.213549 sec, 0.212032/0.212032 sec, 0.226573/0.226573 sec, 0.226397/0.226397 sec, 0.634767/0.634767 sec, 0.247624/0.247624 sec, 0.509914/0.509914 sec, 0.314565/0.314565 sec, 0.29223/0.29223 sec, 2.28238/2.28238 sec, 1.18762/1.18762 sec, 1.55373/1.55373 sec, 1.32134/1.32134 sec, 1.29084/1.29084 sec, 13.7561/13.7561 sec, 0.451864/0.451864 sec, 0.408362/0.408362 sec, 0/0 sec )
[LOG] Total clause minimization time: 381.821/138 sec (0.247824/0.247824 sec, 0.190213/0.190213 sec, 0.290297/0.290297 sec, 0.311792/0.311792 sec, 0.314094/0.314094 sec, 0.248119/0.248119 sec, 0.316033/0.316033 sec, 0.324244/0.324244 sec, 13.8831/13.8831 sec, 0.435469/0.435469 sec, 15.6017/15.6017 sec, 0.627/0.627 sec, 2.3144/2.3144 sec, 38.7816/38.7816 sec, 50.5552/50.5552 sec, 55.0248/55.0248 sec, 66.3898/66.3898 sec, 57.3204/57.3204 sec, 23.3712/23.3712 sec, 23.733/23.733 sec, 18.0888/18.0888 sec, 13.4521/13.4521 sec )
[LOG] Total clause size reduction: 130605 --> 1984 (1026 --> 2, 1440 --> 3, 9675 --> 78, 5194 --> 37, 3580 --> 38, 1725 --> 8, 4802 --> 23, 4920 --> 23, 13950 --> 227, 3552 --> 15, 15402 --> 255, 4932 --> 28, 2376 --> 17, 22869 --> 637, 16330 --> 302, 13969 --> 170, 4788 --> 47, 2 --> 2, 3 --> 3, 51 --> 50, 18 --> 18, 1 --> 1 )
[LOG] Average clause size reduction: 246.89 --> 3.75047 (342 --> 0.666667, 360 --> 0.75, 372.115 --> 3, 346.267 --> 2.46667, 325.455 --> 3.45455, 287.5 --> 1.33333, 320.133 --> 1.53333, 307.5 --> 1.4375, 303.261 --> 4.93478, 273.231 --> 1.15385, 296.192 --> 4.90385, 259.579 --> 1.47368, 237.6 --> 1.7, 228.69 --> 6.37, 226.806 --> 4.19444, 225.306 --> 2.74194, 217.636 --> 2.13636, 1 --> 1, 1 --> 1, 2.55 --> 2.5, 1.5 --> 1.5, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3497 AND gates.
[LOG] Size after ABC: 1740 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 127.246/42 sec (0.687276/0 sec, 0.192891/0 sec, 5.99196/2 sec, 0.127466/0 sec, 0.178337/0 sec, 0.455173/1 sec, 1.19034/0 sec, 0.118513/0 sec, 1.67188/1 sec, 0.208084/0 sec, 0.43582/0 sec, 1.23497/0 sec, 0.42535/0 sec, 77.26/26 sec, 29.1105/10 sec, 3.97843/1 sec, 3.97904/1 sec )
[LOG] Nr of iterations: 1482 (7, 14, 255, 10, 11, 26, 9, 8, 12, 15, 8, 8, 31, 260, 85, 70, 30, 6, 11, 125, 9, 9, 11, 8, 5, 8, 14, 7, 6, 30, 240, 49, 57, 28 )
[LOG] Total clause computation time: 22.6739/8 sec (0.325078/0.325078 sec, 0.03722/0.03722 sec, 0.377579/0.377579 sec, 0.019188/0.019188 sec, 0.019035/0.019035 sec, 0.093351/0.093351 sec, 0.018091/0.018091 sec, 0.012397/0.012397 sec, 1.18282/1.18282 sec, 0.026287/0.026287 sec, 0.198256/0.198256 sec, 0.027381/0.027381 sec, 0.056809/0.056809 sec, 3.66782/3.66782 sec, 0.546042/0.546042 sec, 0.592405/0.592405 sec, 0.377954/0.377954 sec, 1.68445/1.68445 sec, 7.45226/7.45226 sec, 0.638467/0.638467 sec, 0.186357/0.186357 sec, 0.141673/0.141673 sec, 0.176722/0.176722 sec, 0.089327/0.089327 sec, 0.08303/0.08303 sec, 0.773993/0.773993 sec, 0.115514/0.115514 sec, 0.527545/0.527545 sec, 0.121033/0.121033 sec, 0.216968/0.216968 sec, 1.33392/1.33392 sec, 0.611475/0.611475 sec, 0.570946/0.570946 sec, 0.372472/0.372472 sec )
[LOG] Total clause minimization time: 315.181/104 sec (0.360254/0.360254 sec, 0.152288/0.152288 sec, 5.54811/5.54811 sec, 0.105093/0.105093 sec, 0.155621/0.155621 sec, 0.354029/0.354029 sec, 1.16911/1.16911 sec, 0.103671/0.103671 sec, 0.484406/0.484406 sec, 0.177583/0.177583 sec, 0.234526/0.234526 sec, 1.20449/1.20449 sec, 0.360942/0.360942 sec, 73.4936/73.4936 sec, 28.5261/28.5261 sec, 3.35041/3.35041 sec, 3.57829/3.57829 sec, 42.758/42.758 sec, 4.82321/4.82321 sec, 6.23748/6.23748 sec, 4.52677/4.52677 sec, 1.756/1.756 sec, 1.45351/1.45351 sec, 1.45181/1.45181 sec, 1.68438/1.68438 sec, 10.8039/10.8039 sec, 1.9786/1.9786 sec, 1.04297/1.04297 sec, 1.78188/1.78188 sec, 2.11499/2.11499 sec, 21.0235/21.0235 sec, 85.996/85.996 sec, 3.3151/3.3151 sec, 3.07447/3.07447 sec )
[LOG] Total clause size reduction: 64393 --> 10946 (480 --> 10, 1027 --> 52, 19812 --> 2949, 693 --> 13, 760 --> 14, 1875 --> 72, 592 --> 14, 511 --> 13, 792 --> 72, 994 --> 28, 490 --> 27, 483 --> 15, 2040 --> 58, 17353 --> 2994, 5544 --> 597, 4485 --> 400, 1856 --> 121, 10 --> 10, 34 --> 34, 1142 --> 456, 13 --> 13, 12 --> 12, 16 --> 16, 14 --> 11, 7 --> 7, 34 --> 34, 28 --> 26, 27 --> 27, 11 --> 11, 58 --> 44, 2684 --> 2300, 171 --> 165, 234 --> 220, 111 --> 111 )
[LOG] Average clause size reduction: 43.4501 --> 7.38596 (68.5714 --> 1.42857, 73.3571 --> 3.71429, 77.6941 --> 11.5647, 69.3 --> 1.3, 69.0909 --> 1.27273, 72.1154 --> 2.76923, 65.7778 --> 1.55556, 63.875 --> 1.625, 66 --> 6, 66.2667 --> 1.86667, 61.25 --> 3.375, 60.375 --> 1.875, 65.8065 --> 1.87097, 66.7423 --> 11.5154, 65.2235 --> 7.02353, 64.0714 --> 5.71429, 61.8667 --> 4.03333, 1.66667 --> 1.66667, 3.09091 --> 3.09091, 9.136 --> 3.648, 1.44444 --> 1.44444, 1.33333 --> 1.33333, 1.45455 --> 1.45455, 1.75 --> 1.375, 1.4 --> 1.4, 4.25 --> 4.25, 2 --> 1.85714, 3.85714 --> 3.85714, 1.83333 --> 1.83333, 1.93333 --> 1.46667, 11.1833 --> 9.58333, 3.4898 --> 3.36735, 4.10526 --> 3.85965, 3.96429 --> 3.96429 )
[LOG] Overall execution time: 410.442 sec CPU time.
[LOG] Overall execution time: 153 sec real time.
[DBG] Resident set: 76420 kB.
[DBG] Virtual Memory: 196000 kB.
[DBG] Max memory usage: 138416 kB.
Synthesis time: 152.55 sec (Real time) / 405.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.33 sec (Real time) / 10.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2171 13 50 1 2091
=====================  genbuf10b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 252.391 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 638 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1171 AND gates.
[LOG] Size after ABC: 951 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 236.32/83 sec (0.623015/0 sec, 0.544329/0 sec, 0.440572/0 sec, 1.1128/0 sec, 0.909646/1 sec, 0.630865/0 sec, 0.665946/0 sec, 2.26784/1 sec, 0.740137/0 sec, 0.790957/0 sec, 0.796208/1 sec, 0.791163/0 sec, 0.806598/0 sec, 3.63379/2 sec, 2.03409/0 sec, 1.37929/1 sec, 34.3525/11 sec, 29.8573/10 sec, 22.6063/7 sec, 27.7634/9 sec, 22.8345/8 sec, 16.2504/6 sec, 22.9659/7 sec, 11.6022/4 sec, 14.0957/7 sec, 15.8247/8 sec )
[LOG] Nr of iterations: 407 (10, 3, 3, 33, 29, 9, 9, 12, 12, 16, 19, 18, 12, 16, 13, 47, 22, 58, 4, 2, 2, 13, 16, 7, 8, 11, 3 )
[LOG] Total clause computation time: 45.5166/15 sec (0.275864/0.275864 sec, 0.255674/0.255674 sec, 0.165013/0.165013 sec, 0.439439/0.439439 sec, 0.290045/0.290045 sec, 0.289193/0.289193 sec, 0.326541/0.326541 sec, 0.363585/0.363585 sec, 0.339194/0.339194 sec, 0.277185/0.277185 sec, 0.316755/0.316755 sec, 0.323692/0.323692 sec, 0.292121/0.292121 sec, 0.326331/0.326331 sec, 0.280131/0.280131 sec, 0.610099/0.610099 sec, 2.4484/2.4484 sec, 1.37207/1.37207 sec, 21.8332/21.8332 sec, 10.7276/10.7276 sec, 0.484888/0.484888 sec, 1.40905/1.40905 sec, 1.14133/1.14133 sec, 0.303464/0.303464 sec, 0.182369/0.182369 sec, 0.30069/0.30069 sec, 0.142639/0.142639 sec )
[LOG] Total clause minimization time: 204.234/75 sec (0.279053/0.279053 sec, 0.250742/0.250742 sec, 0.237519/0.237519 sec, 0.630589/0.630589 sec, 0.576565/0.576565 sec, 0.302584/0.302584 sec, 0.300348/0.300348 sec, 1.86373/1.86373 sec, 0.359925/0.359925 sec, 0.473007/0.473007 sec, 0.437507/0.437507 sec, 0.42643/0.42643 sec, 0.47305/0.47305 sec, 3.26443/3.26443 sec, 1.71241/1.71241 sec, 0.717799/0.717799 sec, 31.8529/31.8529 sec, 28.4169/28.4169 sec, 0.746661/0.746661 sec, 17.012/17.012 sec, 22.3335/22.3335 sec, 14.8158/14.8158 sec, 21.7977/21.7977 sec, 11.2742/11.2742 sec, 13.8892/13.8892 sec, 15.5076/15.5076 sec, 14.2814/14.2814 sec )
[LOG] Total clause size reduction: 105147 --> 1061 (4392 --> 16, 974 --> 2, 1100 --> 2, 16192 --> 138, 13944 --> 122, 2864 --> 11, 2784 --> 12, 3685 --> 17, 3663 --> 16, 4635 --> 44, 5346 --> 39, 4845 --> 35, 2992 --> 22, 4035 --> 41, 3264 --> 22, 11408 --> 133, 5103 --> 82, 13794 --> 182, 4 --> 4, 2 --> 2, 2 --> 2, 34 --> 33, 44 --> 43, 8 --> 8, 12 --> 12, 17 --> 17, 4 --> 4 )
[LOG] Average clause size reduction: 258.346 --> 2.60688 (439.2 --> 1.6, 324.667 --> 0.666667, 366.667 --> 0.666667, 490.667 --> 4.18182, 480.828 --> 4.2069, 318.222 --> 1.22222, 309.333 --> 1.33333, 307.083 --> 1.41667, 305.25 --> 1.33333, 289.688 --> 2.75, 281.368 --> 2.05263, 269.167 --> 1.94444, 249.333 --> 1.83333, 252.188 --> 2.5625, 251.077 --> 1.69231, 242.723 --> 2.82979, 231.955 --> 3.72727, 237.828 --> 3.13793, 1 --> 1, 1 --> 1, 1 --> 1, 2.61538 --> 2.53846, 2.75 --> 2.6875, 1.14286 --> 1.14286, 1.5 --> 1.5, 1.54545 --> 1.54545, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 638 new AND gates.
[LOG] Size before ABC: 1102 AND gates.
[LOG] Size after ABC: 637 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 132.983/44 sec (34.2807/11 sec, 1.23072/0 sec, 0.130063/0 sec, 2.59352/1 sec, 2.54027/1 sec, 0.289551/0 sec, 0.227537/0 sec, 0.230577/0 sec, 0.200379/0 sec, 34.8515/12 sec, 0.865882/0 sec, 1.13689/1 sec, 5.82416/2 sec, 0.959278/0 sec, 3.67467/1 sec, 11.3882/4 sec, 27.5839/9 sec, 4.97576/2 sec )
[LOG] Nr of iterations: 944 (9, 2, 6, 7, 21, 14, 13, 9, 9, 212, 14, 21, 34, 17, 35, 116, 41, 46, 6, 1, 5, 6, 8, 13, 12, 8, 8, 14, 10, 15, 12, 12, 12, 110, 25, 41 )
[LOG] Total clause computation time: 22.1339/5 sec (1.91847/1.91847 sec, 1.18952/1.18952 sec, 0.011081/0.011081 sec, 0.160781/0.160781 sec, 0.170735/0.170735 sec, 0.025877/0.025877 sec, 0.019335/0.019335 sec, 0.013095/0.013095 sec, 0.014647/0.014647 sec, 0.377466/0.377466 sec, 0.083872/0.083872 sec, 0.060456/0.060456 sec, 0.094942/0.094942 sec, 0.083899/0.083899 sec, 0.134162/0.134162 sec, 0.393051/0.393051 sec, 7.43871/7.43871 sec, 0.480012/0.480012 sec, 3.74687/3.74687 sec, 2.48215/2.48215 sec, 0.068434/0.068434 sec, 0.185331/0.185331 sec, 0.173879/0.173879 sec, 0.160781/0.160781 sec, 0.10089/0.10089 sec, 0.059839/0.059839 sec, 0.075561/0.075561 sec, 0.083336/0.083336 sec, 0.078534/0.078534 sec, 0.083137/0.083137 sec, 0.061837/0.061837 sec, 0.080243/0.080243 sec, 0.072463/0.072463 sec, 0.929402/0.929402 sec, 0.576519/0.576519 sec, 0.444531/0.444531 sec )
[LOG] Total clause minimization time: 186.36/64 sec (32.3588/32.3588 sec, 0.039815/0.039815 sec, 0.116791/0.116791 sec, 2.42956/2.42956 sec, 2.35903/2.35903 sec, 0.259043/0.259043 sec, 0.204375/0.204375 sec, 0.214607/0.214607 sec, 0.182674/0.182674 sec, 34.3678/34.3678 sec, 0.773684/0.773684 sec, 1.06612/1.06612 sec, 5.70954/5.70954 sec, 0.865114/0.865114 sec, 3.51783/3.51783 sec, 10.9216/10.9216 sec, 20.1163/20.1163 sec, 4.46622/4.46622 sec, 36.5672/36.5672 sec, 0.276863/0.276863 sec, 2.20755/2.20755 sec, 0.836635/0.836635 sec, 0.733979/0.733979 sec, 0.77745/0.77745 sec, 2.01986/2.01986 sec, 0.560395/0.560395 sec, 0.854324/0.854324 sec, 0.902345/0.902345 sec, 0.781775/0.781775 sec, 0.725048/0.725048 sec, 0.645878/0.645878 sec, 5.88948/5.88948 sec, 0.742418/0.742418 sec, 8.1692/8.1692 sec, 1.77422/1.77422 sec, 1.92682/1.92682 sec )
[LOG] Total clause size reduction: 45972 --> 6340 (680 --> 27, 84 --> 3, 415 --> 9, 492 --> 28, 1620 --> 197, 1040 --> 15, 948 --> 15, 624 --> 10, 616 --> 12, 16036 --> 3080, 975 --> 57, 1480 --> 75, 2409 --> 272, 1152 --> 54, 2414 --> 268, 8050 --> 673, 2760 --> 288, 3060 --> 155, 15 --> 15, 3 --> 3, 9 --> 9, 28 --> 28, 30 --> 30, 15 --> 15, 15 --> 15, 10 --> 10, 12 --> 12, 25 --> 25, 19 --> 19, 26 --> 26, 23 --> 23, 25 --> 25, 28 --> 28, 613 --> 613, 102 --> 87, 119 --> 119 )
[LOG] Average clause size reduction: 48.6992 --> 6.7161 (75.5556 --> 3, 42 --> 1.5, 69.1667 --> 1.5, 70.2857 --> 4, 77.1429 --> 9.38095, 74.2857 --> 1.07143, 72.9231 --> 1.15385, 69.3333 --> 1.11111, 68.4444 --> 1.33333, 75.6415 --> 14.5283, 69.6429 --> 4.07143, 70.4762 --> 3.57143, 70.8529 --> 8, 67.7647 --> 3.17647, 68.9714 --> 7.65714, 69.3966 --> 5.80172, 67.3171 --> 7.02439, 66.5217 --> 3.36957, 2.5 --> 2.5, 3 --> 3, 1.8 --> 1.8, 4.66667 --> 4.66667, 3.75 --> 3.75, 1.15385 --> 1.15385, 1.25 --> 1.25, 1.25 --> 1.25, 1.5 --> 1.5, 1.78571 --> 1.78571, 1.9 --> 1.9, 1.73333 --> 1.73333, 1.91667 --> 1.91667, 2.08333 --> 2.08333, 2.33333 --> 2.33333, 5.57273 --> 5.57273, 4.08 --> 3.48, 2.90244 --> 2.90244 )
[LOG] Overall execution time: 252.408 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
[DBG] Resident set: 17824 kB.
[DBG] Virtual Memory: 170928 kB.
[DBG] Max memory usage: 79420 kB.
Synthesis time: 92.02 sec (Real time) / 249.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.28 sec (Real time) / 2.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1197 14 53 1 1113
=====================  genbuf11b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 405.741 sec CPU time.
[LOG] Relation determinization time: 148 sec real time.
[LOG] Final circuit size: 551 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1160 AND gates.
[LOG] Size after ABC: 938 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 389.711/138 sec (0.716168/1 sec, 0.68829/0 sec, 0.567596/0 sec, 1.47872/1 sec, 1.2626/0 sec, 0.716371/0 sec, 0.824623/1 sec, 0.774562/0 sec, 0.783987/0 sec, 0.858087/0 sec, 0.82618/1 sec, 0.872902/0 sec, 0.969457/0 sec, 1.04057/1 sec, 0.881293/0 sec, 19.6546/6 sec, 4.24207/2 sec, 66.9076/22 sec, 45.0265/15 sec, 29.8957/10 sec, 2.99083/1 sec, 46.0189/15 sec, 26.3775/9 sec, 31.2789/10 sec, 30.3605/10 sec, 30.7974/12 sec, 24.5765/12 sec, 18.3223/9 sec )
[LOG] Nr of iterations: 404 (8, 3, 4, 28, 38, 7, 9, 10, 10, 15, 14, 9, 14, 9, 12, 19, 58, 31, 25, 6, 2, 3, 16, 26, 5, 6, 9, 8, 0 )
[LOG] Total clause computation time: 50.0909/16 sec (0.325629/0.325629 sec, 0.323184/0.323184 sec, 0.195458/0.195458 sec, 0.523192/0.523192 sec, 0.381215/0.381215 sec, 0.337632/0.337632 sec, 0.389937/0.389937 sec, 0.315738/0.315738 sec, 0.330041/0.330041 sec, 0.357734/0.357734 sec, 0.352473/0.352473 sec, 0.371159/0.371159 sec, 0.308149/0.308149 sec, 0.371009/0.371009 sec, 0.302909/0.302909 sec, 0.386391/0.386391 sec, 0.589887/0.589887 sec, 2.51147/2.51147 sec, 2.38628/2.38628 sec, 28.9583/28.9583 sec, 2.39793/2.39793 sec, 0.862167/0.862167 sec, 3.25361/3.25361 sec, 2.39817/2.39817 sec, 0.448912/0.448912 sec, 0.275558/0.275558 sec, 0.213595/0.213595 sec, 0.223215/0.223215 sec, 0/0 sec )
[LOG] Total clause minimization time: 352.813/131 sec (0.3242/0.3242 sec, 0.321895/0.321895 sec, 0.330331/0.330331 sec, 0.908222/0.908222 sec, 0.831526/0.831526 sec, 0.334105/0.334105 sec, 0.389668/0.389668 sec, 0.413252/0.413252 sec, 0.40781/0.40781 sec, 0.453758/0.453758 sec, 0.426422/0.426422 sec, 0.455053/0.455053 sec, 0.613818/0.613818 sec, 0.622331/0.622331 sec, 0.531906/0.531906 sec, 19.2185/19.2185 sec, 3.5924/3.5924 sec, 64.335/64.335 sec, 42.5788/42.5788 sec, 0.905502/0.905502 sec, 0.565936/0.565936 sec, 45.1299/45.1299 sec, 23.0924/23.0924 sec, 28.8477/28.8477 sec, 29.8836/29.8836 sec, 30.4941/30.4941 sec, 24.3446/24.3446 sec, 18.0808/18.0808 sec, 14.3795/14.3795 sec )
[LOG] Total clause size reduction: 107426 --> 1080 (3654 --> 8, 1042 --> 2, 1770 --> 3, 14688 --> 114, 19832 --> 153, 2304 --> 10, 2992 --> 16, 3249 --> 15, 3141 --> 12, 4690 --> 34, 4199 --> 27, 2568 --> 16, 3887 --> 21, 2288 --> 21, 3003 --> 32, 5148 --> 34, 14934 --> 157, 7710 --> 132, 6144 --> 103, 6 --> 6, 2 --> 2, 3 --> 3, 45 --> 39, 84 --> 77, 7 --> 7, 10 --> 10, 15 --> 15, 10 --> 10, 1 --> 1 )
[LOG] Average clause size reduction: 265.906 --> 2.67327 (456.75 --> 1, 347.333 --> 0.666667, 442.5 --> 0.75, 524.571 --> 4.07143, 521.895 --> 4.02632, 329.143 --> 1.42857, 332.444 --> 1.77778, 324.9 --> 1.5, 314.1 --> 1.2, 312.667 --> 2.26667, 299.929 --> 1.92857, 285.333 --> 1.77778, 277.643 --> 1.5, 254.222 --> 2.33333, 250.25 --> 2.66667, 270.947 --> 1.78947, 257.483 --> 2.7069, 248.71 --> 4.25806, 245.76 --> 4.12, 1 --> 1, 1 --> 1, 1 --> 1, 2.8125 --> 2.4375, 3.23077 --> 2.96154, 1.4 --> 1.4, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.25 --> 1.25, 0 --> 0 )
[LOG] Final circuit size: 551 new AND gates.
[LOG] Size before ABC: 928 AND gates.
[LOG] Size after ABC: 550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 158.792/54 sec (43.9461/15 sec, 2.24589/1 sec, 0.113555/0 sec, 1.79535/1 sec, 0.427958/0 sec, 0.583145/0 sec, 0.61041/0 sec, 1.22473/0 sec, 0.368866/1 sec, 0.516629/0 sec, 0.415101/0 sec, 0.203213/0 sec, 0.496217/0 sec, 1.93239/1 sec, 0.571187/0 sec, 0.430804/0 sec, 5.4463/2 sec, 78.5595/26 sec, 18.9047/7 sec )
[LOG] Nr of iterations: 918 (5, 2, 7, 9, 9, 29, 28, 10, 15, 23, 19, 11, 25, 56, 27, 18, 157, 76, 45, 4, 1, 6, 8, 8, 14, 15, 9, 10, 16, 14, 9, 20, 9, 19, 15, 106, 22, 42 )
[LOG] Total clause computation time: 109.892/39 sec (43.3868/43.3868 sec, 2.22828/2.22828 sec, 0.060794/0.060794 sec, 0.227178/0.227178 sec, 0.196977/0.196977 sec, 0.174356/0.174356 sec, 0.170599/0.170599 sec, 0.057135/0.057135 sec, 0.117727/0.117727 sec, 0.205558/0.205558 sec, 0.149152/0.149152 sec, 0.085/0.085 sec, 0.174505/0.174505 sec, 0.450422/0.450422 sec, 0.215327/0.215327 sec, 0.154758/0.154758 sec, 1.21352/1.21352 sec, 1.33092/1.33092 sec, 1.20189/1.20189 sec, 49.6985/49.6985 sec, 2.71855/2.71855 sec, 0.153553/0.153553 sec, 0.258723/0.258723 sec, 0.29269/0.29269 sec, 0.176539/0.176539 sec, 0.152852/0.152852 sec, 0.108998/0.108998 sec, 0.124918/0.124918 sec, 0.177048/0.177048 sec, 0.166532/0.166532 sec, 0.156095/0.156095 sec, 0.217944/0.217944 sec, 0.128811/0.128811 sec, 0.176317/0.176317 sec, 0.172117/0.172117 sec, 1.19138/1.19138 sec, 1.009/1.009 sec, 1.01008/1.01008 sec )
[LOG] Total clause minimization time: 228.468/75 sec (0.557132/0.557132 sec, 0.016197/0.016197 sec, 0.050509/0.050509 sec, 1.56427/1.56427 sec, 0.226787/0.226787 sec, 0.398747/0.398747 sec, 0.42909/0.42909 sec, 1.16383/1.16383 sec, 0.246117/0.246117 sec, 0.302324/0.302324 sec, 0.258636/0.258636 sec, 0.113532/0.113532 sec, 0.312676/0.312676 sec, 1.45287/1.45287 sec, 0.344453/0.344453 sec, 0.267662/0.267662 sec, 4.15512/4.15512 sec, 77.1756/77.1756 sec, 17.673/17.673 sec, 34.9871/34.9871 sec, 0.231016/0.231016 sec, 2.72128/2.72128 sec, 0.9366/0.9366 sec, 4.60438/4.60438 sec, 1.35024/1.35024 sec, 1.24433/1.24433 sec, 31.0984/31.0984 sec, 1.12117/1.12117 sec, 0.996709/0.996709 sec, 1.17713/1.17713 sec, 1.16587/1.16587 sec, 32.1119/32.1119 sec, 1.00675/1.00675 sec, 1.12/1.12 sec, 1.0051/1.0051 sec, 2.59756/2.59756 sec, 1.05009/1.05009 sec, 1.2335/1.2335 sec )
[LOG] Total clause size reduction: 43401 --> 4092 (360 --> 12, 89 --> 4, 528 --> 10, 696 --> 42, 688 --> 36, 2380 --> 180, 2268 --> 185, 747 --> 12, 1148 --> 29, 1782 --> 91, 1440 --> 70, 790 --> 19, 1872 --> 63, 4235 --> 580, 1976 --> 92, 1275 --> 53, 11544 --> 934, 5475 --> 618, 3168 --> 134, 12 --> 12, 4 --> 4, 10 --> 10, 42 --> 42, 36 --> 33, 16 --> 16, 21 --> 21, 12 --> 12, 15 --> 15, 33 --> 33, 30 --> 30, 15 --> 15, 37 --> 37, 17 --> 17, 38 --> 38, 37 --> 37, 365 --> 365, 80 --> 71, 120 --> 120 )
[LOG] Average clause size reduction: 47.2778 --> 4.45752 (72 --> 2.4, 44.5 --> 2, 75.4286 --> 1.42857, 77.3333 --> 4.66667, 76.4444 --> 4, 82.069 --> 6.2069, 81 --> 6.60714, 74.7 --> 1.2, 76.5333 --> 1.93333, 77.4783 --> 3.95652, 75.7895 --> 3.68421, 71.8182 --> 1.72727, 74.88 --> 2.52, 75.625 --> 10.3571, 73.1852 --> 3.40741, 70.8333 --> 2.94444, 73.5287 --> 5.94904, 72.0395 --> 8.13158, 70.4 --> 2.97778, 3 --> 3, 4 --> 4, 1.66667 --> 1.66667, 5.25 --> 5.25, 4.5 --> 4.125, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.33333 --> 1.33333, 1.5 --> 1.5, 2.0625 --> 2.0625, 2.14286 --> 2.14286, 1.66667 --> 1.66667, 1.85 --> 1.85, 1.88889 --> 1.88889, 2 --> 2, 2.46667 --> 2.46667, 3.4434 --> 3.4434, 3.63636 --> 3.22727, 2.85714 --> 2.85714 )
[LOG] Overall execution time: 405.758 sec CPU time.
[LOG] Overall execution time: 148 sec real time.
[DBG] Resident set: 14648 kB.
[DBG] Virtual Memory: 171152 kB.
[DBG] Max memory usage: 104388 kB.
Synthesis time: 148.13 sec (Real time) / 401.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.43 sec (Real time) / 3.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1150 15 56 1 1061
=====================  genbuf12b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 403.933 sec CPU time.
[LOG] Relation determinization time: 147 sec real time.
[LOG] Final circuit size: 1084 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1084 new AND gates.
[LOG] Size before ABC: 1361 AND gates.
[LOG] Size after ABC: 1084 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 370.669/129 sec (0.820301/0 sec, 0.783708/1 sec, 0.642598/0 sec, 1.13381/0 sec, 1.11334/1 sec, 0.811205/0 sec, 4.02855/1 sec, 9.90182/4 sec, 5.26561/1 sec, 3.33913/1 sec, 1.0071/1 sec, 1.08131/0 sec, 0.929135/1 sec, 1.06636/0 sec, 4.65399/1 sec, 1.13559/1 sec, 5.5179/2 sec, 19.9552/6 sec, 99.8854/34 sec, 46.8917/15 sec, 49.8851/16 sec, 42.8844/15 sec, 39.0482/13 sec, 28.8879/15 sec )
[LOG] Nr of iterations: 417 (10, 7, 3, 34, 24, 8, 10, 12, 8, 7, 8, 19, 9, 10, 12, 20, 82, 34, 38, 26, 6, 6, 2, 19, 3 )
[LOG] Total clause computation time: 105.598/36 sec (0.371669/0.371669 sec, 0.365939/0.365939 sec, 0.281181/0.281181 sec, 0.429211/0.429211 sec, 0.436585/0.436585 sec, 0.301358/0.301358 sec, 0.322994/0.322994 sec, 0.361011/0.361011 sec, 0.480709/0.480709 sec, 0.434069/0.434069 sec, 0.422531/0.422531 sec, 0.48166/0.48166 sec, 0.38213/0.38213 sec, 0.380928/0.380928 sec, 0.368433/0.368433 sec, 0.406423/0.406423 sec, 0.779421/0.779421 sec, 0.452784/0.452784 sec, 29.133/29.133 sec, 2.88109/2.88109 sec, 21.5823/21.5823 sec, 41.9784/41.9784 sec, 1.22472/1.22472 sec, 1.11978/1.11978 sec, 0.220146/0.220146 sec )
[LOG] Total clause minimization time: 295.479/107 sec (0.365427/0.365427 sec, 0.370588/0.370588 sec, 0.315262/0.315262 sec, 0.652292/0.652292 sec, 0.624155/0.624155 sec, 0.461943/0.461943 sec, 3.65669/3.65669 sec, 9.49087/9.49087 sec, 4.73518/4.73518 sec, 2.85542/2.85542 sec, 0.53519/0.53519 sec, 0.548151/0.548151 sec, 0.496871/0.496871 sec, 0.635232/0.635232 sec, 4.23471/4.23471 sec, 0.676549/0.676549 sec, 4.6695/4.6695 sec, 19.4404/19.4404 sec, 70.6799/70.6799 sec, 43.9462/43.9462 sec, 28.2711/28.2711 sec, 0.874115/0.874115 sec, 37.792/37.792 sec, 27.747/27.747 sec, 31.4044/31.4044 sec )
[LOG] Total clause size reduction: 130048 --> 1180 (5022 --> 13, 3342 --> 6, 1264 --> 2, 19272 --> 150, 13248 --> 94, 2877 --> 10, 3600 --> 13, 4257 --> 15, 2695 --> 13, 2226 --> 11, 2513 --> 13, 6246 --> 32, 2680 --> 13, 2817 --> 16, 3300 --> 22, 5643 --> 35, 23085 --> 289, 9108 --> 80, 10027 --> 188, 6750 --> 92, 6 --> 6, 6 --> 6, 2 --> 2, 57 --> 54, 5 --> 5 )
[LOG] Average clause size reduction: 311.866 --> 2.82974 (502.2 --> 1.3, 477.429 --> 0.857143, 421.333 --> 0.666667, 566.824 --> 4.41176, 552 --> 3.91667, 359.625 --> 1.25, 360 --> 1.3, 354.75 --> 1.25, 336.875 --> 1.625, 318 --> 1.57143, 314.125 --> 1.625, 328.737 --> 1.68421, 297.778 --> 1.44444, 281.7 --> 1.6, 275 --> 1.83333, 282.15 --> 1.75, 281.524 --> 3.52439, 267.882 --> 2.35294, 263.868 --> 4.94737, 259.615 --> 3.53846, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 2.84211, 1.66667 --> 1.66667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2080 AND gates.
[LOG] Size after ABC: 1167 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 137.436/46 sec (1.16766/1 sec, 44.233/14 sec, 0.050248/0 sec, 2.0407/1 sec, 3.88306/1 sec, 0.403793/0 sec, 0.472689/1 sec, 0.269017/0 sec, 0.226512/0 sec, 0.523683/0 sec, 0.67142/0 sec, 0.368948/0 sec, 0.477627/0 sec, 0.809328/1 sec, 1.60155/0 sec, 0.498916/0 sec, 9.85435/4 sec, 32.4195/11 sec, 8.13188/2 sec, 29.332/10 sec )
[LOG] Nr of iterations: 1052 (6, 2, 5, 14, 20, 20, 14, 12, 10, 14, 31, 16, 19, 27, 25, 26, 181, 41, 56, 60, 5, 1, 4, 7, 7, 17, 13, 11, 9, 8, 14, 11, 10, 14, 12, 21, 173, 36, 26, 54 )
[LOG] Total clause computation time: 116.568/39 sec (0.516842/0.516842 sec, 44.2097/44.2097 sec, 0.015559/0.015559 sec, 0.364976/0.364976 sec, 2.34319/2.34319 sec, 0.069403/0.069403 sec, 0.04516/0.04516 sec, 0.038984/0.038984 sec, 0.032794/0.032794 sec, 0.083139/0.083139 sec, 0.135346/0.135346 sec, 0.091553/0.091553 sec, 0.098327/0.098327 sec, 0.140633/0.140633 sec, 0.138598/0.138598 sec, 0.150767/0.150767 sec, 0.97847/0.97847 sec, 0.257986/0.257986 sec, 2.59348/2.59348 sec, 3.22018/3.22018 sec, 44.1133/44.1133 sec, 3.97805/3.97805 sec, 0.203845/0.203845 sec, 0.319149/0.319149 sec, 0.450599/0.450599 sec, 0.153636/0.153636 sec, 0.109796/0.109796 sec, 0.113835/0.113835 sec, 1.90522/1.90522 sec, 0.08235/0.08235 sec, 0.121368/0.121368 sec, 0.095205/0.095205 sec, 0.100161/0.100161 sec, 0.126956/0.126956 sec, 0.082333/0.082333 sec, 0.154439/0.154439 sec, 6.89081/6.89081 sec, 0.175882/0.175882 sec, 1.11998/1.11998 sec, 0.745993/0.745993 sec )
[LOG] Total clause minimization time: 221.214/74 sec (0.648902/0.648902 sec, 0.022212/0.022212 sec, 0.033435/0.033435 sec, 1.67149/1.67149 sec, 1.53231/1.53231 sec, 0.329445/0.329445 sec, 0.423654/0.423654 sec, 0.226949/0.226949 sec, 0.1911/0.1911 sec, 0.435339/0.435339 sec, 0.52711/0.52711 sec, 0.271664/0.271664 sec, 0.372092/0.372092 sec, 0.659059/0.659059 sec, 1.45424/1.45424 sec, 0.340224/0.340224 sec, 8.81243/8.81243 sec, 32.1441/32.1441 sec, 5.50641/5.50641 sec, 26.0777/26.0777 sec, 36.7246/36.7246 sec, 0.31591/0.31591 sec, 3.17392/3.17392 sec, 2.77606/2.77606 sec, 0.990938/0.990938 sec, 1.57212/1.57212 sec, 1.88822/1.88822 sec, 12.6908/12.6908 sec, 1.60555/1.60555 sec, 1.33445/1.33445 sec, 1.37527/1.37527 sec, 25.57/25.57 sec, 17.1805/17.1805 sec, 1.38987/1.38987 sec, 1.49272/1.49272 sec, 1.67262/1.67262 sec, 6.47515/6.47515 sec, 2.51468/2.51468 sec, 3.65013/3.65013 sec, 15.1409/15.1409 sec )
[LOG] Total clause size reduction: 49126 --> 5576 (475 --> 14, 94 --> 5, 372 --> 7, 1196 --> 126, 1729 --> 229, 1710 --> 33, 1157 --> 16, 968 --> 13, 783 --> 12, 1118 --> 95, 2550 --> 222, 1260 --> 58, 1494 --> 115, 2132 --> 202, 1944 --> 105, 2000 --> 89, 14220 --> 1262, 3120 --> 123, 4235 --> 309, 4484 --> 461, 14 --> 14, 5 --> 5, 7 --> 7, 33 --> 33, 33 --> 33, 21 --> 21, 16 --> 16, 13 --> 13, 12 --> 12, 15 --> 15, 26 --> 26, 19 --> 19, 19 --> 19, 37 --> 37, 26 --> 26, 48 --> 48, 1164 --> 1161, 103 --> 103, 102 --> 100, 372 --> 372 )
[LOG] Average clause size reduction: 46.6977 --> 5.30038 (79.1667 --> 2.33333, 47 --> 2.5, 74.4 --> 1.4, 85.4286 --> 9, 86.45 --> 11.45, 85.5 --> 1.65, 82.6429 --> 1.14286, 80.6667 --> 1.08333, 78.3 --> 1.2, 79.8571 --> 6.78571, 82.2581 --> 7.16129, 78.75 --> 3.625, 78.6316 --> 6.05263, 78.963 --> 7.48148, 77.76 --> 4.2, 76.9231 --> 3.42308, 78.5635 --> 6.97238, 76.0976 --> 3, 75.625 --> 5.51786, 74.7333 --> 7.68333, 2.8 --> 2.8, 5 --> 5, 1.75 --> 1.75, 4.71429 --> 4.71429, 4.71429 --> 4.71429, 1.23529 --> 1.23529, 1.23077 --> 1.23077, 1.18182 --> 1.18182, 1.33333 --> 1.33333, 1.875 --> 1.875, 1.85714 --> 1.85714, 1.72727 --> 1.72727, 1.9 --> 1.9, 2.64286 --> 2.64286, 2.16667 --> 2.16667, 2.28571 --> 2.28571, 6.72832 --> 6.71098, 2.86111 --> 2.86111, 3.92308 --> 3.84615, 6.88889 --> 6.88889 )
[LOG] Overall execution time: 403.952 sec CPU time.
[LOG] Overall execution time: 147 sec real time.
[DBG] Resident set: 28268 kB.
[DBG] Virtual Memory: 177528 kB.
[DBG] Max memory usage: 98024 kB.
Synthesis time: 146.26 sec (Real time) / 399.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.24 sec (Real time) / 15.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1726 16 59 1 1631
=====================  genbuf13b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 384.922 sec CPU time.
[LOG] Relation determinization time: 142 sec real time.
[LOG] Final circuit size: 1218 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1625 AND gates.
[LOG] Size after ABC: 1325 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 284.878/95 sec (0.990925/1 sec, 0.997194/0 sec, 0.767379/0 sec, 11.446/4 sec, 1.56662/1 sec, 0.927225/0 sec, 3.93885/1 sec, 6.79183/2 sec, 28.9494/10 sec, 3.34919/1 sec, 1.20079/1 sec, 1.25332/0 sec, 1.19435/0 sec, 1.28887/0 sec, 1.34165/0 sec, 1.32349/1 sec, 7.58592/2 sec, 18.1273/6 sec, 15.0769/6 sec, 93.2373/31 sec, 83.5235/28 sec )
[LOG] Nr of iterations: 456 (8, 5, 4, 26, 29, 6, 15, 13, 13, 12, 16, 13, 15, 15, 17, 19, 90, 35, 42, 31, 26, 6 )
[LOG] Total clause computation time: 80.1828/35 sec (0.453088/0.453088 sec, 0.471287/0.471287 sec, 0.304374/0.304374 sec, 0.54337/0.54337 sec, 0.577731/0.577731 sec, 0.39701/0.39701 sec, 0.469817/0.469817 sec, 0.449843/0.449843 sec, 0.504743/0.504743 sec, 0.478457/0.478457 sec, 0.515259/0.515259 sec, 0.603291/0.603291 sec, 0.506586/0.506586 sec, 0.528266/0.528266 sec, 0.533162/0.533162 sec, 0.577691/0.577691 sec, 1.28127/1.28127 sec, 0.886941/0.886941 sec, 0.523913/0.523913 sec, 8.09362/8.09362 sec, 17.8928/17.8928 sec, 43.5903/43.5903 sec )
[LOG] Total clause minimization time: 301.454/104 sec (0.448806/0.448806 sec, 0.47078/0.47078 sec, 0.40899/0.40899 sec, 10.8458/10.8458 sec, 0.927961/0.927961 sec, 0.47749/0.47749 sec, 3.41339/3.41339 sec, 6.28661/6.28661 sec, 28.3881/28.3881 sec, 2.81171/2.81171 sec, 0.625631/0.625631 sec, 0.590022/0.590022 sec, 0.627284/0.627284 sec, 0.699952/0.699952 sec, 0.748602/0.748602 sec, 0.683118/0.683118 sec, 6.22129/6.22129 sec, 17.1735/17.1735 sec, 14.4819/14.4819 sec, 85.0644/85.0644 sec, 65.5534/65.5534 sec, 54.5057/54.5057 sec )
[LOG] Total clause size reduction: 160246 --> 1358 (4144 --> 10, 2364 --> 5, 2016 --> 3, 15550 --> 98, 17192 --> 129, 2185 --> 6, 5964 --> 25, 5076 --> 18, 5052 --> 16, 4257 --> 18, 5625 --> 32, 4356 --> 23, 5054 --> 27, 4886 --> 34, 5392 --> 37, 5652 --> 30, 27768 --> 406, 10166 --> 83, 11890 --> 103, 8550 --> 139, 7100 --> 109, 7 --> 7 )
[LOG] Average clause size reduction: 351.417 --> 2.97807 (518 --> 1.25, 472.8 --> 1, 504 --> 0.75, 598.077 --> 3.76923, 592.828 --> 4.44828, 364.167 --> 1, 397.6 --> 1.66667, 390.462 --> 1.38462, 388.615 --> 1.23077, 354.75 --> 1.5, 351.562 --> 2, 335.077 --> 1.76923, 336.933 --> 1.8, 325.733 --> 2.26667, 317.176 --> 2.17647, 297.474 --> 1.57895, 308.533 --> 4.51111, 290.457 --> 2.37143, 283.095 --> 2.45238, 275.806 --> 4.48387, 273.077 --> 4.19231, 1.16667 --> 1.16667 )
[LOG] Final circuit size: 1218 new AND gates.
[LOG] Size before ABC: 2226 AND gates.
[LOG] Size after ABC: 1218 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 100.056/34 sec (1.49426/1 sec, 0.088445/0 sec, 0.045183/0 sec, 3.4297/1 sec, 1.79461/1 sec, 0.434808/0 sec, 0.268547/0 sec, 0.439109/0 sec, 0.190297/0 sec, 2.79615/1 sec, 1.59682/1 sec, 1.50293/0 sec, 0.846255/0 sec, 0.627195/1 sec, 0.506753/0 sec, 0.513497/0 sec, 9.5993/3 sec, 1.48568/1 sec, 4.47024/1 sec, 57.8686/19 sec, 10.0573/4 sec )
[LOG] Nr of iterations: 1259 (8, 3, 5, 7, 9, 17, 15, 18, 11, 57, 53, 53, 26, 19, 22, 16, 187, 55, 50, 72, 56, 7, 2, 4, 6, 8, 16, 14, 15, 10, 12, 13, 21, 10, 12, 9, 9, 182, 38, 37, 31, 44 )
[LOG] Total clause computation time: 106.786/34 sec (0.635259/0.635259 sec, 0.034344/0.034344 sec, 0.007112/0.007112 sec, 1.6878/1.6878 sec, 0.243411/0.243411 sec, 0.028126/0.028126 sec, 0.024906/0.024906 sec, 0.029304/0.029304 sec, 0.017698/0.017698 sec, 0.858214/0.858214 sec, 0.143799/0.143799 sec, 0.133819/0.133819 sec, 0.085083/0.085083 sec, 0.088154/0.088154 sec, 0.069462/0.069462 sec, 0.037622/0.037622 sec, 0.629405/0.629405 sec, 0.20584/0.20584 sec, 0.175814/0.175814 sec, 45.568/45.568 sec, 1.04432/1.04432 sec, 38.5695/38.5695 sec, 1.10745/1.10745 sec, 0.320544/0.320544 sec, 0.943023/0.943023 sec, 3.72955/3.72955 sec, 0.193052/0.193052 sec, 0.156658/0.156658 sec, 0.137337/0.137337 sec, 0.137771/0.137771 sec, 0.12805/0.12805 sec, 0.138075/0.138075 sec, 0.201711/0.201711 sec, 0.127635/0.127635 sec, 0.129861/0.129861 sec, 0.124137/0.124137 sec, 0.115489/0.115489 sec, 2.05202/2.05202 sec, 0.325397/0.325397 sec, 0.318172/0.318172 sec, 1.59698/1.59698 sec, 4.48617/4.48617 sec )
[LOG] Total clause minimization time: 211.084/73 sec (0.855931/0.855931 sec, 0.052787/0.052787 sec, 0.036858/0.036858 sec, 1.73885/1.73885 sec, 1.54771/1.54771 sec, 0.401818/0.401818 sec, 0.23901/0.23901 sec, 0.404768/0.404768 sec, 0.168927/0.168927 sec, 1.91603/1.91603 sec, 1.43416/1.43416 sec, 1.34957/1.34957 sec, 0.750552/0.750552 sec, 0.531333/0.531333 sec, 0.428246/0.428246 sec, 0.469387/0.469387 sec, 8.8932/8.8932 sec, 1.25257/1.25257 sec, 4.26838/4.26838 sec, 12.243/12.243 sec, 8.96981/8.96981 sec, 46.7479/46.7479 sec, 1.43601/1.43601 sec, 4.2718/4.2718 sec, 1.58912/1.58912 sec, 1.84212/1.84212 sec, 6.07305/6.07305 sec, 1.89602/1.89602 sec, 2.18114/2.18114 sec, 6.38184/6.38184 sec, 1.41148/1.41148 sec, 1.62487/1.62487 sec, 1.77307/1.77307 sec, 1.45794/1.45794 sec, 1.84454/1.84454 sec, 59.4488/59.4488 sec, 1.27937/1.27937 sec, 11.9274/11.9274 sec, 2.75649/2.75649 sec, 2.35398/2.35398 sec, 1.99255/1.99255 sec, 2.84131/2.84131 sec )
[LOG] Total clause size reduction: 65743 --> 7323 (700 --> 22, 198 --> 9, 392 --> 7, 582 --> 34, 768 --> 36, 1520 --> 18, 1316 --> 16, 1581 --> 32, 920 --> 14, 5096 --> 847, 4680 --> 476, 4628 --> 438, 2200 --> 273, 1566 --> 89, 1806 --> 105, 1275 --> 88, 15624 --> 1437, 4482 --> 194, 4018 --> 168, 5751 --> 464, 4400 --> 330, 22 --> 22, 9 --> 9, 7 --> 7, 34 --> 34, 36 --> 36, 18 --> 18, 16 --> 16, 23 --> 23, 14 --> 14, 18 --> 18, 22 --> 22, 42 --> 42, 18 --> 18, 26 --> 26, 20 --> 20, 17 --> 17, 1377 --> 1375, 103 --> 103, 96 --> 96, 118 --> 106, 204 --> 204 )
[LOG] Average clause size reduction: 52.2184 --> 5.81652 (87.5 --> 2.75, 66 --> 3, 78.4 --> 1.4, 83.1429 --> 4.85714, 85.3333 --> 4, 89.4118 --> 1.05882, 87.7333 --> 1.06667, 87.8333 --> 1.77778, 83.6364 --> 1.27273, 89.4035 --> 14.8596, 88.3019 --> 8.98113, 87.3208 --> 8.26415, 84.6154 --> 10.5, 82.4211 --> 4.68421, 82.0909 --> 4.77273, 79.6875 --> 5.5, 83.5508 --> 7.68449, 81.4909 --> 3.52727, 80.36 --> 3.36, 79.875 --> 6.44444, 78.5714 --> 5.89286, 3.14286 --> 3.14286, 4.5 --> 4.5, 1.75 --> 1.75, 5.66667 --> 5.66667, 4.5 --> 4.5, 1.125 --> 1.125, 1.14286 --> 1.14286, 1.53333 --> 1.53333, 1.4 --> 1.4, 1.5 --> 1.5, 1.69231 --> 1.69231, 2 --> 2, 1.8 --> 1.8, 2.16667 --> 2.16667, 2.22222 --> 2.22222, 1.88889 --> 1.88889, 7.56593 --> 7.55495, 2.71053 --> 2.71053, 2.59459 --> 2.59459, 3.80645 --> 3.41935, 4.63636 --> 4.63636 )
[LOG] Overall execution time: 384.946 sec CPU time.
[LOG] Overall execution time: 142 sec real time.
[DBG] Resident set: 28964 kB.
[DBG] Virtual Memory: 181992 kB.
[DBG] Max memory usage: 147708 kB.
Synthesis time: 141.85 sec (Real time) / 379.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.38 sec (Real time) / 6.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1900 17 62 1 1800
=====================  genbuf14b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 619.106 sec CPU time.
[LOG] Relation determinization time: 230 sec real time.
[LOG] Final circuit size: 967 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1761 AND gates.
[LOG] Size after ABC: 1389 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 568.854/200 sec (1.83695/1 sec, 1.73797/1 sec, 1.31296/0 sec, 2.03379/1 sec, 15.9199/5 sec, 3.37046/1 sec, 22.5048/8 sec, 7.30633/2 sec, 17.5056/6 sec, 5.5229/2 sec, 1.70581/0 sec, 1.8057/1 sec, 1.70348/1 sec, 1.93607/0 sec, 2.0344/1 sec, 1.89066/1 sec, 14.4888/4 sec, 31.5156/11 sec, 33.7864/11 sec, 37.6338/13 sec, 55.8049/18 sec, 118.131/40 sec, 99.3551/34 sec, 88.0109/38 sec )
[LOG] Nr of iterations: 525 (9, 9, 5, 24, 37, 9, 10, 11, 13, 13, 14, 12, 17, 23, 23, 13, 73, 34, 52, 25, 64, 20, 7, 5, 3 )
[LOG] Total clause computation time: 113.155/43 sec (0.867751/0.867751 sec, 0.821165/0.821165 sec, 0.575025/0.575025 sec, 0.932202/0.932202 sec, 0.977817/0.977817 sec, 0.727522/0.727522 sec, 0.766743/0.766743 sec, 0.696683/0.696683 sec, 0.738385/0.738385 sec, 0.850117/0.850117 sec, 0.751004/0.751004 sec, 0.761808/0.761808 sec, 0.798863/0.798863 sec, 0.840263/0.840263 sec, 0.883024/0.883024 sec, 0.745791/0.745791 sec, 1.34557/1.34557 sec, 0.761057/0.761057 sec, 0.749479/0.749479 sec, 0.696746/0.696746 sec, 2.15404/2.15404 sec, 34.601/34.601 sec, 21.5776/21.5776 sec, 38.1687/38.1687 sec, 0.366985/0.366985 sec )
[LOG] Total clause minimization time: 501.247/186 sec (0.870398/0.870398 sec, 0.833798/0.833798 sec, 0.666689/0.666689 sec, 1.02339/1.02339 sec, 14.8469/14.8469 sec, 2.56832/2.56832 sec, 21.6518/21.6518 sec, 6.52195/6.52195 sec, 16.6893/16.6893 sec, 4.58328/4.58328 sec, 0.873288/0.873288 sec, 0.954232/0.954232 sec, 0.814381/0.814381 sec, 1.00241/1.00241 sec, 1.058/1.058 sec, 1.06536/1.06536 sec, 13.0289/13.0289 sec, 30.6532/30.6532 sec, 32.9234/32.9234 sec, 36.8337/36.8337 sec, 53.5202/53.5202 sec, 83.4194/83.4194 sec, 77.7244/77.7244 sec, 49.7854/49.7854 sec, 47.3354/47.3354 sec )
[LOG] Total clause size reduction: 192705 --> 1485 (5008 --> 11, 5000 --> 19, 2848 --> 4, 15180 --> 76, 23472 --> 187, 3704 --> 18, 4068 --> 12, 4390 --> 15, 5124 --> 16, 4956 --> 24, 5213 --> 36, 4279 --> 16, 6192 --> 26, 8250 --> 68, 7986 --> 45, 4092 --> 32, 24408 --> 301, 10758 --> 79, 15963 --> 137, 7296 --> 46, 18837 --> 219, 5662 --> 79, 8 --> 8, 7 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 367.057 --> 2.82857 (556.444 --> 1.22222, 555.556 --> 2.11111, 569.6 --> 0.8, 632.5 --> 3.16667, 634.378 --> 5.05405, 411.556 --> 2, 406.8 --> 1.2, 399.091 --> 1.36364, 394.154 --> 1.23077, 381.231 --> 1.84615, 372.357 --> 2.57143, 356.583 --> 1.33333, 364.235 --> 1.52941, 358.696 --> 2.95652, 347.217 --> 1.95652, 314.769 --> 2.46154, 334.356 --> 4.12329, 316.412 --> 2.32353, 306.981 --> 2.63462, 291.84 --> 1.84, 294.328 --> 3.42188, 283.1 --> 3.95, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 967 new AND gates.
[LOG] Size before ABC: 1805 AND gates.
[LOG] Size after ABC: 967 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 277.839/93 sec (2.07541/1 sec, 0.10255/0 sec, 0.053515/0 sec, 2.64399/1 sec, 3.7112/1 sec, 0.340506/0 sec, 1.57678/1 sec, 0.201614/0 sec, 0.20725/0 sec, 0.413293/0 sec, 3.83033/2 sec, 0.370263/0 sec, 0.170377/0 sec, 0.800999/0 sec, 0.515477/0 sec, 0.769178/0 sec, 9.02137/3 sec, 6.61544/3 sec, 2.27437/0 sec, 1.56239/1 sec, 18.3777/6 sec, 222.205/74 sec )
[LOG] Nr of iterations: 1361 (4, 3, 6, 12, 8, 17, 18, 12, 9, 17, 103, 19, 11, 28, 19, 22, 145, 58, 62, 38, 143, 74, 3, 2, 5, 10, 7, 16, 17, 11, 8, 13, 16, 13, 9, 21, 13, 14, 124, 31, 36, 26, 97, 41 )
[LOG] Total clause computation time: 67.7109/20 sec (0.95739/0.95739 sec, 0.051089/0.051089 sec, 0.010229/0.010229 sec, 2.10876/2.10876 sec, 1.65908/1.65908 sec, 0.035541/0.035541 sec, 0.034517/0.034517 sec, 0.021782/0.021782 sec, 0.016173/0.016173 sec, 0.065337/0.065337 sec, 0.219407/0.219407 sec, 0.103791/0.103791 sec, 0.056408/0.056408 sec, 0.118155/0.118155 sec, 0.101055/0.101055 sec, 0.117473/0.117473 sec, 0.547666/0.547666 sec, 0.2196/0.2196 sec, 0.220458/0.220458 sec, 0.204834/0.204834 sec, 1.38974/1.38974 sec, 2.05326/2.05326 sec, 36.7747/36.7747 sec, 3.31768/3.31768 sec, 0.302417/0.302417 sec, 0.999654/0.999654 sec, 0.616281/0.616281 sec, 10.2013/10.2013 sec, 0.116059/0.116059 sec, 0.092649/0.092649 sec, 0.088876/0.088876 sec, 0.125354/0.125354 sec, 0.136601/0.136601 sec, 0.144433/0.144433 sec, 0.098757/0.098757 sec, 0.119973/0.119973 sec, 0.144921/0.144921 sec, 0.106954/0.106954 sec, 1.31047/1.31047 sec, 0.185828/0.185828 sec, 0.27628/0.27628 sec, 0.176701/0.176701 sec, 0.875154/0.875154 sec, 1.1881/1.1881 sec )
[LOG] Total clause minimization time: 446.467/152 sec (1.11582/1.11582 sec, 0.049912/0.049912 sec, 0.041421/0.041421 sec, 0.529035/0.529035 sec, 2.04831/2.04831 sec, 0.300166/0.300166 sec, 1.53701/1.53701 sec, 0.176502/0.176502 sec, 0.188565/0.188565 sec, 0.341713/0.341713 sec, 3.57287/3.57287 sec, 0.258692/0.258692 sec, 0.109953/0.109953 sec, 0.671832/0.671832 sec, 0.407043/0.407043 sec, 0.642343/0.642343 sec, 8.41681/8.41681 sec, 6.37071/6.37071 sec, 2.02625/2.02625 sec, 1.33795/1.33795 sec, 16.9069/16.9069 sec, 220.096/220.096 sec, 40.8585/40.8585 sec, 4.26109/4.26109 sec, 7.25955/7.25955 sec, 2.40556/2.40556 sec, 2.12741/2.12741 sec, 6.20246/6.20246 sec, 2.77236/2.77236 sec, 2.62099/2.62099 sec, 9.34302/9.34302 sec, 2.55518/2.55518 sec, 2.69162/2.69162 sec, 2.09038/2.09038 sec, 2.24024/2.24024 sec, 69.9995/69.9995 sec, 1.70859/1.70859 sec, 1.56471/1.56471 sec, 4.92847/4.92847 sec, 2.55964/2.55964 sec, 2.26984/2.26984 sec, 1.97893/1.97893 sec, 4.0686/4.0686 sec, 2.81452/2.81452 sec )
[LOG] Total clause size reduction: 74249 --> 7058 (315 --> 12, 208 --> 9, 515 --> 9, 1122 --> 72, 707 --> 37, 1600 --> 17, 1683 --> 21, 1078 --> 15, 776 --> 11, 1536 --> 68, 9690 --> 1469, 1692 --> 48, 930 --> 19, 2484 --> 106, 1638 --> 61, 1890 --> 187, 12816 --> 888, 5016 --> 194, 5307 --> 229, 3182 --> 259, 12070 --> 926, 6132 --> 596, 12 --> 12, 9 --> 9, 9 --> 9, 56 --> 55, 37 --> 37, 17 --> 17, 21 --> 21, 15 --> 15, 11 --> 11, 20 --> 19, 28 --> 28, 22 --> 21, 16 --> 16, 51 --> 50, 31 --> 31, 33 --> 32, 648 --> 618, 71 --> 71, 97 --> 96, 98 --> 85, 385 --> 377, 175 --> 175 )
[LOG] Average clause size reduction: 54.5547 --> 5.18589 (78.75 --> 3, 69.3333 --> 3, 85.8333 --> 1.5, 93.5 --> 6, 88.375 --> 4.625, 94.1176 --> 1, 93.5 --> 1.16667, 89.8333 --> 1.25, 86.2222 --> 1.22222, 90.3529 --> 4, 94.0777 --> 14.2621, 89.0526 --> 2.52632, 84.5455 --> 1.72727, 88.7143 --> 3.78571, 86.2105 --> 3.21053, 85.9091 --> 8.5, 88.3862 --> 6.12414, 86.4828 --> 3.34483, 85.5968 --> 3.69355, 83.7368 --> 6.81579, 84.4056 --> 6.47552, 82.8649 --> 8.05405, 4 --> 4, 4.5 --> 4.5, 1.8 --> 1.8, 5.6 --> 5.5, 5.28571 --> 5.28571, 1.0625 --> 1.0625, 1.23529 --> 1.23529, 1.36364 --> 1.36364, 1.375 --> 1.375, 1.53846 --> 1.46154, 1.75 --> 1.75, 1.69231 --> 1.61538, 1.77778 --> 1.77778, 2.42857 --> 2.38095, 2.38462 --> 2.38462, 2.35714 --> 2.28571, 5.22581 --> 4.98387, 2.29032 --> 2.29032, 2.69444 --> 2.66667, 3.76923 --> 3.26923, 3.96907 --> 3.8866, 4.26829 --> 4.26829 )
[LOG] Overall execution time: 619.132 sec CPU time.
[LOG] Overall execution time: 230 sec real time.
[DBG] Resident set: 38336 kB.
[DBG] Virtual Memory: 183204 kB.
[DBG] Max memory usage: 134056 kB.
Synthesis time: 230.21 sec (Real time) / 612.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.58 sec (Real time) / 6.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1689 18 65 1 1584
=====================  genbuf15b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1664.53 sec CPU time.
[LOG] Relation determinization time: 606 sec real time.
[LOG] Final circuit size: 2674 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 2674 new AND gates.
[LOG] Size before ABC: 3356 AND gates.
[LOG] Size after ABC: 2674 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1647.52/590 sec (1.59394/0 sec, 1.52676/1 sec, 1.21446/0 sec, 23.0517/8 sec, 19.2427/6 sec, 6.11804/2 sec, 9.80751/4 sec, 6.01831/2 sec, 14.468/4 sec, 13.1125/5 sec, 1.63286/0 sec, 1.576/1 sec, 1.65324/0 sec, 1.7887/1 sec, 1.87245/1 sec, 1.94121/0 sec, 19.5351/7 sec, 9.51321/3 sec, 12.1134/4 sec, 18.3824/6 sec, 18.8081/6 sec, 70.1406/24 sec, 165.412/55 sec, 139.84/46 sec, 158.8/53 sec, 95.9545/33 sec, 120.276/40 sec, 128.195/43 sec, 90.7505/30 sec, 118.96/40 sec, 141.542/49 sec, 66.6757/33 sec, 54.2238/27 sec, 62.8826/32 sec, 48.8963/24 sec )
[LOG] Nr of iterations: 770 (9, 4, 3, 28, 35, 9, 8, 9, 17, 14, 12, 7, 16, 11, 17, 14, 94, 34, 35, 13, 12, 224, 33, 8, 3, 2, 10, 22, 8, 6, 8, 16, 11, 11, 6, 1 )
[LOG] Total clause computation time: 287.586/97 sec (0.735733/0.735733 sec, 0.723032/0.723032 sec, 0.537967/0.537967 sec, 0.679701/0.679701 sec, 0.702868/0.702868 sec, 0.592052/0.592052 sec, 0.623698/0.623698 sec, 0.582434/0.582434 sec, 0.727414/0.727414 sec, 0.738302/0.738302 sec, 0.815275/0.815275 sec, 0.72601/0.72601 sec, 0.77543/0.77543 sec, 0.80035/0.80035 sec, 0.840375/0.840375 sec, 0.870097/0.870097 sec, 1.21603/1.21603 sec, 1.1222/1.1222 sec, 0.921969/0.921969 sec, 0.994833/0.994833 sec, 0.877917/0.877917 sec, 3.70348/3.70348 sec, 70.2312/70.2312 sec, 58.0477/58.0477 sec, 60.6171/60.6171 sec, 5.92297/5.92297 sec, 57.5232/57.5232 sec, 7.22535/7.22535 sec, 1.26173/1.26173 sec, 1.22713/1.22713 sec, 0.961723/0.961723 sec, 0.846004/0.846004 sec, 1.24476/1.24476 sec, 0.572844/0.572844 sec, 1.10028/1.10028 sec, 0.497236/0.497236 sec )
[LOG] Total clause minimization time: 1371.26/506 sec (0.734906/0.734906 sec, 0.732624/0.732624 sec, 0.59754/0.59754 sec, 22.2898/22.2898 sec, 18.4582/18.4582 sec, 5.4544/5.4544 sec, 9.11316/9.11316 sec, 5.3627/5.3627 sec, 13.6591/13.6591 sec, 12.2943/12.2943 sec, 0.741825/0.741825 sec, 0.769605/0.769605 sec, 0.794926/0.794926 sec, 0.907235/0.907235 sec, 0.946713/0.946713 sec, 0.988001/0.988001 sec, 18.2006/18.2006 sec, 8.29653/8.29653 sec, 11.0942/11.0942 sec, 17.2962/17.2962 sec, 17.839/17.839 sec, 66.2529/66.2529 sec, 95.0687/95.0687 sec, 81.7393/81.7393 sec, 98.1277/98.1277 sec, 89.9822/89.9822 sec, 62.6947/62.6947 sec, 120.909/120.909 sec, 89.4384/89.4384 sec, 117.684/117.684 sec, 140.527/140.527 sec, 65.7948/65.7948 sec, 52.9451/52.9451 sec, 62.2761/62.2761 sec, 47.763/47.763 sec, 13.4849/13.4849 sec )
[LOG] Total clause size reduction: 247904 --> 3258 (5280 --> 15, 1977 --> 4, 1504 --> 2, 18846 --> 117, 23460 --> 124, 3912 --> 10, 3346 --> 9, 3800 --> 10, 7408 --> 24, 5707 --> 46, 4697 --> 21, 2490 --> 12, 6045 --> 40, 3910 --> 22, 6064 --> 37, 4771 --> 25, 33945 --> 506, 11649 --> 75, 11560 --> 95, 3924 --> 26, 3619 --> 19, 69799 --> 1704, 9984 --> 109, 15 --> 15, 4 --> 4, 2 --> 2, 24 --> 24, 55 --> 54, 10 --> 10, 7 --> 7, 10 --> 10, 24 --> 24, 21 --> 21, 21 --> 21, 12 --> 12, 2 --> 2 )
[LOG] Average clause size reduction: 321.953 --> 4.23117 (586.667 --> 1.66667, 494.25 --> 1, 501.333 --> 0.666667, 673.071 --> 4.17857, 670.286 --> 3.54286, 434.667 --> 1.11111, 418.25 --> 1.125, 422.222 --> 1.11111, 435.765 --> 1.41176, 407.643 --> 3.28571, 391.417 --> 1.75, 355.714 --> 1.71429, 377.812 --> 2.5, 355.455 --> 2, 356.706 --> 2.17647, 340.786 --> 1.78571, 361.117 --> 5.38298, 342.618 --> 2.20588, 330.286 --> 2.71429, 301.846 --> 2, 301.583 --> 1.58333, 311.603 --> 7.60714, 302.545 --> 3.30303, 1.875 --> 1.875, 1.33333 --> 1.33333, 1 --> 1, 2.4 --> 2.4, 2.5 --> 2.45455, 1.25 --> 1.25, 1.16667 --> 1.16667, 1.25 --> 1.25, 1.5 --> 1.5, 1.90909 --> 1.90909, 1.90909 --> 1.90909, 2 --> 2, 2 --> 2 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 17123 AND gates.
[LOG] Size after ABC: 8506 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 765.665/255 sec (2.06476/0 sec, 0.113971/0 sec, 0.093985/0 sec, 33.0974/11 sec, 2.34651/1 sec, 0.378781/0 sec, 0.422295/1 sec, 0.307942/0 sec, 2.19654/0 sec, 2.79851/1 sec, 1.87885/1 sec, 0.37965/0 sec, 2.96055/1 sec, 5.45231/2 sec, 0.786007/0 sec, 0.590506/0 sec, 8.64159/3 sec, 2.27211/1 sec, 2.61212/1 sec, 1.08859/0 sec, 13.3703/5 sec, 96.842/32 sec, 584.97/195 sec )
[LOG] Nr of iterations: 3525 (4, 3, 7, 11, 9, 18, 17, 16, 24, 23, 18, 15, 80, 127, 24, 21, 107, 59, 73, 20, 46, 1103, 80, 3, 2, 6, 10, 8, 17, 16, 15, 23, 17, 16, 11, 17, 32, 12, 12, 105, 51, 71, 16, 10, 1076, 74 )
[LOG] Total clause computation time: 251.133/77 sec (0.920401/0.920401 sec, 0.016985/0.016985 sec, 0.012102/0.012102 sec, 30.9213/30.9213 sec, 0.568229/0.568229 sec, 0.051126/0.051126 sec, 0.043369/0.043369 sec, 0.037887/0.037887 sec, 0.061836/0.061836 sec, 2.13854/2.13854 sec, 0.052085/0.052085 sec, 0.087174/0.087174 sec, 0.289308/0.289308 sec, 0.483954/0.483954 sec, 0.110086/0.110086 sec, 0.101182/0.101182 sec, 5.41289/5.41289 sec, 0.260516/0.260516 sec, 0.298217/0.298217 sec, 0.202995/0.202995 sec, 0.239608/0.239608 sec, 9.13845/9.13845 sec, 84.9979/84.9979 sec, 6.97128/6.97128 sec, 5.49222/5.49222 sec, 1.54524/1.54524 sec, 3.4903/3.4903 sec, 3.03225/3.03225 sec, 0.735276/0.735276 sec, 0.387195/0.387195 sec, 0.499176/0.499176 sec, 0.369383/0.369383 sec, 0.462379/0.462379 sec, 0.285428/0.285428 sec, 0.772265/0.772265 sec, 0.423074/0.423074 sec, 0.433887/0.433887 sec, 0.281333/0.281333 sec, 4.38743/4.38743 sec, 67.0178/67.0178 sec, 0.507283/0.507283 sec, 0.554868/0.554868 sec, 0.24388/0.24388 sec, 0.911723/0.911723 sec, 10.6111/10.6111 sec, 5.27221/5.27221 sec )
[LOG] Total clause minimization time: 1148.59/389 sec (1.14171/1.14171 sec, 0.094938/0.094938 sec, 0.07925/0.07925 sec, 2.1703/2.1703 sec, 1.77457/1.77457 sec, 0.322665/0.322665 sec, 0.37394/0.37394 sec, 0.265895/0.265895 sec, 2.12718/2.12718 sec, 0.6524/0.6524 sec, 1.82107/1.82107 sec, 0.28737/0.28737 sec, 2.63983/2.63983 sec, 4.91534/4.91534 sec, 0.665277/0.665277 sec, 0.480144/0.480144 sec, 3.18344/3.18344 sec, 1.98522/1.98522 sec, 2.27796/2.27796 sec, 0.871373/0.871373 sec, 13.1014/13.1014 sec, 86.8997/86.8997 sec, 499.846/499.846 sec, 52.4927/52.4927 sec, 9.07853/9.07853 sec, 10.7034/10.7034 sec, 6.00358/6.00358 sec, 14.0941/14.0941 sec, 13.504/13.504 sec, 11.8375/11.8375 sec, 29.4025/29.4025 sec, 11.8432/11.8432 sec, 9.3017/9.3017 sec, 11.4531/11.4531 sec, 21.6662/21.6662 sec, 8.53923/8.53923 sec, 8.60509/8.60509 sec, 6.45883/6.45883 sec, 7.20341/7.20341 sec, 13.4147/13.4147 sec, 10.0585/10.0585 sec, 12.3978/12.3978 sec, 32.042/32.042 sec, 7.4309/7.4309 sec, 204.544/204.544 sec, 8.53729/8.53729 sec )
[LOG] Total clause size reduction: 192353 --> 41008 (330 --> 12, 218 --> 10, 648 --> 10, 1070 --> 58, 848 --> 40, 1785 --> 18, 1664 --> 19, 1545 --> 17, 2346 --> 56, 2222 --> 68, 1700 --> 39, 1386 --> 51, 7742 --> 949, 12222 --> 1688, 2208 --> 165, 1900 --> 106, 9964 --> 798, 5394 --> 285, 6624 --> 275, 1729 --> 105, 4050 --> 503, 98078 --> 18197, 6952 --> 416, 12 --> 12, 10 --> 10, 10 --> 10, 58 --> 58, 40 --> 40, 18 --> 18, 19 --> 19, 17 --> 17, 56 --> 56, 31 --> 31, 30 --> 30, 19 --> 19, 32 --> 32, 73 --> 72, 25 --> 25, 24 --> 24, 781 --> 705, 196 --> 168, 260 --> 255, 49 --> 46, 25 --> 25, 17580 --> 15088, 363 --> 363 )
[LOG] Average clause size reduction: 54.5682 --> 11.6335 (82.5 --> 3, 72.6667 --> 3.33333, 92.5714 --> 1.42857, 97.2727 --> 5.27273, 94.2222 --> 4.44444, 99.1667 --> 1, 97.8824 --> 1.11765, 96.5625 --> 1.0625, 97.75 --> 2.33333, 96.6087 --> 2.95652, 94.4444 --> 2.16667, 92.4 --> 3.4, 96.775 --> 11.8625, 96.2362 --> 13.2913, 92 --> 6.875, 90.4762 --> 5.04762, 93.1215 --> 7.45794, 91.4237 --> 4.83051, 90.7397 --> 3.76712, 86.45 --> 5.25, 88.0435 --> 10.9348, 88.9193 --> 16.4977, 86.9 --> 5.2, 4 --> 4, 5 --> 5, 1.66667 --> 1.66667, 5.8 --> 5.8, 5 --> 5, 1.05882 --> 1.05882, 1.1875 --> 1.1875, 1.13333 --> 1.13333, 2.43478 --> 2.43478, 1.82353 --> 1.82353, 1.875 --> 1.875, 1.72727 --> 1.72727, 1.88235 --> 1.88235, 2.28125 --> 2.25, 2.08333 --> 2.08333, 2 --> 2, 7.4381 --> 6.71429, 3.84314 --> 3.29412, 3.66197 --> 3.59155, 3.0625 --> 2.875, 2.5 --> 2.5, 16.3383 --> 14.0223, 4.90541 --> 4.90541 )
[LOG] Overall execution time: 1664.57 sec CPU time.
[LOG] Overall execution time: 606 sec real time.
[DBG] Resident set: 40060 kB.
[DBG] Virtual Memory: 175068 kB.
[DBG] Max memory usage: 169952 kB.
Synthesis time: 605.61 sec (Real time) / 1631.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 50.01 sec (Real time) / 49.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3436 19 68 1 3326
=====================  genbuf16b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 486.579 sec CPU time.
[LOG] Relation determinization time: 180 sec real time.
[LOG] Final circuit size: 885 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1801 AND gates.
[LOG] Size after ABC: 1467 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 424.326/146 sec (2.31656/1 sec, 2.30947/0 sec, 1.79354/1 sec, 25.2096/8 sec, 2.34967/1 sec, 4.56936/2 sec, 15.7312/5 sec, 57.4649/19 sec, 18.6017/6 sec, 8.07114/3 sec, 2.06914/1 sec, 2.53827/1 sec, 2.07012/1 sec, 2.04064/0 sec, 2.18044/1 sec, 6.48415/2 sec, 18.8007/6 sec, 2.22356/1 sec, 7.8075/3 sec, 2.60541/1 sec, 19.5515/6 sec, 36.9539/13 sec, 37.2075/12 sec, 42.1137/14 sec, 101.263/38 sec )
[LOG] Nr of iterations: 500 (8, 4, 3, 26, 24, 8, 9, 8, 15, 9, 14, 14, 12, 13, 9, 13, 55, 9, 37, 15, 14, 11, 91, 72, 7, 0 )
[LOG] Total clause computation time: 28.9903/11 sec (1.08555/1.08555 sec, 1.10617/1.10617 sec, 0.787116/0.787116 sec, 1.05701/1.05701 sec, 0.936131/0.936131 sec, 0.862995/0.862995 sec, 0.904307/0.904307 sec, 0.919168/0.919168 sec, 0.991209/0.991209 sec, 1.13336/1.13336 sec, 0.941243/0.941243 sec, 1.29/1.29 sec, 1.12553/1.12553 sec, 1.02826/1.02826 sec, 1.12744/1.12744 sec, 1.03201/1.03201 sec, 1.54585/1.54585 sec, 0.819704/0.819704 sec, 1.03919/1.03919 sec, 0.961041/0.961041 sec, 1.1945/1.1945 sec, 0.607389/0.607389 sec, 2.0424/2.0424 sec, 2.53625/2.53625 sec, 1.91641/1.91641 sec, 0/0 sec )
[LOG] Total clause minimization time: 451.929/167 sec (1.08023/1.08023 sec, 1.11438/1.11438 sec, 0.907282/0.907282 sec, 24.0506/24.0506 sec, 1.31582/1.31582 sec, 3.62194/3.62194 sec, 14.7417/14.7417 sec, 56.4482/56.4482 sec, 17.5156/17.5156 sec, 6.83439/6.83439 sec, 1.03813/1.03813 sec, 1.16183/1.16183 sec, 0.848665/0.848665 sec, 0.921714/0.921714 sec, 0.957843/0.957843 sec, 5.35486/5.35486 sec, 17.1445/17.1445 sec, 1.30231/1.30231 sec, 6.65668/6.65668 sec, 1.54025/1.54025 sec, 18.2575/18.2575 sec, 36.2426/36.2426 sec, 35.0324/35.0324 sec, 39.4392/39.4392 sec, 99.2895/99.2895 sec, 59.1106/59.1106 sec )
[LOG] Total clause size reduction: 199114 --> 1484 (4858 --> 7, 2106 --> 3, 1584 --> 2, 18400 --> 98, 16744 --> 98, 3605 --> 9, 4032 --> 11, 3437 --> 12, 6846 --> 26, 3720 --> 11, 6019 --> 22, 5863 --> 23, 4939 --> 18, 5244 --> 33, 3400 --> 17, 4956 --> 31, 21114 --> 230, 3032 --> 20, 13572 --> 86, 4956 --> 31, 4563 --> 36, 3540 --> 25, 29430 --> 434, 23146 --> 193, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 398.228 --> 2.968 (607.25 --> 0.875, 526.5 --> 0.75, 528 --> 0.666667, 707.692 --> 3.76923, 697.667 --> 4.08333, 450.625 --> 1.125, 448 --> 1.22222, 429.625 --> 1.5, 456.4 --> 1.73333, 413.333 --> 1.22222, 429.929 --> 1.57143, 418.786 --> 1.64286, 411.583 --> 1.5, 403.385 --> 2.53846, 377.778 --> 1.88889, 381.231 --> 2.38462, 383.891 --> 4.18182, 336.889 --> 2.22222, 366.811 --> 2.32432, 330.4 --> 2.06667, 325.929 --> 2.57143, 321.818 --> 2.27273, 323.407 --> 4.76923, 321.472 --> 2.68056, 1 --> 1, 0 --> 0 )
[LOG] Final circuit size: 885 new AND gates.
[LOG] Size before ABC: 1470 AND gates.
[LOG] Size after ABC: 885 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 135.846/45 sec (2.61429/1 sec, 0.132573/0 sec, 0.182596/0 sec, 30.8713/10 sec, 10.7685/4 sec, 2.17663/0 sec, 0.789729/1 sec, 0.396916/0 sec, 0.635769/0 sec, 4.4249/2 sec, 3.02633/1 sec, 0.552971/0 sec, 4.30197/1 sec, 4.15106/2 sec, 0.561999/0 sec, 0.768364/0 sec, 15.8299/5 sec, 1.3252/1 sec, 2.6045/1 sec, 1.22021/0 sec, 0.909581/0 sec, 1.50376/1 sec, 30.9021/10 sec, 15.1949/5 sec )
[LOG] Nr of iterations: 1442 (6, 3, 10, 7, 18, 27, 26, 13, 20, 14, 74, 19, 38, 81, 14, 23, 120, 21, 51, 24, 17, 20, 134, 140, 5, 2, 9, 6, 9, 19, 25, 12, 19, 9, 21, 13, 13, 17, 11, 15, 57, 9, 37, 16, 12, 10, 75, 101 )
[LOG] Total clause computation time: 81.4951/25 sec (1.22176/1.22176 sec, 0.053162/0.053162 sec, 0.032526/0.032526 sec, 26.6208/26.6208 sec, 9.9132/9.9132 sec, 0.121175/0.121175 sec, 0.109109/0.109109 sec, 0.053605/0.053605 sec, 0.090947/0.090947 sec, 0.112844/0.112844 sec, 0.459617/0.459617 sec, 0.146296/0.146296 sec, 0.321581/0.321581 sec, 0.546143/0.546143 sec, 0.157466/0.157466 sec, 0.182979/0.182979 sec, 1.09622/1.09622 sec, 0.226672/0.226672 sec, 0.450735/0.450735 sec, 0.242315/0.242315 sec, 0.205189/0.205189 sec, 0.187922/0.187922 sec, 2.52654/2.52654 sec, 2.79578/2.79578 sec, 3.61752/3.61752 sec, 0.800727/0.800727 sec, 5.10814/5.10814 sec, 1.94582/1.94582 sec, 1.85635/1.85635 sec, 0.457951/0.457951 sec, 0.25514/0.25514 sec, 0.166631/0.166631 sec, 0.158501/0.158501 sec, 0.180409/0.180409 sec, 0.260777/0.260777 sec, 0.210812/0.210812 sec, 0.224396/0.224396 sec, 0.210384/0.210384 sec, 0.208632/0.208632 sec, 0.170602/0.170602 sec, 2.4701/2.4701 sec, 0.123028/0.123028 sec, 0.447548/0.447548 sec, 4.69928/4.69928 sec, 0.110409/0.110409 sec, 0.083888/0.083888 sec, 9.08169/9.08169 sec, 0.77185/0.77185 sec )
[LOG] Total clause minimization time: 321.06/109 sec (1.38839/1.38839 sec, 0.077613/0.077613 sec, 0.146557/0.146557 sec, 4.24526/4.24526 sec, 0.845259/0.845259 sec, 2.04618/2.04618 sec, 0.672104/0.672104 sec, 0.338323/0.338323 sec, 0.538149/0.538149 sec, 4.3061/4.3061 sec, 2.53336/2.53336 sec, 0.395936/0.395936 sec, 3.95485/3.95485 sec, 3.54424/3.54424 sec, 0.394244/0.394244 sec, 0.569424/0.569424 sec, 14.6341/14.6341 sec, 1.07729/1.07729 sec, 2.1115/2.1115 sec, 0.956139/0.956139 sec, 0.687795/0.687795 sec, 1.29608/1.29608 sec, 28.276/28.276 sec, 12.2879/12.2879 sec, 38.8624/38.8624 sec, 3.70035/3.70035 sec, 10.5893/10.5893 sec, 3.14128/3.14128 sec, 3.27915/3.27915 sec, 12.2295/12.2295 sec, 5.34259/5.34259 sec, 4.39883/4.39883 sec, 28.3169/28.3169 sec, 35.2403/35.2403 sec, 2.54958/2.54958 sec, 2.09393/2.09393 sec, 3.00066/3.00066 sec, 2.30826/2.30826 sec, 2.24802/2.24802 sec, 2.66027/2.66027 sec, 2.31262/2.31262 sec, 54.4308/54.4308 sec, 3.64901/3.64901 sec, 2.42302/2.42302 sec, 2.51824/2.51824 sec, 2.15106/2.15106 sec, 2.70098/2.70098 sec, 3.58997/3.58997 sec )
[LOG] Total clause size reduction: 90457 --> 8756 (575 --> 13, 228 --> 9, 1017 --> 16, 672 --> 40, 1887 --> 232, 2860 --> 96, 2725 --> 36, 1296 --> 13, 2033 --> 25, 1378 --> 51, 7665 --> 942, 1872 --> 73, 3811 --> 340, 8160 --> 1164, 1313 --> 49, 2200 --> 104, 11781 --> 1403, 1960 --> 187, 4850 --> 242, 2208 --> 73, 1520 --> 50, 1786 --> 108, 12369 --> 1269, 12788 --> 751, 13 --> 13, 9 --> 9, 16 --> 16, 40 --> 40, 59 --> 59, 21 --> 21, 36 --> 36, 13 --> 13, 25 --> 25, 14 --> 14, 35 --> 35, 20 --> 20, 26 --> 26, 34 --> 34, 20 --> 20, 29 --> 29, 288 --> 274, 19 --> 19, 92 --> 92, 40 --> 40, 26 --> 26, 21 --> 21, 298 --> 279, 309 --> 309 )
[LOG] Average clause size reduction: 62.7302 --> 6.07212 (95.8333 --> 2.16667, 76 --> 3, 101.7 --> 1.6, 96 --> 5.71429, 104.833 --> 12.8889, 105.926 --> 3.55556, 104.808 --> 1.38462, 99.6923 --> 1, 101.65 --> 1.25, 98.4286 --> 3.64286, 103.581 --> 12.7297, 98.5263 --> 3.84211, 100.289 --> 8.94737, 100.741 --> 14.3704, 93.7857 --> 3.5, 95.6522 --> 4.52174, 98.175 --> 11.6917, 93.3333 --> 8.90476, 95.098 --> 4.7451, 92 --> 3.04167, 89.4118 --> 2.94118, 89.3 --> 5.4, 92.306 --> 9.47015, 91.3429 --> 5.36429, 2.6 --> 2.6, 4.5 --> 4.5, 1.77778 --> 1.77778, 6.66667 --> 6.66667, 6.55556 --> 6.55556, 1.10526 --> 1.10526, 1.44 --> 1.44, 1.08333 --> 1.08333, 1.31579 --> 1.31579, 1.55556 --> 1.55556, 1.66667 --> 1.66667, 1.53846 --> 1.53846, 2 --> 2, 2 --> 2, 1.81818 --> 1.81818, 1.93333 --> 1.93333, 5.05263 --> 4.80702, 2.11111 --> 2.11111, 2.48649 --> 2.48649, 2.5 --> 2.5, 2.16667 --> 2.16667, 2.1 --> 2.1, 3.97333 --> 3.72, 3.05941 --> 3.05941 )
[LOG] Overall execution time: 486.61 sec CPU time.
[LOG] Overall execution time: 180 sec real time.
[DBG] Resident set: 52144 kB.
[DBG] Virtual Memory: 203152 kB.
[DBG] Max memory usage: 150276 kB.
Synthesis time: 179.82 sec (Real time) / 478.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.75 sec (Real time) / 5.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1687 20 71 1 1572
=====================  genbuf1f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.18759 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.00239/1 sec (0.10094/0 sec, 0.08593/0 sec, 0.105161/0 sec, 0.073503/0 sec, 0.078188/0 sec, 0.070182/0 sec, 0.109507/0 sec, 0.067113/0 sec, 0.081661/1 sec, 0.054079/0 sec, 0.094804/0 sec, 0.081322/0 sec )
[LOG] Nr of iterations: 70 (11, 10, 4, 2, 9, 3, 9, 9, 3, 1, 8, 1 )
[LOG] Total clause computation time: 0.41432/0 sec (0.034703/0.034703 sec, 0.037225/0.037225 sec, 0.056224/0.056224 sec, 0.035692/0.035692 sec, 0.031477/0.031477 sec, 0.032444/0.032444 sec, 0.049473/0.049473 sec, 0.028543/0.028543 sec, 0.032979/0.032979 sec, 7.6e-05/7.6e-05 sec, 0.037006/0.037006 sec, 0.038478/0.038478 sec )
[LOG] Total clause minimization time: 0.539846/1 sec (0.056036/0.056036 sec, 0.042899/0.042899 sec, 0.043237/0.043237 sec, 0.033397/0.033397 sec, 0.042623/0.042623 sec, 0.033783/0.033783 sec, 0.05635/0.05635 sec, 0.03627/0.03627 sec, 0.046667/0.046667 sec, 0.052023/0.052023 sec, 0.055611/0.055611 sec, 0.04095/0.04095 sec )
[LOG] Total clause size reduction: 4120 --> 116 (1330 --> 17, 1125 --> 16, 357 --> 6, 117 --> 0, 928 --> 19, 206 --> 3, 15 --> 14, 16 --> 15, 6 --> 6, 0 --> 0, 19 --> 19, 1 --> 1 )
[LOG] Average clause size reduction: 58.8571 --> 1.65714 (120.909 --> 1.54545, 112.5 --> 1.6, 89.25 --> 1.5, 58.5 --> 0, 103.111 --> 2.11111, 68.6667 --> 1, 1.66667 --> 1.55556, 1.77778 --> 1.66667, 2 --> 2, 0 --> 0, 2.375 --> 2.375, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.15331/1 sec (0.787921/0 sec, 0.60357/1 sec, 0.225653/0 sec, 0.085631/0 sec, 0.264677/0 sec, 0.185862/0 sec )
[LOG] Nr of iterations: 64 (13, 12, 12, 2, 16, 9 )
[LOG] Total clause computation time: 0.279688/1 sec (0.123418/0.123418 sec, 0.080907/0.080907 sec, 0.033395/0.033395 sec, 0.006443/0.006443 sec, 0.020015/0.020015 sec, 0.01551/0.01551 sec )
[LOG] Total clause minimization time: 1.85367/0 sec (0.654854/0.654854 sec, 0.519295/0.519295 sec, 0.190528/0.190528 sec, 0.077519/0.077519 sec, 0.242919/0.242919 sec, 0.16855/0.16855 sec )
[LOG] Total clause size reduction: 1566 --> 133 (324 --> 27, 297 --> 22, 297 --> 34, 27 --> 0, 405 --> 36, 216 --> 14 )
[LOG] Average clause size reduction: 24.4688 --> 2.07812 (24.9231 --> 2.07692, 24.75 --> 1.83333, 24.75 --> 2.83333, 13.5 --> 0, 25.3125 --> 2.25, 24 --> 1.55556 )
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.246947/0 sec (0.126693/0 sec, 0.023084/0 sec, 0.015636/0 sec, 0.044522/0 sec, 0.026991/0 sec, 0.010021/0 sec )
[LOG] Nr of iterations: 85 (10, 11, 5, 2, 10, 8, 9, 9, 4, 1, 9, 7 )
[LOG] Total clause computation time: 0.164362/0 sec (0.062451/0.062451 sec, 0.00891/0.00891 sec, 0.007295/0.007295 sec, 0.013174/0.013174 sec, 0.010055/0.010055 sec, 0.003086/0.003086 sec, 0.033206/0.033206 sec, 0.006561/0.006561 sec, 0.007919/0.007919 sec, 2.2e-05/2.2e-05 sec, 0.003767/0.003767 sec, 0.007916/0.007916 sec )
[LOG] Total clause minimization time: 0.454454/0 sec (0.063546/0.063546 sec, 0.013418/0.013418 sec, 0.007998/0.007998 sec, 0.031247/0.031247 sec, 0.016247/0.016247 sec, 0.006359/0.006359 sec, 0.044118/0.044118 sec, 0.016249/0.016249 sec, 0.009519/0.009519 sec, 0.006882/0.006882 sec, 0.013124/0.013124 sec, 0.225747/0.225747 sec )
[LOG] Total clause size reduction: 1349 --> 167 (306 --> 19, 330 --> 23, 128 --> 8, 31 --> 0, 270 --> 23, 203 --> 13, 19 --> 19, 18 --> 18, 8 --> 8, 0 --> 0, 23 --> 23, 13 --> 13 )
[LOG] Average clause size reduction: 15.8706 --> 1.96471 (30.6 --> 1.9, 30 --> 2.09091, 25.6 --> 1.6, 15.5 --> 0, 27 --> 2.3, 25.375 --> 1.625, 2.11111 --> 2.11111, 2 --> 2, 2 --> 2, 0 --> 0, 2.55556 --> 2.55556, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 2.19026 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 9592 kB.
[DBG] Virtual Memory: 170400 kB.
[DBG] Max memory usage: 11372 kB.
Synthesis time: 1.83 sec (Real time) / 2.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 225 5 23 1 192
=====================  genbuf2f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.73627 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 199 AND gates.
[LOG] Size after ABC: 169 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.19782/2 sec (0.145064/0 sec, 0.211134/0 sec, 0.193457/0 sec, 0.157112/0 sec, 0.147158/0 sec, 0.183033/1 sec, 0.302017/0 sec, 0.296743/0 sec, 0.224454/0 sec, 0.280197/0 sec, 0.267169/0 sec, 0.4609/0 sec, 0.168858/0 sec, 0.160527/1 sec )
[LOG] Nr of iterations: 128 (17, 18, 3, 6, 6, 20, 2, 15, 10, 2, 5, 5, 18, 1 )
[LOG] Total clause computation time: 1.17367/1 sec (0.064704/0.064704 sec, 0.088336/0.088336 sec, 0.07714/0.07714 sec, 0.071624/0.071624 sec, 0.075159/0.075159 sec, 0.092131/0.092131 sec, 0.144419/0.144419 sec, 0.117702/0.117702 sec, 0.086102/0.086102 sec, 0.10171/0.10171 sec, 0.069091/0.069091 sec, 0.04689/0.04689 sec, 0.081037/0.081037 sec, 0.057623/0.057623 sec )
[LOG] Total clause minimization time: 1.93724/1 sec (0.070068/0.070068 sec, 0.113158/0.113158 sec, 0.107596/0.107596 sec, 0.07654/0.07654 sec, 0.065768/0.065768 sec, 0.083905/0.083905 sec, 0.151356/0.151356 sec, 0.172716/0.172716 sec, 0.13345/0.13345 sec, 0.174071/0.174071 sec, 0.193503/0.193503 sec, 0.41094/0.41094 sec, 0.084139/0.084139 sec, 0.100029/0.100029 sec )
[LOG] Total clause size reduction: 9603 --> 307 (2672 --> 49, 2703 --> 56, 284 --> 3, 655 --> 9, 640 --> 8, 2394 --> 51, 121 --> 1, 43 --> 40, 24 --> 23, 3 --> 3, 9 --> 9, 8 --> 8, 46 --> 46, 1 --> 1 )
[LOG] Average clause size reduction: 75.0234 --> 2.39844 (157.176 --> 2.88235, 150.167 --> 3.11111, 94.6667 --> 1, 109.167 --> 1.5, 106.667 --> 1.33333, 119.7 --> 2.55, 60.5 --> 0.5, 2.86667 --> 2.66667, 2.4 --> 2.3, 1.5 --> 1.5, 1.8 --> 1.8, 1.6 --> 1.6, 2.55556 --> 2.55556, 1 --> 1 )
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.624071/0 sec (0.2845/0 sec, 0.069584/0 sec, 0.032395/0 sec, 0.059006/0 sec, 0.045019/0 sec, 0.123446/0 sec, 0.010121/0 sec )
[LOG] Nr of iterations: 149 (19, 13, 6, 6, 9, 20, 6, 17, 11, 5, 5, 8, 19, 5 )
[LOG] Total clause computation time: 1.00612/0 sec (0.136754/0.136754 sec, 0.026127/0.026127 sec, 0.00673/0.00673 sec, 0.020753/0.020753 sec, 0.019533/0.019533 sec, 0.052791/0.052791 sec, 0.003333/0.003333 sec, 0.124138/0.124138 sec, 0.0637/0.0637 sec, 0.445428/0.445428 sec, 0.020836/0.020836 sec, 0.016481/0.016481 sec, 0.04889/0.04889 sec, 0.020622/0.020622 sec )
[LOG] Total clause minimization time: 1.1881/0 sec (0.146005/0.146005 sec, 0.041992/0.041992 sec, 0.025151/0.025151 sec, 0.037559/0.037559 sec, 0.02452/0.02452 sec, 0.068587/0.068587 sec, 0.006222/0.006222 sec, 0.171328/0.171328 sec, 0.398296/0.398296 sec, 0.066528/0.066528 sec, 0.041307/0.041307 sec, 0.0339/0.0339 sec, 0.065724/0.065724 sec, 0.060983/0.060983 sec )
[LOG] Total clause size reduction: 2780 --> 335 (702 --> 46, 456 --> 28, 185 --> 7, 180 --> 10, 280 --> 22, 646 --> 54, 165 --> 8, 41 --> 39, 24 --> 24, 7 --> 7, 10 --> 10, 22 --> 18, 54 --> 54, 8 --> 8 )
[LOG] Average clause size reduction: 18.6577 --> 2.24832 (36.9474 --> 2.42105, 35.0769 --> 2.15385, 30.8333 --> 1.16667, 30 --> 1.66667, 31.1111 --> 2.44444, 32.3 --> 2.7, 27.5 --> 1.33333, 2.41176 --> 2.29412, 2.18182 --> 2.18182, 1.4 --> 1.4, 2 --> 2, 2.75 --> 2.25, 2.84211 --> 2.84211, 1.6 --> 1.6 )
[LOG] Overall execution time: 5.73904 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 16736 kB.
[DBG] Virtual Memory: 171156 kB.
[DBG] Max memory usage: 18628 kB.
Synthesis time: 3.69 sec (Real time) / 5.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 311 6 26 1 272
=====================  genbuf3f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 19.7459 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 216 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 408 AND gates.
[LOG] Size after ABC: 345 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.4751/7 sec (0.349608/0 sec, 0.410328/1 sec, 0.349923/0 sec, 0.304536/0 sec, 0.367642/0 sec, 0.335064/0 sec, 3.17905/1 sec, 0.626549/0 sec, 0.273965/0 sec, 1.53077/0 sec, 1.8753/1 sec, 1.70239/0 sec, 1.4794/1 sec, 1.3445/1 sec, 1.95878/1 sec, 1.04808/0 sec, 0.350871/0 sec, 0.98839/1 sec )
[LOG] Nr of iterations: 224 (26, 32, 7, 7, 7, 6, 5, 31, 2, 17, 28, 6, 5, 6, 5, 4, 29, 1 )
[LOG] Total clause computation time: 3.38166/0 sec (0.129874/0.129874 sec, 0.131411/0.131411 sec, 0.179464/0.179464 sec, 0.104351/0.104351 sec, 0.138826/0.138826 sec, 0.155784/0.155784 sec, 0.326077/0.326077 sec, 0.296687/0.296687 sec, 0.130822/0.130822 sec, 0.351218/0.351218 sec, 0.266639/0.266639 sec, 0.237719/0.237719 sec, 0.124291/0.124291 sec, 0.122695/0.122695 sec, 0.22305/0.22305 sec, 0.177984/0.177984 sec, 0.157154/0.157154 sec, 0.127611/0.127611 sec )
[LOG] Total clause minimization time: 14.8846/7 sec (0.195049/0.195049 sec, 0.263055/0.263055 sec, 0.156201/0.156201 sec, 0.185738/0.185738 sec, 0.214447/0.214447 sec, 0.164326/0.164326 sec, 2.83769/2.83769 sec, 0.312226/0.312226 sec, 0.128431/0.128431 sec, 1.1698/1.1698 sec, 1.5991/1.5991 sec, 1.45653/1.45653 sec, 1.34711/1.34711 sec, 1.21644/1.21644 sec, 1.73054/1.73054 sec, 0.864846/0.864846 sec, 0.187161/0.187161 sec, 0.855922/0.855922 sec )
[LOG] Total clause size reduction: 20265 --> 713 (5150 --> 112, 6138 --> 130, 1050 --> 10, 1008 --> 11, 906 --> 11, 720 --> 11, 572 --> 9, 4260 --> 108, 137 --> 1, 63 --> 58, 110 --> 101, 10 --> 10, 8 --> 8, 11 --> 11, 11 --> 11, 9 --> 9, 101 --> 101, 1 --> 1 )
[LOG] Average clause size reduction: 90.4688 --> 3.18304 (198.077 --> 4.30769, 191.812 --> 4.0625, 150 --> 1.42857, 144 --> 1.57143, 129.429 --> 1.57143, 120 --> 1.83333, 114.4 --> 1.8, 137.419 --> 3.48387, 68.5 --> 0.5, 3.70588 --> 3.41176, 3.92857 --> 3.60714, 1.66667 --> 1.66667, 1.6 --> 1.6, 1.83333 --> 1.83333, 2.2 --> 2.2, 2.25 --> 2.25, 3.48276 --> 3.48276, 1 --> 1 )
[LOG] Final circuit size: 216 new AND gates.
[LOG] Size before ABC: 393 AND gates.
[LOG] Size after ABC: 216 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.80072/2 sec (0.494815/0 sec, 0.299314/1 sec, 0.688671/0 sec, 0.037492/0 sec, 0.037885/0 sec, 0.09474/0 sec, 0.90495/0 sec, 1.22157/1 sec, 0.021285/0 sec )
[LOG] Nr of iterations: 263 (27, 26, 6, 7, 6, 13, 9, 37, 7, 26, 25, 5, 6, 5, 8, 8, 36, 6 )
[LOG] Total clause computation time: 3.51218/0 sec (0.19234/0.19234 sec, 0.071381/0.071381 sec, 0.004416/0.004416 sec, 0.004832/0.004832 sec, 0.00368/0.00368 sec, 0.028588/0.028588 sec, 0.703062/0.703062 sec, 0.12422/0.12422 sec, 0.006746/0.006746 sec, 0.671766/0.671766 sec, 0.129013/0.129013 sec, 0.054033/0.054033 sec, 0.053362/0.053362 sec, 0.043569/0.043569 sec, 1.20537/1.20537 sec, 0.038398/0.038398 sec, 0.108238/0.108238 sec, 0.069169/0.069169 sec )
[LOG] Total clause minimization time: 8.70984/5 sec (0.298963/0.298963 sec, 0.224304/0.224304 sec, 0.68348/0.68348 sec, 0.031839/0.031839 sec, 0.033458/0.033458 sec, 0.064328/0.064328 sec, 0.200508/0.200508 sec, 1.0927/1.0927 sec, 0.013691/0.013691 sec, 3.10765/3.10765 sec, 1.51191/1.51191 sec, 0.24607/0.24607 sec, 0.144185/0.144185 sec, 0.196229/0.196229 sec, 0.150532/0.150532 sec, 0.16815/0.16815 sec, 0.312522/0.312522 sec, 0.229316/0.229316 sec )
[LOG] Total clause size reduction: 5864 --> 834 (1196 --> 92, 1125 --> 95, 220 --> 6, 258 --> 9, 210 --> 8, 492 --> 59, 320 --> 17, 1404 --> 145, 228 --> 10, 92 --> 87, 95 --> 87, 6 --> 6, 9 --> 9, 8 --> 7, 29 --> 25, 17 --> 17, 145 --> 145, 10 --> 10 )
[LOG] Average clause size reduction: 22.2966 --> 3.1711 (44.2963 --> 3.40741, 43.2692 --> 3.65385, 36.6667 --> 1, 36.8571 --> 1.28571, 35 --> 1.33333, 37.8462 --> 4.53846, 35.5556 --> 1.88889, 37.9459 --> 3.91892, 32.5714 --> 1.42857, 3.53846 --> 3.34615, 3.8 --> 3.48, 1.2 --> 1.2, 1.5 --> 1.5, 1.6 --> 1.4, 3.625 --> 3.125, 2.125 --> 2.125, 4.02778 --> 4.02778, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 19.7503 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
[DBG] Resident set: 21912 kB.
[DBG] Virtual Memory: 172612 kB.
[DBG] Max memory usage: 38120 kB.
Synthesis time: 8.41 sec (Real time) / 19.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 462 7 30 1 416
=====================  genbuf4f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 103.94 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 461 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 901 AND gates.
[LOG] Size after ABC: 761 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 90.0938/33 sec (0.326016/0 sec, 0.287346/1 sec, 0.698109/0 sec, 0.505592/0 sec, 0.58089/0 sec, 0.680753/0 sec, 8.5378/3 sec, 9.86946/4 sec, 4.89794/1 sec, 2.58857/1 sec, 32.0068/11 sec, 29.1146/12 sec )
[LOG] Nr of iterations: 211 (2, 2, 26, 16, 19, 16, 34, 39, 26, 29, 1, 1, 0 )
[LOG] Total clause computation time: 8.69217/2 sec (0.121855/0.121855 sec, 0.153987/0.153987 sec, 0.348735/0.348735 sec, 0.186661/0.186661 sec, 0.245711/0.245711 sec, 0.218714/0.218714 sec, 1.51983/1.51983 sec, 0.448083/0.448083 sec, 0.545133/0.545133 sec, 0.608883/0.608883 sec, 0.792426/0.792426 sec, 3.50216/3.50216 sec, 0/0 sec )
[LOG] Total clause minimization time: 93.9933/39 sec (0.164113/0.164113 sec, 0.110406/0.110406 sec, 0.323917/0.323917 sec, 0.292277/0.292277 sec, 0.309185/0.309185 sec, 0.436146/0.436146 sec, 6.98786/6.98786 sec, 9.38382/9.38382 sec, 4.31563/4.31563 sec, 1.94145/1.94145 sec, 31.1974/31.1974 sec, 25.5957/25.5957 sec, 12.9354/12.9354 sec )
[LOG] Total clause size reduction: 35600 --> 782 (276 --> 1, 263 --> 1, 5475 --> 108, 3135 --> 57, 3708 --> 45, 2805 --> 50, 5577 --> 162, 6118 --> 203, 3900 --> 80, 4340 --> 72, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 168.72 --> 3.70616 (138 --> 0.5, 131.5 --> 0.5, 210.577 --> 4.15385, 195.938 --> 3.5625, 195.158 --> 2.36842, 175.312 --> 3.125, 164.029 --> 4.76471, 156.872 --> 5.20513, 150 --> 3.07692, 149.655 --> 2.48276, 1 --> 1, 1 --> 1, 0 --> 0 )
[LOG] Final circuit size: 461 new AND gates.
[LOG] Size before ABC: 815 AND gates.
[LOG] Size after ABC: 461 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.2654/5 sec (0.429087/1 sec, 0.075376/0 sec, 2.64133/0 sec, 4.35247/2 sec, 0.35793/0 sec, 0.289909/0 sec, 1.88884/1 sec, 0.634635/0 sec, 0.714164/0 sec, 1.8817/1 sec )
[LOG] Nr of iterations: 473 (7, 8, 66, 32, 22, 19, 22, 20, 30, 24, 6, 7, 65, 20, 16, 17, 21, 19, 29, 23 )
[LOG] Total clause computation time: 13.0319/5 sec (0.194949/0.194949 sec, 0.01407/0.01407 sec, 0.31305/0.31305 sec, 1.8221/1.8221 sec, 0.066549/0.066549 sec, 0.0432/0.0432 sec, 1.60601/1.60601 sec, 0.234415/0.234415 sec, 0.194713/0.194713 sec, 1.3072/1.3072 sec, 1.36278/1.36278 sec, 1.75126/1.75126 sec, 0.381243/0.381243 sec, 0.188386/0.188386 sec, 0.142306/0.142306 sec, 0.135624/0.135624 sec, 0.676201/0.676201 sec, 1.33174/1.33174 sec, 0.124771/0.124771 sec, 1.14129/1.14129 sec )
[LOG] Total clause minimization time: 63.8402/21 sec (0.232754/0.232754 sec, 0.059694/0.059694 sec, 2.3148/2.3148 sec, 2.5227/2.5227 sec, 0.286799/0.286799 sec, 0.24263/0.24263 sec, 0.277292/0.277292 sec, 0.394192/0.394192 sec, 0.51146/0.51146 sec, 0.567887/0.567887 sec, 42.2977/42.2977 sec, 0.649022/0.649022 sec, 1.40771/1.40771 sec, 2.05615/2.05615 sec, 0.916185/0.916185 sec, 0.943487/0.943487 sec, 0.908247/0.908247 sec, 0.836831/0.836831 sec, 4.99034/4.99034 sec, 1.42431/1.42431 sec )
[LOG] Total clause size reduction: 11975 --> 1766 (306 --> 11, 350 --> 19, 3185 --> 303, 1488 --> 135, 987 --> 84, 828 --> 60, 945 --> 100, 836 --> 77, 1247 --> 94, 966 --> 68, 11 --> 11, 19 --> 19, 303 --> 291, 65 --> 63, 47 --> 46, 53 --> 52, 100 --> 100, 77 --> 77, 94 --> 88, 68 --> 68 )
[LOG] Average clause size reduction: 25.3171 --> 3.73362 (43.7143 --> 1.57143, 43.75 --> 2.375, 48.2576 --> 4.59091, 46.5 --> 4.21875, 44.8636 --> 3.81818, 43.5789 --> 3.15789, 42.9545 --> 4.54545, 41.8 --> 3.85, 41.5667 --> 3.13333, 40.25 --> 2.83333, 1.83333 --> 1.83333, 2.71429 --> 2.71429, 4.66154 --> 4.47692, 3.25 --> 3.15, 2.9375 --> 2.875, 3.11765 --> 3.05882, 4.7619 --> 4.7619, 4.05263 --> 4.05263, 3.24138 --> 3.03448, 2.95652 --> 2.95652 )
[LOG] Overall execution time: 103.948 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
[DBG] Resident set: 43848 kB.
[DBG] Virtual Memory: 183176 kB.
[DBG] Max memory usage: 72640 kB.
Synthesis time: 42.29 sec (Real time) / 102.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.43 sec (Real time) / 4.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 747 8 33 1 696
=====================  genbuf5f5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 409.466 sec CPU time.
[LOG] Relation determinization time: 148 sec real time.
[LOG] Final circuit size: 727 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 727 new AND gates.
[LOG] Size before ABC: 1400 AND gates.
[LOG] Size after ABC: 727 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 132.95/44 sec (1.09549/0 sec, 0.172973/0 sec, 5.05871/2 sec, 2.97496/1 sec, 2.98452/1 sec, 0.949973/0 sec, 1.03721/1 sec, 1.78903/0 sec, 1.82005/1 sec, 97.6033/32 sec, 11.944/4 sec, 5.51989/2 sec )
[LOG] Nr of iterations: 782 (7, 10, 60, 36, 43, 29, 38, 23, 18, 113, 31, 13, 6, 8, 59, 25, 35, 28, 32, 22, 17, 87, 30, 12 )
[LOG] Total clause computation time: 41.7771/13 sec (0.574042/0.574042 sec, 0.026825/0.026825 sec, 1.97261/1.97261 sec, 0.280634/0.280634 sec, 2.03668/2.03668 sec, 0.178936/0.178936 sec, 0.155341/0.155341 sec, 0.803107/0.803107 sec, 0.615114/0.615114 sec, 10.6592/10.6592 sec, 0.337938/0.337938 sec, 1.55491/1.55491 sec, 4.38857/4.38857 sec, 3.23085/3.23085 sec, 0.871358/0.871358 sec, 0.613102/0.613102 sec, 0.459514/0.459514 sec, 0.682913/0.682913 sec, 0.588444/0.588444 sec, 5.18839/5.18839 sec, 3.67282/3.67282 sec, 1.58658/1.58658 sec, 0.294183/0.294183 sec, 1.00501/1.00501 sec )
[LOG] Total clause minimization time: 301.866/101 sec (0.518893/0.518893 sec, 0.14269/0.14269 sec, 3.06128/3.06128 sec, 2.68203/2.68203 sec, 0.932322/0.932322 sec, 0.761095/0.761095 sec, 0.869323/0.869323 sec, 0.975388/0.975388 sec, 1.19634/1.19634 sec, 86.8907/86.8907 sec, 11.589/11.589 sec, 3.95396/3.95396 sec, 120.268/120.268 sec, 8.50983/8.50983 sec, 3.93738/3.93738 sec, 2.95591/2.95591 sec, 15.4075/15.4075 sec, 4.08776/4.08776 sec, 3.61008/3.61008 sec, 2.37501/2.37501 sec, 14.8372/14.8372 sec, 5.23648/5.23648 sec, 3.70121/3.70121 sec, 3.36643/3.36643 sec )
[LOG] Total clause size reduction: 22757 --> 3343 (348 --> 11, 513 --> 29, 3304 --> 287, 1925 --> 160, 2268 --> 190, 1484 --> 93, 1924 --> 126, 1122 --> 106, 850 --> 76, 5488 --> 737, 1440 --> 95, 564 --> 33, 11 --> 11, 24 --> 24, 287 --> 271, 83 --> 79, 132 --> 122, 93 --> 89, 97 --> 84, 106 --> 101, 76 --> 75, 490 --> 416, 95 --> 95, 33 --> 33 )
[LOG] Average clause size reduction: 29.101 --> 4.27494 (49.7143 --> 1.57143, 51.3 --> 2.9, 55.0667 --> 4.78333, 53.4722 --> 4.44444, 52.7442 --> 4.4186, 51.1724 --> 3.2069, 50.6316 --> 3.31579, 48.7826 --> 4.6087, 47.2222 --> 4.22222, 48.5664 --> 6.52212, 46.4516 --> 3.06452, 43.3846 --> 2.53846, 1.83333 --> 1.83333, 3 --> 3, 4.86441 --> 4.59322, 3.32 --> 3.16, 3.77143 --> 3.48571, 3.32143 --> 3.17857, 3.03125 --> 2.625, 4.81818 --> 4.59091, 4.47059 --> 4.41176, 5.63218 --> 4.78161, 3.16667 --> 3.16667, 2.75 --> 2.75 )
[LOG] Overall execution time: 409.482 sec CPU time.
[LOG] Overall execution time: 148 sec real time.
[DBG] Resident set: 101372 kB.
[DBG] Virtual Memory: 240428 kB.
[DBG] Max memory usage: 231272 kB.
Synthesis time: 148.30 sec (Real time) / 403.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.78 sec (Real time) / 11.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1057 9 37 1 999
=====================  genbuf6f6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 751.302 sec CPU time.
[LOG] Relation determinization time: 277 sec real time.
[LOG] Final circuit size: 1385 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 1385 new AND gates.
[LOG] Size before ABC: 2721 AND gates.
[LOG] Size after ABC: 1385 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 190.582/63 sec (3.46899/1 sec, 0.391969/0 sec, 12.4658/4 sec, 7.91648/3 sec, 7.39092/2 sec, 3.43615/1 sec, 2.59481/1 sec, 2.84583/1 sec, 17.7847/6 sec, 10.8684/4 sec, 38.6054/13 sec, 31.088/10 sec, 51.7249/17 sec )
[LOG] Nr of iterations: 1237 (8, 10, 86, 42, 48, 38, 24, 30, 26, 20, 51, 249, 10, 7, 7, 85, 30, 43, 29, 20, 24, 25, 19, 50, 248, 8 )
[LOG] Total clause computation time: 122.184/41 sec (1.71622/1.71622 sec, 0.140716/0.140716 sec, 3.89802/3.89802 sec, 0.631898/0.631898 sec, 2.8245/2.8245 sec, 0.408234/0.408234 sec, 0.441053/0.441053 sec, 0.374478/0.374478 sec, 6.37509/6.37509 sec, 2.54439/2.54439 sec, 3.43368/3.43368 sec, 10.4003/10.4003 sec, 6.65562/6.65562 sec, 11.6565/11.6565 sec, 9.76235/9.76235 sec, 2.64936/2.64936 sec, 1.92325/1.92325 sec, 1.46965/1.46965 sec, 1.53386/1.53386 sec, 1.81391/1.81391 sec, 1.65555/1.65555 sec, 28.8945/28.8945 sec, 5.84104/5.84104 sec, 1.33447/1.33447 sec, 8.56709/8.56709 sec, 5.23796/5.23796 sec )
[LOG] Total clause minimization time: 504.893/168 sec (1.74616/1.74616 sec, 0.242943/0.242943 sec, 8.48236/8.48236 sec, 7.25325/7.25325 sec, 4.53117/4.53117 sec, 2.99922/2.99922 sec, 2.13474/2.13474 sec, 2.44856/2.44856 sec, 11.383/11.383 sec, 8.30555/8.30555 sec, 35.1197/35.1197 sec, 20.4625/20.4625 sec, 45.0515/45.0515 sec, 104.447/104.447 sec, 11.8848/11.8848 sec, 31.4536/31.4536 sec, 13.9264/13.9264 sec, 52.0376/52.0376 sec, 12.9991/12.9991 sec, 12.9056/12.9056 sec, 16.7353/16.7353 sec, 43.2907/43.2907 sec, 10.4617/10.4617 sec, 15.9113/15.9113 sec, 18.7692/18.7692 sec, 9.91014/9.91014 sec )
[LOG] Total clause size reduction: 38191 --> 6258 (441 --> 12, 558 --> 31, 5185 --> 383, 2460 --> 191, 2773 --> 251, 2146 --> 146, 1311 --> 77, 1624 --> 94, 1375 --> 139, 1026 --> 94, 2650 --> 204, 12896 --> 1889, 459 --> 26, 12 --> 12, 19 --> 19, 383 --> 358, 96 --> 89, 205 --> 177, 97 --> 91, 59 --> 57, 68 --> 64, 139 --> 133, 94 --> 92, 204 --> 185, 1889 --> 1422, 22 --> 22 )
[LOG] Average clause size reduction: 30.8739 --> 5.05901 (55.125 --> 1.5, 55.8 --> 3.1, 60.2907 --> 4.45349, 58.5714 --> 4.54762, 57.7708 --> 5.22917, 56.4737 --> 3.84211, 54.625 --> 3.20833, 54.1333 --> 3.13333, 52.8846 --> 5.34615, 51.3 --> 4.7, 51.9608 --> 4, 51.7912 --> 7.58635, 45.9 --> 2.6, 1.71429 --> 1.71429, 2.71429 --> 2.71429, 4.50588 --> 4.21176, 3.2 --> 2.96667, 4.76744 --> 4.11628, 3.34483 --> 3.13793, 2.95 --> 2.85, 2.83333 --> 2.66667, 5.56 --> 5.32, 4.94737 --> 4.84211, 4.08 --> 3.7, 7.61694 --> 5.73387, 2.75 --> 2.75 )
[LOG] Overall execution time: 751.319 sec CPU time.
[LOG] Overall execution time: 277 sec real time.
[DBG] Resident set: 371768 kB.
[DBG] Virtual Memory: 481948 kB.
[DBG] Max memory usage: 516880 kB.
Synthesis time: 276.58 sec (Real time) / 733.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.03 sec (Real time) / 48.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1757 10 40 1 1694
=====================  genbuf7f7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1950.4 sec CPU time.
[LOG] Relation determinization time: 1101 sec real time.
[LOG] Final circuit size: 2087 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5101 AND gates.
[LOG] Size after ABC: 3912 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1880.88/1032 sec (3.18667/2 sec, 3.39482/2 sec, 31.8065/16 sec, 56.002/28 sec, 40.0315/20 sec, 29.0662/14 sec, 41.4316/21 sec, 81.9173/41 sec, 85.3292/43 sec, 76.8232/39 sec, 75.3234/37 sec, 146.218/74 sec, 152.659/76 sec, 362.367/181 sec, 195.378/98 sec, 196.107/98 sec, 183.893/122 sec, 119.949/120 sec )
[LOG] Nr of iterations: 926 (2, 5, 54, 49, 16, 17, 30, 43, 64, 25, 47, 184, 271, 16, 1, 3, 53, 46, 0 )
[LOG] Total clause computation time: 288.33/165 sec (1.24558/1.24558 sec, 2.04486/2.04486 sec, 5.13112/5.13112 sec, 4.49819/4.49819 sec, 3.13975/3.13975 sec, 2.24659/2.24659 sec, 1.84894/1.84894 sec, 1.83998/1.83998 sec, 10.7461/10.7461 sec, 2.67875/2.67875 sec, 11.6481/11.6481 sec, 19.9403/19.9403 sec, 16.0454/16.0454 sec, 22.9205/22.9205 sec, 68.9343/68.9343 sec, 78.3573/78.3573 sec, 6.7166/6.7166 sec, 28.3476/28.3476 sec, 0/0 sec )
[LOG] Total clause minimization time: 1651.99/930 sec (1.80708/1.80708 sec, 1.2164/1.2164 sec, 26.5166/26.5166 sec, 51.3553/51.3553 sec, 36.7448/36.7448 sec, 26.6713/26.6713 sec, 39.4501/39.4501 sec, 79.9215/79.9215 sec, 74.3921/74.3921 sec, 73.9958/73.9958 sec, 63.5085/63.5085 sec, 125.926/125.926 sec, 136.173/136.173 sec, 339.276/339.276 sec, 126.363/126.363 sec, 117.668/117.668 sec, 177.078/177.078 sec, 91.5492/91.5492 sec, 62.3817/62.3817 sec )
[LOG] Total clause size reduction: 183773 --> 5260 (402 --> 1, 1508 --> 9, 16324 --> 222, 14448 --> 157, 4320 --> 48, 4384 --> 55, 7598 --> 95, 10458 --> 155, 14553 --> 461, 5328 --> 73, 9844 --> 355, 36966 --> 1343, 54270 --> 1898, 3000 --> 45, 1 --> 1, 3 --> 3, 222 --> 198, 143 --> 140, 1 --> 1 )
[LOG] Average clause size reduction: 198.459 --> 5.68035 (201 --> 0.5, 301.6 --> 1.8, 302.296 --> 4.11111, 294.857 --> 3.20408, 270 --> 3, 257.882 --> 3.23529, 253.267 --> 3.16667, 243.209 --> 3.60465, 227.391 --> 7.20312, 213.12 --> 2.92, 209.447 --> 7.55319, 200.902 --> 7.29891, 200.258 --> 7.00369, 187.5 --> 2.8125, 1 --> 1, 1 --> 1, 4.18868 --> 3.73585, 3.1087 --> 3.04348, 0 --> 0 )
[LOG] Final circuit size: 2087 new AND gates.
[LOG] Size before ABC: 4740 AND gates.
[LOG] Size after ABC: 2087 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 392.811/197 sec (4.20992/3 sec, 0.404911/0 sec, 52.2403/26 sec, 11.0202/5 sec, 5.27357/3 sec, 10.1882/5 sec, 3.78411/2 sec, 3.28335/2 sec, 21.149/10 sec, 16.7894/9 sec, 18.8719/9 sec, 37.0552/19 sec, 73.4415/37 sec, 135.1/67 sec )
[LOG] Nr of iterations: 1698 (8, 11, 66, 65, 49, 25, 34, 34, 29, 31, 22, 223, 272, 11, 7, 9, 65, 47, 37, 20, 29, 31, 28, 22, 21, 222, 271, 9 )
[LOG] Total clause computation time: 779.986/389 sec (1.99366/1.99366 sec, 0.043539/0.043539 sec, 6.29605/6.29605 sec, 1.90873/1.90873 sec, 0.652026/0.652026 sec, 1.49998/1.49998 sec, 0.741155/0.741155 sec, 0.382563/0.382563 sec, 14.2039/14.2039 sec, 1.09406/1.09406 sec, 11.2191/11.2191 sec, 16.1661/16.1661 sec, 13.1693/13.1693 sec, 36.0185/36.0185 sec, 408.554/408.554 sec, 12.3417/12.3417 sec, 22.9351/22.9351 sec, 4.92207/4.92207 sec, 3.33049/3.33049 sec, 3.71705/3.71705 sec, 4.76928/4.76928 sec, 2.52608/2.52608 sec, 59.2435/59.2435 sec, 32.0015/32.0015 sec, 16.2182/16.2182 sec, 19.3544/19.3544 sec, 51.2549/51.2549 sec, 33.4293/33.4293 sec )
[LOG] Total clause minimization time: 919.189/462 sec (2.20914/2.20914 sec, 0.352818/0.352818 sec, 45.8832/45.8832 sec, 9.05628/9.05628 sec, 4.57217/4.57217 sec, 8.66382/8.66382 sec, 3.00837/3.00837 sec, 2.86973/2.86973 sec, 6.90929/6.90929 sec, 15.659/15.659 sec, 7.62769/7.62769 sec, 20.6437/20.6437 sec, 59.9561/59.9561 sec, 99.0548/99.0548 sec, 151.982/151.982 sec, 23.4505/23.4505 sec, 72.1811/72.1811 sec, 29.976/29.976 sec, 35.8988/35.8988 sec, 48.0416/48.0416 sec, 34.1568/34.1568 sec, 28.1198/28.1198 sec, 19.9408/19.9408 sec, 33.027/33.027 sec, 82.4007/82.4007 sec, 32.3538/32.3538 sec, 27.9678/27.9678 sec, 13.2257/13.2257 sec )
[LOG] Total clause size reduction: 57249 --> 11055 (476 --> 12, 670 --> 38, 4290 --> 355, 4160 --> 310, 3072 --> 208, 1512 --> 81, 2046 --> 121, 2013 --> 120, 1680 --> 206, 1770 --> 124, 1218 --> 130, 12654 --> 2298, 15176 --> 2280, 550 --> 32, 12 --> 12, 31 --> 31, 355 --> 315, 174 --> 167, 126 --> 120, 59 --> 59, 94 --> 92, 104 --> 103, 206 --> 201, 66 --> 66, 130 --> 130, 2298 --> 1803, 2280 --> 1614, 27 --> 27 )
[LOG] Average clause size reduction: 33.7155 --> 6.5106 (59.5 --> 1.5, 60.9091 --> 3.45455, 65 --> 5.37879, 64 --> 4.76923, 62.6939 --> 4.2449, 60.48 --> 3.24, 60.1765 --> 3.55882, 59.2059 --> 3.52941, 57.931 --> 7.10345, 57.0968 --> 4, 55.3636 --> 5.90909, 56.7444 --> 10.3049, 55.7941 --> 8.38235, 50 --> 2.90909, 1.71429 --> 1.71429, 3.44444 --> 3.44444, 5.46154 --> 4.84615, 3.70213 --> 3.55319, 3.40541 --> 3.24324, 2.95 --> 2.95, 3.24138 --> 3.17241, 3.35484 --> 3.32258, 7.35714 --> 7.17857, 3 --> 3, 6.19048 --> 6.19048, 10.3514 --> 8.12162, 8.41328 --> 5.95572, 3 --> 3 )
[LOG] Overall execution time: 1950.43 sec CPU time.
[LOG] Overall execution time: 1101 sec real time.
[DBG] Resident set: 40068 kB.
[DBG] Virtual Memory: 200424 kB.
[DBG] Max memory usage: 233028 kB.
Synthesis time: 1101.11 sec (Real time) / 1896.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 110.81 sec (Real time) / 110.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2499 11 43 1 2431
=====================  genbuf8f8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2627.91 sec CPU time.
[LOG] Relation determinization time: 1487 sec real time.
[LOG] Final circuit size: 1354 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2973 AND gates.
[LOG] Size after ABC: 2247 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2287.11/1145 sec (7.78062/4 sec, 9.27755/4 sec, 75.2613/38 sec, 80.7878/40 sec, 179.708/90 sec, 96.6159/48 sec, 114.814/57 sec, 95.1505/48 sec, 194.547/98 sec, 142.078/71 sec, 267.852/134 sec, 123.003/62 sec, 239.691/120 sec, 197.484/99 sec, 463.062/232 sec )
[LOG] Nr of iterations: 556 (3, 3, 44, 22, 20, 13, 13, 24, 51, 29, 62, 19, 115, 102, 36 )
[LOG] Total clause computation time: 239.886/111 sec (3.00767/3.00767 sec, 5.26116/5.26116 sec, 20.2801/20.2801 sec, 7.5007/7.5007 sec, 7.69927/7.69927 sec, 5.42834/5.42834 sec, 4.91719/4.91719 sec, 3.80078/3.80078 sec, 34.0659/34.0659 sec, 10.4731/10.4731 sec, 32.009/32.009 sec, 5.72872/5.72872 sec, 45.0348/45.0348 sec, 32.0866/32.0866 sec, 22.5924/22.5924 sec )
[LOG] Total clause minimization time: 2042.07/1030 sec (4.49665/4.49665 sec, 3.75102/3.75102 sec, 54.6516/54.6516 sec, 72.9928/72.9928 sec, 171.704/171.704 sec, 90.8996/90.8996 sec, 109.614/109.614 sec, 91.0324/91.0324 sec, 160.137/160.137 sec, 131.274/131.274 sec, 235.481/235.481 sec, 116.956/116.956 sec, 194.126/194.126 sec, 164.865/164.865 sec, 440.091/440.091 sec )
[LOG] Total clause size reduction: 135828 --> 2783 (896 --> 3, 838 --> 7, 14620 --> 220, 6951 --> 65, 6099 --> 52, 3684 --> 30, 3540 --> 43, 6486 --> 66, 13000 --> 434, 6916 --> 100, 14579 --> 462, 4140 --> 47, 24738 --> 644, 21816 --> 488, 7525 --> 122 )
[LOG] Average clause size reduction: 244.295 --> 5.0054 (298.667 --> 1, 279.333 --> 2.33333, 332.273 --> 5, 315.955 --> 2.95455, 304.95 --> 2.6, 283.385 --> 2.30769, 272.308 --> 3.30769, 270.25 --> 2.75, 254.902 --> 8.5098, 238.483 --> 3.44828, 235.145 --> 7.45161, 217.895 --> 2.47368, 215.113 --> 5.6, 213.882 --> 4.78431, 209.028 --> 3.38889 )
[LOG] Final circuit size: 1354 new AND gates.
[LOG] Size before ABC: 2557 AND gates.
[LOG] Size after ABC: 1354 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 610.109/305 sec (9.85702/5 sec, 0.635006/0 sec, 99.1655/50 sec, 27.396/13 sec, 15.9464/8 sec, 24.4128/13 sec, 15.731/8 sec, 13.4199/6 sec, 72.8684/37 sec, 38.7331/19 sec, 59.2665/30 sec, 13.6533/7 sec, 136.439/68 sec, 49.2655/25 sec, 33.3194/16 sec )
[LOG] Nr of iterations: 880 (7, 11, 62, 33, 28, 25, 41, 35, 41, 31, 30, 39, 50, 80, 35, 5, 10, 59, 32, 26, 24, 39, 33, 34, 28, 28, 14 )
[LOG] Total clause computation time: 544.681/303 sec (4.73008/4.73008 sec, 0.168844/0.168844 sec, 25.0873/25.0873 sec, 1.91059/1.91059 sec, 1.20414/1.20414 sec, 2.66956/2.66956 sec, 0.991481/0.991481 sec, 0.79603/0.79603 sec, 53.846/53.846 sec, 1.62056/1.62056 sec, 33.3123/33.3123 sec, 0.932983/0.932983 sec, 31.0519/31.0519 sec, 8.23859/8.23859 sec, 6.04407/6.04407 sec, 124.562/124.562 sec, 39.9229/39.9229 sec, 37.8571/37.8571 sec, 23.6188/23.6188 sec, 11.8033/11.8033 sec, 13.4339/13.4339 sec, 12.1717/12.1717 sec, 6.7793/6.7793 sec, 68.996/68.996 sec, 3.12805/3.12805 sec, 29.729/29.729 sec, 0.074474/0.074474 sec )
[LOG] Total clause minimization time: 2066.26/1168 sec (5.11169/5.11169 sec, 0.445781/0.445781 sec, 73.9458/73.9458 sec, 25.418/25.418 sec, 14.6882/14.6882 sec, 21.6913/21.6913 sec, 14.6619/14.6619 sec, 12.5566/12.5566 sec, 18.9287/18.9287 sec, 37.0522/37.0522 sec, 25.8905/25.8905 sec, 12.6415/12.6415 sec, 105.271/105.271 sec, 40.8471/40.8471 sec, 27.1879/27.1879 sec, 285.062/285.062 sec, 138.01/138.01 sec, 87.4453/87.4453 sec, 218.717/218.717 sec, 113.892/113.892 sec, 110.413/110.413 sec, 124.859/124.859 sec, 216.292/216.292 sec, 79.8403/79.8403 sec, 72.9876/72.9876 sec, 28.63/28.63 sec, 153.777/153.777 sec )
[LOG] Total clause size reduction: 36627 --> 4002 (444 --> 12, 730 --> 26, 4392 --> 395, 2272 --> 104, 1890 --> 99, 1656 --> 68, 2720 --> 170, 2278 --> 111, 2640 --> 316, 1950 --> 129, 1856 --> 246, 2394 --> 127, 3038 --> 233, 4819 --> 394, 2040 --> 127, 8 --> 8, 26 --> 24, 364 --> 338, 104 --> 101, 86 --> 85, 68 --> 67, 163 --> 157, 103 --> 101, 218 --> 218, 108 --> 94, 228 --> 220, 32 --> 32 )
[LOG] Average clause size reduction: 41.6216 --> 4.54773 (63.4286 --> 1.71429, 66.3636 --> 2.36364, 70.8387 --> 6.37097, 68.8485 --> 3.15152, 67.5 --> 3.53571, 66.24 --> 2.72, 66.3415 --> 4.14634, 65.0857 --> 3.17143, 64.3902 --> 7.70732, 62.9032 --> 4.16129, 61.8667 --> 8.2, 61.3846 --> 3.25641, 60.76 --> 4.66, 60.2375 --> 4.925, 58.2857 --> 3.62857, 1.6 --> 1.6, 2.6 --> 2.4, 6.16949 --> 5.72881, 3.25 --> 3.15625, 3.30769 --> 3.26923, 2.83333 --> 2.79167, 4.17949 --> 4.02564, 3.12121 --> 3.06061, 6.41176 --> 6.41176, 3.85714 --> 3.35714, 8.14286 --> 7.85714, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 2628.02 sec CPU time.
[LOG] Overall execution time: 1487 sec real time.
[DBG] Resident set: 24436 kB.
[DBG] Virtual Memory: 180584 kB.
[DBG] Max memory usage: 339816 kB.
Synthesis time: 1486.40 sec (Real time) / 2535.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 121.90 sec (Real time) / 121.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 1812 12 47 1 1738
=====================  genbuf9f9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 10908 sec CPU time.
[LOG] Relation determinization time: 6181 sec real time.
[LOG] Final circuit size: 3500 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3500 new AND gates.
[LOG] Size before ABC: 7070 AND gates.
[LOG] Size after ABC: 3500 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9465.28/4737 sec (39.5161/19 sec, 3.60149/2 sec, 420.237/210 sec, 88.0152/45 sec, 247.682/123 sec, 256.29/129 sec, 91.0989/45 sec, 70.0632/35 sec, 671.114/336 sec, 118.728/60 sec, 645.643/323 sec, 127.598/64 sec, 82.9807/41 sec, 3413.82/1709 sec, 1825.66/914 sec, 408.374/204 sec, 954.857/478 sec )
[LOG] Nr of iterations: 1163 (8, 10, 114, 67, 68, 72, 67, 41, 67, 40, 63, 45, 33, 250, 135, 51, 32 )
[LOG] Total clause computation time: 2894.89/1445 sec (19.2341/19.2341 sec, 0.223919/0.223919 sec, 107.701/107.701 sec, 6.40388/6.40388 sec, 51.679/51.679 sec, 29.8307/29.8307 sec, 15.0242/15.0242 sec, 3.18122/3.18122 sec, 573.286/573.286 sec, 8.67164/8.67164 sec, 140.891/140.891 sec, 21.5116/21.5116 sec, 1.95028/1.95028 sec, 1799.37/1799.37 sec, 64.3017/64.3017 sec, 14.3057/14.3057 sec, 37.3211/37.3211 sec )
[LOG] Total clause minimization time: 6564.92/3290 sec (20.2445/20.2445 sec, 3.32508/3.32508 sec, 311.982/311.982 sec, 81.3294/81.3294 sec, 195.671/195.671 sec, 226.138/226.138 sec, 75.7982/75.7982 sec, 66.7047/66.7047 sec, 97.4908/97.4908 sec, 109.885/109.885 sec, 504.471/504.471 sec, 105.869/105.869 sec, 80.8816/80.8816 sec, 1613.22/1613.22 sec, 1760.71/1760.71 sec, 393.826/393.826 sec, 917.374/917.374 sec )
[LOG] Total clause size reduction: 82368 --> 7070 (567 --> 12, 720 --> 40, 8927 --> 697, 5148 --> 359, 5159 --> 297, 5396 --> 300, 4950 --> 248, 2960 --> 121, 4818 --> 807, 2808 --> 142, 4402 --> 616, 3080 --> 161, 2208 --> 90, 16932 --> 2084, 8978 --> 784, 3300 --> 230, 2015 --> 82 )
[LOG] Average clause size reduction: 70.8237 --> 6.07911 (70.875 --> 1.5, 72 --> 4, 78.307 --> 6.11404, 76.8358 --> 5.35821, 75.8676 --> 4.36765, 74.9444 --> 4.16667, 73.8806 --> 3.70149, 72.1951 --> 2.95122, 71.9104 --> 12.0448, 70.2 --> 3.55, 69.873 --> 9.77778, 68.4444 --> 3.57778, 66.9091 --> 2.72727, 67.728 --> 8.336, 66.5037 --> 5.80741, 64.7059 --> 4.5098, 62.9688 --> 2.5625 )
[LOG] Overall execution time: 10908.1 sec CPU time.
[LOG] Overall execution time: 6181 sec real time.
[DBG] Resident set: 94180 kB.
[DBG] Virtual Memory: 193496 kB.
[DBG] Max memory usage: 1236476 kB.
Synthesis time: 6181.28 sec (Real time) / 10301.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.77 sec (Real time) / 1.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 496.22 sec (Real time) / 494.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 4014 13 51 1 3933
=====================  genbuf10f10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 15571.57 sec (Real time) / 29934.40 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 48.9607 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 715 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1132 AND gates.
[LOG] Size after ABC: 933 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 40.2036/14 sec (0.119464/0 sec, 0.156128/0 sec, 0.164548/0 sec, 0.152066/0 sec, 0.221071/0 sec, 0.21672/1 sec, 1.5368/0 sec, 4.41024/2 sec, 6.54113/2 sec, 1.82201/1 sec, 4.80034/1 sec, 4.27355/2 sec, 4.3937/1 sec, 5.01704/2 sec, 2.48782/1 sec, 3.89094/1 sec )
[LOG] Nr of iterations: 442 (7, 6, 6, 5, 15, 11, 134, 52, 5, 5, 3, 4, 1, 9, 130, 49 )
[LOG] Total clause computation time: 14.7046/8 sec (0.055505/0.055505 sec, 0.068452/0.068452 sec, 0.093916/0.093916 sec, 0.072073/0.072073 sec, 0.094106/0.094106 sec, 0.09577/0.09577 sec, 0.262217/0.262217 sec, 0.698184/0.698184 sec, 2.36088/2.36088 sec, 1.49672/1.49672 sec, 2.36888/2.36888 sec, 1.70127/1.70127 sec, 1.15908/1.15908 sec, 1.91378/1.91378 sec, 0.755348/0.755348 sec, 1.50842/1.50842 sec )
[LOG] Total clause minimization time: 25.3088/6 sec (0.047694/0.047694 sec, 0.077338/0.077338 sec, 0.06139/0.06139 sec, 0.070719/0.070719 sec, 0.116616/0.116616 sec, 0.110699/0.110699 sec, 1.25229/1.25229 sec, 3.68996/3.68996 sec, 4.17114/4.17114 sec, 0.317197/0.317197 sec, 2.42353/2.42353 sec, 2.5641/2.5641 sec, 3.22689/3.22689 sec, 3.09377/3.09377 sec, 1.71445/1.71445 sec, 2.37105/2.37105 sec )
[LOG] Total clause size reduction: 35187 --> 2163 (1098 --> 12, 905 --> 10, 860 --> 10, 580 --> 6, 2254 --> 40, 1250 --> 28, 21280 --> 766, 5916 --> 270, 9 --> 9, 10 --> 10, 4 --> 4, 6 --> 6, 2 --> 1, 25 --> 25, 736 --> 714, 252 --> 252 )
[LOG] Average clause size reduction: 79.6086 --> 4.89367 (156.857 --> 1.71429, 150.833 --> 1.66667, 143.333 --> 1.66667, 116 --> 1.2, 150.267 --> 2.66667, 113.636 --> 2.54545, 158.806 --> 5.71642, 113.769 --> 5.19231, 1.8 --> 1.8, 2 --> 2, 1.33333 --> 1.33333, 1.5 --> 1.5, 2 --> 1, 2.77778 --> 2.77778, 5.66154 --> 5.49231, 5.14286 --> 5.14286 )
[LOG] Final circuit size: 715 new AND gates.
[LOG] Size before ABC: 1316 AND gates.
[LOG] Size after ABC: 714 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.8781/8 sec (0.158887/0 sec, 0.08036/0 sec, 0.156354/0 sec, 0.029009/0 sec, 0.732453/1 sec, 0.031937/0 sec, 3.75041/1 sec, 16.9387/6 sec )
[LOG] Nr of iterations: 597 (5, 8, 7, 10, 28, 9, 225, 47, 3, 4, 5, 7, 27, 7, 162, 43 )
[LOG] Total clause computation time: 17.6187/5 sec (0.078048/0.078048 sec, 0.054925/0.054925 sec, 0.04898/0.04898 sec, 0.008549/0.008549 sec, 0.054246/0.054246 sec, 0.006279/0.006279 sec, 0.776675/0.776675 sec, 7.22139/7.22139 sec, 0.933236/0.933236 sec, 7.2082/7.2082 sec, 0.161481/0.161481 sec, 0.178093/0.178093 sec, 0.163803/0.163803 sec, 0.26391/0.26391 sec, 0.269716/0.269716 sec, 0.191124/0.191124 sec )
[LOG] Total clause minimization time: 25.5422/11 sec (0.08029/0.08029 sec, 0.024475/0.024475 sec, 0.106501/0.106501 sec, 0.019253/0.019253 sec, 0.675026/0.675026 sec, 0.024571/0.024571 sec, 2.93849/2.93849 sec, 9.70623/9.70623 sec, 4.14297/4.14297 sec, 0.098207/0.098207 sec, 3.3509/3.3509 sec, 0.243707/0.243707 sec, 0.346436/0.346436 sec, 0.161353/0.161353 sec, 1.94901/1.94901 sec, 1.6748/1.6748 sec )
[LOG] Total clause size reduction: 13793 --> 3393 (172 --> 9, 294 --> 34, 246 --> 19, 360 --> 21, 1053 --> 116, 304 --> 27, 8288 --> 1609, 1656 --> 242, 5 --> 5, 16 --> 16, 12 --> 12, 13 --> 13, 116 --> 66, 22 --> 22, 1020 --> 966, 216 --> 216 )
[LOG] Average clause size reduction: 23.1039 --> 5.68342 (34.4 --> 1.8, 36.75 --> 4.25, 35.1429 --> 2.71429, 36 --> 2.1, 37.6071 --> 4.14286, 33.7778 --> 3, 36.8356 --> 7.15111, 35.234 --> 5.14894, 1.66667 --> 1.66667, 4 --> 4, 2.4 --> 2.4, 1.85714 --> 1.85714, 4.2963 --> 2.44444, 3.14286 --> 3.14286, 6.2963 --> 5.96296, 5.02326 --> 5.02326 )
[LOG] Overall execution time: 48.9653 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
[DBG] Resident set: 24652 kB.
[DBG] Virtual Memory: 181040 kB.
[DBG] Max memory usage: 52428 kB.
Synthesis time: 20.53 sec (Real time) / 48.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.23 sec (Real time) / 2.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 934 7 28 1 892
=====================  amba3c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 132.882 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1032 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2779 AND gates.
[LOG] Size after ABC: 2232 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 119.158/43 sec (0.278793/0 sec, 0.425673/1 sec, 0.248959/0 sec, 0.517638/0 sec, 0.351697/0 sec, 1.03519/0 sec, 1.21154/1 sec, 18.4095/6 sec, 37.5854/13 sec, 21.384/7 sec, 37.7101/15 sec )
[LOG] Nr of iterations: 545 (4, 6, 7, 74, 5, 101, 53, 140, 117, 35, 3, 0 )
[LOG] Total clause computation time: 19.201/9 sec (0.129246/0.129246 sec, 0.221797/0.221797 sec, 0.117759/0.117759 sec, 0.15415/0.15415 sec, 0.154763/0.154763 sec, 0.330799/0.330799 sec, 0.388133/0.388133 sec, 1.41186/1.41186 sec, 6.90112/6.90112 sec, 3.42033/3.42033 sec, 5.97099/5.97099 sec, 0/0 sec )
[LOG] Total clause minimization time: 112.085/40 sec (0.116703/0.116703 sec, 0.185965/0.185965 sec, 0.113192/0.113192 sec, 0.339125/0.339125 sec, 0.175855/0.175855 sec, 0.670035/0.670035 sec, 0.788768/0.788768 sec, 16.9338/16.9338 sec, 30.6168/30.6168 sec, 17.9172/17.9172 sec, 31.7235/31.7235 sec, 12.5041/12.5041 sec )
[LOG] Total clause size reduction: 104882 --> 2601 (741 --> 6, 1225 --> 13, 1212 --> 14, 19418 --> 419, 764 --> 9, 25500 --> 386, 12220 --> 254, 21267 --> 651, 17632 --> 681, 4896 --> 161, 6 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 192.444 --> 4.77248 (185.25 --> 1.5, 204.167 --> 2.16667, 173.143 --> 2, 262.405 --> 5.66216, 152.8 --> 1.8, 252.475 --> 3.82178, 230.566 --> 4.79245, 151.907 --> 4.65, 150.701 --> 5.82051, 139.886 --> 4.6, 2 --> 2, 0 --> 0 )
[LOG] Final circuit size: 1032 new AND gates.
[LOG] Size before ABC: 2119 AND gates.
[LOG] Size after ABC: 1032 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.8327/8 sec (0.286542/0 sec, 2.28399/1 sec, 0.018136/0 sec, 2.90866/1 sec, 0.023262/0 sec, 2.28097/1 sec, 4.36533/1 sec, 6.16624/2 sec, 4.55672/2 sec, 0.942831/0 sec )
[LOG] Nr of iterations: 904 (7, 70, 5, 36, 6, 121, 33, 101, 63, 28, 3, 53, 4, 34, 5, 120, 30, 100, 58, 27 )
[LOG] Total clause computation time: 53.5639/16 sec (0.14202/0.14202 sec, 0.225902/0.225902 sec, 0.005415/0.005415 sec, 1.01754/1.01754 sec, 0.006426/0.006426 sec, 0.293568/0.293568 sec, 3.86299/3.86299 sec, 0.362292/0.362292 sec, 2.64881/2.64881 sec, 0.381013/0.381013 sec, 16.8127/16.8127 sec, 22.7616/22.7616 sec, 0.493374/0.493374 sec, 0.538744/0.538744 sec, 0.462895/0.462895 sec, 0.474213/0.474213 sec, 1.00206/1.00206 sec, 0.404551/0.404551 sec, 0.862105/0.862105 sec, 0.805722/0.805722 sec )
[LOG] Total clause minimization time: 54.2916/20 sec (0.143105/0.143105 sec, 2.0437/2.0437 sec, 0.01133/0.01133 sec, 1.88306/1.88306 sec, 0.015621/0.015621 sec, 1.96313/1.96313 sec, 0.493398/0.493398 sec, 5.77851/5.77851 sec, 1.88501/1.88501 sec, 0.551345/0.551345 sec, 23.8522/23.8522 sec, 1.27358/1.27358 sec, 0.414633/0.414633 sec, 1.67634/1.67634 sec, 0.331283/0.331283 sec, 2.63579/2.63579 sec, 1.01122/1.01122 sec, 6.07386/6.07386 sec, 1.45823/1.45823 sec, 0.796165/0.796165 sec )
[LOG] Total clause size reduction: 24306 --> 4768 (318 --> 15, 3588 --> 732, 204 --> 7, 1750 --> 174, 245 --> 9, 5760 --> 541, 1504 --> 182, 4600 --> 460, 2790 --> 373, 1188 --> 156, 5 --> 5, 514 --> 418, 7 --> 7, 167 --> 152, 9 --> 9, 541 --> 465, 164 --> 157, 460 --> 425, 336 --> 325, 156 --> 156 )
[LOG] Average clause size reduction: 26.8872 --> 5.27434 (45.4286 --> 2.14286, 51.2571 --> 10.4571, 40.8 --> 1.4, 48.6111 --> 4.83333, 40.8333 --> 1.5, 47.6033 --> 4.47107, 45.5758 --> 5.51515, 45.5446 --> 4.55446, 44.2857 --> 5.92063, 42.4286 --> 5.57143, 1.66667 --> 1.66667, 9.69811 --> 7.88679, 1.75 --> 1.75, 4.91176 --> 4.47059, 1.8 --> 1.8, 4.50833 --> 3.875, 5.46667 --> 5.23333, 4.6 --> 4.25, 5.7931 --> 5.60345, 5.77778 --> 5.77778 )
[LOG] Overall execution time: 132.89 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
[DBG] Resident set: 60312 kB.
[DBG] Virtual Memory: 185208 kB.
[DBG] Max memory usage: 107556 kB.
Synthesis time: 49.10 sec (Real time) / 131.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.45 sec (Real time) / 5.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1322 9 34 1 1269
=====================  amba4c7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3371.71 sec CPU time.
[LOG] Relation determinization time: 1219 sec real time.
[LOG] Final circuit size: 10530 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 25065 AND gates.
[LOG] Size after ABC: 16413 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 3333.57/1193 sec (0.503716/1 sec, 1.07107/0 sec, 0.579537/0 sec, 0.77815/1 sec, 0.685171/0 sec, 22.1018/7 sec, 0.892214/0 sec, 178.479/60 sec, 682.147/228 sec, 634.271/212 sec, 511.772/171 sec, 336.041/112 sec, 389.641/130 sec, 436.115/201 sec, 138.496/70 sec )
[LOG] Nr of iterations: 3209 (6, 11, 13, 11, 8, 22, 33, 766, 1047, 1017, 246, 5, 7, 10, 7, 0 )
[LOG] Total clause computation time: 1549.12/575 sec (0.258062/0.258062 sec, 0.530789/0.530789 sec, 0.251974/0.251974 sec, 0.46641/0.46641 sec, 0.300033/0.300033 sec, 5.94802/5.94802 sec, 0.343202/0.343202 sec, 6.65192/6.65192 sec, 9.97589/9.97589 sec, 202.001/202.001 sec, 346.064/346.064 sec, 249.886/249.886 sec, 336.435/336.435 sec, 305.186/305.186 sec, 84.8247/84.8247 sec, 0/0 sec )
[LOG] Total clause minimization time: 1812.5/640 sec (0.21099/0.21099 sec, 0.510418/0.510418 sec, 0.297504/0.297504 sec, 0.282089/0.282089 sec, 0.35573/0.35573 sec, 16.1201/16.1201 sec, 0.508531/0.508531 sec, 171.605/171.605 sec, 671.229/671.229 sec, 430.995/430.995 sec, 165.078/165.078 sec, 86.0616/86.0616 sec, 53.1092/53.1092 sec, 130.843/130.843 sec, 53.6085/53.6085 sec, 31.6892/31.6892 sec )
[LOG] Total clause size reduction: 533732 --> 24951 (1470 --> 10, 2890 --> 37, 2760 --> 32, 2760 --> 22, 1491 --> 19, 4242 --> 55, 5984 --> 125, 134640 --> 5856, 172590 --> 8166, 166624 --> 8863, 38220 --> 1705, 10 --> 10, 17 --> 17, 22 --> 22, 10 --> 10, 2 --> 2 )
[LOG] Average clause size reduction: 166.323 --> 7.77532 (245 --> 1.66667, 262.727 --> 3.36364, 212.308 --> 2.46154, 250.909 --> 2, 186.375 --> 2.375, 192.818 --> 2.5, 181.333 --> 3.78788, 175.77 --> 7.64491, 164.842 --> 7.79943, 163.839 --> 8.71485, 155.366 --> 6.93089, 2 --> 2, 2.42857 --> 2.42857, 2.2 --> 2.2, 1.42857 --> 1.42857, 0 --> 0 )
[LOG] Final circuit size: 10530 new AND gates.
[LOG] Size before ABC: 21991 AND gates.
[LOG] Size after ABC: 10529 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1215.25/405 sec (0.465512/0 sec, 5.35123/1 sec, 0.043888/0 sec, 2.00264/1 sec, 0.069906/0 sec, 165.791/56 sec, 0.235272/0 sec, 23.5442/7 sec, 196.987/66 sec, 618.015/207 sec, 202.747/67 sec )
[LOG] Nr of iterations: 5898 (4, 14, 8, 18, 11, 127, 17, 547, 1157, 869, 216, 3, 10, 7, 10, 8, 119, 12, 528, 1140, 859, 214 )
[LOG] Total clause computation time: 793.797/264 sec (0.228722/0.228722 sec, 5.18942/5.18942 sec, 0.011663/0.011663 sec, 0.311656/0.311656 sec, 0.017364/0.017364 sec, 0.223395/0.223395 sec, 0.028061/0.028061 sec, 1.87863/1.87863 sec, 10.847/10.847 sec, 97.9978/97.9978 sec, 170.728/170.728 sec, 146.673/146.673 sec, 60.5627/60.5627 sec, 24.5861/24.5861 sec, 17.2055/17.2055 sec, 46.0817/46.0817 sec, 11/11 sec, 28.2949/28.2949 sec, 18.5894/18.5894 sec, 47.6331/47.6331 sec, 51.9606/51.9606 sec, 53.7481/53.7481 sec )
[LOG] Total clause minimization time: 2060.04/689 sec (0.235438/0.235438 sec, 0.156629/0.156629 sec, 0.030071/0.030071 sec, 1.68506/1.68506 sec, 0.04958/0.04958 sec, 165.527/165.527 sec, 0.201194/0.201194 sec, 21.413/21.413 sec, 185.054/185.054 sec, 518.387/518.387 sec, 31.4974/31.4974 sec, 64.7315/64.7315 sec, 17.2986/17.2986 sec, 41.7227/41.7227 sec, 27.0778/27.0778 sec, 35.5625/35.5625 sec, 34.9756/34.9756 sec, 14.639/14.639 sec, 154.523/154.523 sec, 325.378/325.378 sec, 360.614/360.614 sec, 59.2832/59.2832 sec )
[LOG] Total clause size reduction: 179114 --> 47113 (180 --> 5, 767 --> 65, 406 --> 14, 969 --> 99, 560 --> 24, 6930 --> 697, 864 --> 84, 28938 --> 4608, 60112 --> 9880, 44268 --> 7978, 10750 --> 1668, 5 --> 5, 42 --> 42, 14 --> 14, 38 --> 38, 15 --> 15, 629 --> 495, 54 --> 54, 4389 --> 3912, 9672 --> 8359, 7856 --> 7401, 1656 --> 1656 )
[LOG] Average clause size reduction: 30.3686 --> 7.98796 (45 --> 1.25, 54.7857 --> 4.64286, 50.75 --> 1.75, 53.8333 --> 5.5, 50.9091 --> 2.18182, 54.5669 --> 5.48819, 50.8235 --> 4.94118, 52.9031 --> 8.42413, 51.9551 --> 8.53933, 50.9413 --> 9.18067, 49.7685 --> 7.72222, 1.66667 --> 1.66667, 4.2 --> 4.2, 2 --> 2, 3.8 --> 3.8, 1.875 --> 1.875, 5.28571 --> 4.15966, 4.5 --> 4.5, 8.3125 --> 7.40909, 8.48421 --> 7.33246, 9.14552 --> 8.61583, 7.73832 --> 7.73832 )
[LOG] Overall execution time: 3371.74 sec CPU time.
[LOG] Overall execution time: 1219 sec real time.
[DBG] Resident set: 62132 kB.
[DBG] Virtual Memory: 177716 kB.
[DBG] Max memory usage: 405784 kB.
Synthesis time: 1219.32 sec (Real time) / 3292.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.09 sec (Real time) / 7.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 358.77 sec (Real time) / 357.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 10868 11 38 1 10809
=====================  amba5c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 986.422 sec CPU time.
[LOG] Relation determinization time: 355 sec real time.
[LOG] Final circuit size: 2436 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 2436 new AND gates.
[LOG] Size before ABC: 5125 AND gates.
[LOG] Size after ABC: 2436 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 240.035/80 sec (90.1406/30 sec, 19.9479/7 sec, 21.7918/7 sec, 2.76763/1 sec, 14.2425/5 sec, 41.023/13 sec, 11.0842/4 sec, 5.24913/2 sec, 27.9236/9 sec, 0.257849/0 sec, 2.28333/1 sec, 3.00765/1 sec, 0.315658/0 sec )
[LOG] Nr of iterations: 2085 (183, 179, 184, 21, 141, 129, 111, 40, 71, 10, 8, 7, 9, 140, 168, 169, 18, 140, 117, 110, 39, 66, 9, 6, 5, 5 )
[LOG] Total clause computation time: 465.716/159 sec (2.50409/2.50409 sec, 0.755396/0.755396 sec, 1.54489/1.54489 sec, 1.84213/1.84213 sec, 0.882534/0.882534 sec, 13.8053/13.8053 sec, 0.874069/0.874069 sec, 1.77721/1.77721 sec, 18.1863/18.1863 sec, 0.045958/0.045958 sec, 2.05722/2.05722 sec, 1.51974/1.51974 sec, 0.035195/0.035195 sec, 75.1969/75.1969 sec, 2.16706/2.16706 sec, 4.60373/4.60373 sec, 136.344/136.344 sec, 1.77904/1.77904 sec, 1.48829/1.48829 sec, 1.60304/1.60304 sec, 5.0916/5.0916 sec, 5.56251/5.56251 sec, 1.53314/1.53314 sec, 2.71847/2.71847 sec, 2.6423/2.6423 sec, 179.156/179.156 sec )
[LOG] Total clause minimization time: 369.792/120 sec (87.5458/87.5458 sec, 19.0791/19.0791 sec, 20.0974/20.0974 sec, 0.904883/0.904883 sec, 13.2378/13.2378 sec, 27.0923/27.0923 sec, 10.092/10.092 sec, 3.43005/3.43005 sec, 9.65059/9.65059 sec, 0.204335/0.204335 sec, 0.21808/0.21808 sec, 1.48031/1.48031 sec, 0.272601/0.272601 sec, 63.1824/63.1824 sec, 30.3879/30.3879 sec, 13.6405/13.6405 sec, 1.80452/1.80452 sec, 20.0929/20.0929 sec, 8.9813/8.9813 sec, 9.13954/9.13954 sec, 14.3804/14.3804 sec, 6.69622/6.69622 sec, 2.52109/2.52109 sec, 1.32638/1.32638 sec, 1.78486/1.78486 sec, 2.54871/2.54871 sec )
[LOG] Total clause size reduction: 77267 --> 12554 (12558 --> 2110, 12104 --> 948, 12261 --> 1647, 1320 --> 94, 9100 --> 641, 8192 --> 606, 6930 --> 546, 2418 --> 232, 4270 --> 528, 540 --> 17, 413 --> 21, 348 --> 13, 456 --> 26, 1510 --> 1114, 852 --> 608, 1462 --> 1161, 80 --> 80, 641 --> 523, 506 --> 415, 546 --> 464, 232 --> 232, 480 --> 480, 17 --> 17, 13 --> 13, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 37.0585 --> 6.0211 (68.623 --> 11.5301, 67.6201 --> 5.29609, 66.6359 --> 8.95109, 62.8571 --> 4.47619, 64.539 --> 4.5461, 63.5039 --> 4.69767, 62.4324 --> 4.91892, 60.45 --> 5.8, 60.1408 --> 7.43662, 54 --> 1.7, 51.625 --> 2.625, 49.7143 --> 1.85714, 50.6667 --> 2.88889, 10.7857 --> 7.95714, 5.07143 --> 3.61905, 8.65089 --> 6.86982, 4.44444 --> 4.44444, 4.57857 --> 3.73571, 4.32479 --> 3.54701, 4.96364 --> 4.21818, 5.94872 --> 5.94872, 7.27273 --> 7.27273, 1.88889 --> 1.88889, 2.16667 --> 2.16667, 1.8 --> 1.8, 1.8 --> 1.8 )
[LOG] Overall execution time: 986.439 sec CPU time.
[LOG] Overall execution time: 355 sec real time.
[DBG] Resident set: 104844 kB.
[DBG] Virtual Memory: 250928 kB.
[DBG] Max memory usage: 226392 kB.
Synthesis time: 354.67 sec (Real time) / 974.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.87 sec (Real time) / 26.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 2850 13 43 1 2781
=====================  amba6c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1017.89 sec CPU time.
[LOG] Relation determinization time: 379 sec real time.
[LOG] Final circuit size: 2930 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 2930 new AND gates.
[LOG] Size before ABC: 6341 AND gates.
[LOG] Size after ABC: 2930 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 256.548/85 sec (86.1579/29 sec, 14.5689/4 sec, 35.5975/12 sec, 10.366/4 sec, 10.911/3 sec, 15.6496/6 sec, 27.1563/9 sec, 10.984/3 sec, 6.48212/3 sec, 33.9244/11 sec, 0.342625/0 sec, 0.244841/0 sec, 3.9933/1 sec, 0.169328/0 sec )
[LOG] Nr of iterations: 2397 (180, 177, 184, 27, 120, 160, 125, 99, 43, 68, 10, 8, 14, 6, 178, 167, 176, 25, 119, 158, 124, 98, 39, 66, 9, 7, 5, 5 )
[LOG] Total clause computation time: 437.617/140 sec (2.64085/2.64085 sec, 0.631061/0.631061 sec, 6.64351/6.64351 sec, 8.95099/8.95099 sec, 0.617804/0.617804 sec, 0.920766/0.920766 sec, 0.870413/0.870413 sec, 0.920773/0.920773 sec, 0.624228/0.624228 sec, 23.4336/23.4336 sec, 0.047074/0.047074 sec, 0.038795/0.038795 sec, 1.80927/1.80927 sec, 0.026861/0.026861 sec, 16.0792/16.0792 sec, 1.2748/1.2748 sec, 3.74103/3.74103 sec, 11.8357/11.8357 sec, 0.786757/0.786757 sec, 0.896712/0.896712 sec, 0.961565/0.961565 sec, 0.907384/0.907384 sec, 4.42436/4.42436 sec, 4.99967/4.99967 sec, 2.51148/2.51148 sec, 2.44474/2.44474 sec, 169.611/169.611 sec, 168.967/168.967 sec )
[LOG] Total clause minimization time: 406.148/142 sec (83.4303/83.4303 sec, 13.8428/13.8428 sec, 28.803/28.803 sec, 1.38804/1.38804 sec, 10.1908/10.1908 sec, 14.5647/14.5647 sec, 26.1389/26.1389 sec, 9.93754/9.93754 sec, 5.79898/5.79898 sec, 10.3884/10.3884 sec, 0.282416/0.282416 sec, 0.196325/0.196325 sec, 2.1624/2.1624 sec, 0.13487/0.13487 sec, 93.5741/93.5741 sec, 16.2993/16.2993 sec, 9.62313/9.62313 sec, 1.93385/1.93385 sec, 17.3226/17.3226 sec, 11.0663/11.0663 sec, 24.3511/24.3511 sec, 7.39732/7.39732 sec, 4.90827/4.90827 sec, 4.72326/4.72326 sec, 2.46154/2.46154 sec, 2.15421/2.15421 sec, 1.89408/1.89408 sec, 1.17977/1.17977 sec )
[LOG] Total clause size reduction: 95067 --> 14644 (13604 --> 2276, 13200 --> 1080, 13542 --> 1770, 1898 --> 122, 8568 --> 512, 11289 --> 712, 8680 --> 533, 6762 --> 460, 2856 --> 275, 4489 --> 479, 594 --> 17, 455 --> 13, 832 --> 45, 315 --> 9, 2257 --> 1578, 981 --> 671, 1669 --> 1298, 113 --> 113, 512 --> 425, 702 --> 614, 533 --> 471, 460 --> 415, 239 --> 239, 469 --> 469, 17 --> 17, 13 --> 13, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 39.6608 --> 6.1093 (75.5778 --> 12.6444, 74.5763 --> 6.10169, 73.5978 --> 9.61957, 70.2963 --> 4.51852, 71.4 --> 4.26667, 70.5563 --> 4.45, 69.44 --> 4.264, 68.303 --> 4.64646, 66.4186 --> 6.39535, 66.0147 --> 7.04412, 59.4 --> 1.7, 56.875 --> 1.625, 59.4286 --> 3.21429, 52.5 --> 1.5, 12.6798 --> 8.86517, 5.87425 --> 4.01796, 9.48295 --> 7.375, 4.52 --> 4.52, 4.30252 --> 3.57143, 4.44304 --> 3.88608, 4.29839 --> 3.79839, 4.69388 --> 4.23469, 6.12821 --> 6.12821, 7.10606 --> 7.10606, 1.88889 --> 1.88889, 1.85714 --> 1.85714, 1.8 --> 1.8, 1.8 --> 1.8 )
[LOG] Overall execution time: 1017.91 sec CPU time.
[LOG] Overall execution time: 379 sec real time.
[DBG] Resident set: 101600 kB.
[DBG] Virtual Memory: 193096 kB.
[DBG] Max memory usage: 261544 kB.
Synthesis time: 378.98 sec (Real time) / 1005.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.46 sec (Real time) / 1.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 103.43 sec (Real time) / 103.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 3401 15 47 1 3325
=====================  amba7c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1714.21 sec CPU time.
[LOG] Relation determinization time: 753 sec real time.
[LOG] Final circuit size: 3168 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 3168 new AND gates.
[LOG] Size before ABC: 6600 AND gates.
[LOG] Size after ABC: 3168 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 369.505/124 sec (101.034/34 sec, 27.0464/9 sec, 33.7644/11 sec, 5.42744/2 sec, 21.0246/7 sec, 17.8363/6 sec, 63.1943/21 sec, 14.7799/5 sec, 13.5681/5 sec, 8.84904/2 sec, 61.9412/21 sec, 0.290048/0 sec, 0.239447/0 sec, 0.324786/0 sec, 0.184869/1 sec )
[LOG] Nr of iterations: 2759 (216, 176, 226, 21, 183, 153, 97, 124, 93, 43, 85, 8, 8, 7, 6, 140, 165, 208, 19, 179, 146, 95, 122, 92, 41, 81, 7, 7, 6, 5 )
[LOG] Total clause computation time: 689.931/232 sec (3.7214/3.7214 sec, 1.2806/1.2806 sec, 2.44213/2.44213 sec, 4.41369/4.41369 sec, 1.676/1.676 sec, 1.43208/1.43208 sec, 9.90407/9.90407 sec, 1.2366/1.2366 sec, 0.816924/0.816924 sec, 1.26136/1.26136 sec, 44.8852/44.8852 sec, 0.053167/0.053167 sec, 0.042903/0.042903 sec, 0.141189/0.141189 sec, 0.034885/0.034885 sec, 21.2456/21.2456 sec, 1.72915/1.72915 sec, 20.8694/20.8694 sec, 10.294/10.294 sec, 1.91253/1.91253 sec, 1.62088/1.62088 sec, 1.34327/1.34327 sec, 1.55312/1.55312 sec, 12.5042/12.5042 sec, 8.94919/8.94919 sec, 8.81416/8.81416 sec, 512.633/512.633 sec, 3.91075/3.91075 sec, 3.98192/3.98192 sec, 5.22696/5.22696 sec )
[LOG] Total clause minimization time: 582.124/193 sec (97.152/97.152 sec, 25.6237/25.6237 sec, 31.0991/31.0991 sec, 0.989806/0.989806 sec, 19.155/19.155 sec, 16.2271/16.2271 sec, 53.1635/53.1635 sec, 13.3746/13.3746 sec, 12.6166/12.6166 sec, 7.51783/7.51783 sec, 16.9095/16.9095 sec, 0.225265/0.225265 sec, 0.185747/0.185747 sec, 0.173732/0.173732 sec, 0.141327/0.141327 sec, 111.793/111.793 sec, 28.5786/28.5786 sec, 15.4027/15.4027 sec, 2.8446/2.8446 sec, 17.3487/17.3487 sec, 34.6045/34.6045 sec, 12.1644/12.1644 sec, 9.00638/9.00638 sec, 8.88394/8.88394 sec, 7.11519/7.11519 sec, 26.5338/26.5338 sec, 3.22554/3.22554 sec, 2.82074/2.82074 sec, 3.04661/3.04661 sec, 4.20099/4.20099 sec )
[LOG] Total clause size reduction: 122451 --> 16422 (18060 --> 2885, 14525 --> 874, 18450 --> 2247, 1620 --> 90, 14560 --> 739, 12008 --> 672, 7488 --> 443, 9471 --> 549, 6992 --> 415, 3150 --> 275, 6216 --> 587, 511 --> 13, 504 --> 13, 426 --> 11, 350 --> 9, 1676 --> 1209, 769 --> 605, 2011 --> 1548, 83 --> 83, 714 --> 587, 615 --> 501, 434 --> 370, 539 --> 467, 415 --> 366, 263 --> 263, 555 --> 555, 13 --> 13, 13 --> 13, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 44.3824 --> 5.95216 (83.6111 --> 13.3565, 82.5284 --> 4.96591, 81.6372 --> 9.94248, 77.1429 --> 4.28571, 79.5628 --> 4.03825, 78.4837 --> 4.39216, 77.1959 --> 4.56701, 76.379 --> 4.42742, 75.1828 --> 4.46237, 73.2558 --> 6.39535, 73.1294 --> 6.90588, 63.875 --> 1.625, 63 --> 1.625, 60.8571 --> 1.57143, 58.3333 --> 1.5, 11.9714 --> 8.63571, 4.66061 --> 3.66667, 9.66827 --> 7.44231, 4.36842 --> 4.36842, 3.98883 --> 3.27933, 4.21233 --> 3.43151, 4.56842 --> 3.89474, 4.41803 --> 3.82787, 4.51087 --> 3.97826, 6.41463 --> 6.41463, 6.85185 --> 6.85185, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 1714.22 sec CPU time.
[LOG] Overall execution time: 753 sec real time.
[DBG] Resident set: 194292 kB.
[DBG] Virtual Memory: 337504 kB.
[DBG] Max memory usage: 424472 kB.
Synthesis time: 753.05 sec (Real time) / 1691.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.61 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 53.25 sec (Real time) / 53.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 3701 17 52 1 3617
=====================  amba8c7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 15838.82 sec (Real time) / 30732.94 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3402.64 sec CPU time.
[LOG] Relation determinization time: 1223 sec real time.
[LOG] Final circuit size: 4775 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 4775 new AND gates.
[LOG] Size before ABC: 11257 AND gates.
[LOG] Size after ABC: 4775 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 886.734/296 sec (255.967/85 sec, 49.0671/17 sec, 35.1171/12 sec, 17.8148/5 sec, 25.4067/9 sec, 81.2915/27 sec, 27.5975/9 sec, 22.4414/8 sec, 28.4849/9 sec, 28.7719/10 sec, 106.45/35 sec, 22.52/8 sec, 152.31/51 sec, 0.677033/0 sec, 8.44816/3 sec, 13.4553/4 sec, 10.697/4 sec, 0.214998/0 sec )
[LOG] Nr of iterations: 4634 (233, 308, 224, 42, 204, 173, 188, 169, 203, 178, 211, 71, 118, 12, 10, 16, 14, 6, 181, 300, 215, 41, 202, 170, 185, 165, 197, 177, 201, 70, 104, 11, 9, 11, 10, 5 )
[LOG] Total clause computation time: 577.037/191 sec (7.26706/7.26706 sec, 2.12732/2.12732 sec, 4.93433/4.93433 sec, 16.5463/16.5463 sec, 2.11366/2.11366 sec, 1.78268/1.78268 sec, 2.4959/2.4959 sec, 1.94835/1.94835 sec, 2.33074/2.33074 sec, 2.10337/2.10337 sec, 2.58001/2.58001 sec, 9.48981/9.48981 sec, 127.699/127.699 sec, 0.189501/0.189501 sec, 8.07054/8.07054 sec, 1.00456/1.00456 sec, 5.3644/5.3644 sec, 0.058245/0.058245 sec, 122.494/122.494 sec, 3.57759/3.57759 sec, 15.2562/15.2562 sec, 43.431/43.431 sec, 2.35441/2.35441 sec, 2.20758/2.20758 sec, 2.18418/2.18418 sec, 2.45141/2.45141 sec, 2.419/2.419 sec, 2.98938/2.98938 sec, 3.25677/3.25677 sec, 19.8079/19.8079 sec, 21.6958/21.6958 sec, 104.113/104.113 sec, 8.19358/8.19358 sec, 5.11537/5.11537 sec, 8.93464/8.93464 sec, 8.44918/8.44918 sec )
[LOG] Total clause minimization time: 2315.33/776 sec (248.488/248.488 sec, 46.6574/46.6574 sec, 29.8888/29.8888 sec, 1.21241/1.21241 sec, 23.0212/23.0212 sec, 79.2437/79.2437 sec, 24.7949/24.7949 sec, 20.1955/20.1955 sec, 25.7813/25.7813 sec, 26.3363/26.3363 sec, 103.414/103.414 sec, 12.8656/12.8656 sec, 24.3095/24.3095 sec, 0.460122/0.460122 sec, 0.354042/0.354042 sec, 12.4168/12.4168 sec, 5.30277/5.30277 sec, 0.145262/0.145262 sec, 167.568/167.568 sec, 84.4824/84.4824 sec, 24.1593/24.1593 sec, 7.56118/7.56118 sec, 51.4186/51.4186 sec, 26.3275/26.3275 sec, 24.9186/24.9186 sec, 123.595/123.595 sec, 27.1557/27.1557 sec, 25.5899/25.5899 sec, 30.5039/30.5039 sec, 19.8417/19.8417 sec, 13.1374/13.1374 sec, 11.4819/11.4819 sec, 5.94434/5.94434 sec, 974.927/974.927 sec, 7.01489/7.01489 sec, 4.81883/4.81883 sec )
[LOG] Total clause size reduction: 237113 --> 26911 (23200 --> 3575, 30393 --> 1621, 21854 --> 2694, 3977 --> 188, 19488 --> 798, 16340 --> 789, 17578 --> 835, 15624 --> 786, 18584 --> 980, 16107 --> 861, 18900 --> 1070, 6230 --> 468, 10296 --> 866, 957 --> 21, 774 --> 22, 1275 --> 36, 1092 --> 35, 415 --> 9, 2563 --> 1935, 1541 --> 1081, 2559 --> 1945, 188 --> 188, 788 --> 615, 763 --> 653, 815 --> 639, 752 --> 617, 924 --> 748, 861 --> 706, 976 --> 831, 468 --> 468, 739 --> 739, 21 --> 21, 22 --> 22, 21 --> 21, 19 --> 19, 9 --> 9 )
[LOG] Average clause size reduction: 51.1681 --> 5.80729 (99.5708 --> 15.3433, 98.6786 --> 5.26299, 97.5625 --> 12.0268, 94.6905 --> 4.47619, 95.5294 --> 3.91176, 94.4509 --> 4.56069, 93.5 --> 4.44149, 92.4497 --> 4.65089, 91.5468 --> 4.82759, 90.4888 --> 4.83708, 89.5735 --> 5.07109, 87.7465 --> 6.59155, 87.2542 --> 7.33898, 79.75 --> 1.75, 77.4 --> 2.2, 79.6875 --> 2.25, 78 --> 2.5, 69.1667 --> 1.5, 14.1602 --> 10.6906, 5.13667 --> 3.60333, 11.9023 --> 9.04651, 4.58537 --> 4.58537, 3.90099 --> 3.04455, 4.48824 --> 3.84118, 4.40541 --> 3.45405, 4.55758 --> 3.73939, 4.69036 --> 3.79695, 4.86441 --> 3.9887, 4.85572 --> 4.13433, 6.68571 --> 6.68571, 7.10577 --> 7.10577, 1.90909 --> 1.90909, 2.44444 --> 2.44444, 1.90909 --> 1.90909, 1.9 --> 1.9, 1.8 --> 1.8 )
[LOG] Overall execution time: 3402.67 sec CPU time.
[LOG] Overall execution time: 1223 sec real time.
[DBG] Resident set: 303696 kB.
[DBG] Virtual Memory: 434396 kB.
[DBG] Max memory usage: 902892 kB.
Synthesis time: 1222.93 sec (Real time) / 3340.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.12 sec (Real time) / 3.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 106.58 sec (Real time) / 106.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 5458 21 61 1 5358
=====================  amba10c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2103.44 sec CPU time.
[LOG] Relation determinization time: 772 sec real time.
[LOG] Final circuit size: 5370 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 5370 new AND gates.
[LOG] Size before ABC: 11640 AND gates.
[LOG] Size after ABC: 5370 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 862.967/288 sec (223.002/75 sec, 37.9549/12 sec, 35.8184/12 sec, 16.2305/6 sec, 42.8282/14 sec, 73.7816/25 sec, 23.9908/8 sec, 22.4454/7 sec, 26.1952/9 sec, 55.6254/19 sec, 23.8124/7 sec, 23.3324/8 sec, 33.0814/11 sec, 148.612/50 sec, 0.581466/0 sec, 6.97265/2 sec, 57.1451/19 sec, 11.4023/4 sec, 0.155188/0 sec )
[LOG] Nr of iterations: 4431 (185, 231, 223, 40, 150, 164, 159, 166, 168, 132, 152, 139, 88, 191, 17, 10, 10, 9, 5, 180, 227, 219, 39, 148, 162, 157, 164, 165, 128, 147, 134, 87, 189, 16, 9, 9, 8, 4 )
[LOG] Total clause computation time: 511.281/171 sec (7.94458/7.94458 sec, 1.51423/1.51423 sec, 4.01842/4.01842 sec, 14.7369/14.7369 sec, 20.8883/20.8883 sec, 1.77238/1.77238 sec, 1.77165/1.77165 sec, 1.91896/1.91896 sec, 1.83573/1.83573 sec, 1.65211/1.65211 sec, 1.59871/1.59871 sec, 2.00837/2.00837 sec, 8.42771/8.42771 sec, 114.571/114.571 sec, 0.15081/0.15081 sec, 6.66789/6.66789 sec, 5.87551/5.87551 sec, 4.42382/4.42382 sec, 0.040452/0.040452 sec, 82.9152/82.9152 sec, 3.14623/3.14623 sec, 52.9957/52.9957 sec, 20.3711/20.3711 sec, 1.84447/1.84447 sec, 1.98407/1.98407 sec, 2.57573/2.57573 sec, 2.39562/2.39562 sec, 2.44768/2.44768 sec, 2.19871/2.19871 sec, 2.64889/2.64889 sec, 2.93723/2.93723 sec, 16.3746/16.3746 sec, 62.3251/62.3251 sec, 7.2606/7.2606 sec, 8.2437/8.2437 sec, 10.1601/10.1601 sec, 13.9451/13.9451 sec, 12.6943/12.6943 sec )
[LOG] Total clause minimization time: 1248.75/416 sec (214.806/214.806 sec, 36.1153/36.1153 sec, 31.449/31.449 sec, 1.41998/1.41998 sec, 21.6466/21.6466 sec, 71.6884/71.6884 sec, 21.8896/21.8896 sec, 20.1713/20.1713 sec, 23.9652/23.9652 sec, 53.6485/53.6485 sec, 21.8299/21.8299 sec, 20.9557/20.9557 sec, 24.4107/24.4107 sec, 33.566/33.566 sec, 0.400014/0.400014 sec, 0.281949/0.281949 sec, 51.2494/51.2494 sec, 6.95913/6.95913 sec, 0.103289/0.103289 sec, 123.406/123.406 sec, 64.9981/64.9981 sec, 26.8174/26.8174 sec, 9.7508/9.7508 sec, 53.2188/53.2188 sec, 26.0759/26.0759 sec, 45.3704/45.3704 sec, 26.34/26.34 sec, 28.7779/28.7779 sec, 23.6044/23.6044 sec, 23.4638/23.4638 sec, 56.3142/56.3142 sec, 20.0382/20.0382 sec, 24.4228/24.4228 sec, 9.19405/9.19405 sec, 7.08997/7.08997 sec, 9.11612/9.11612 sec, 9.31606/9.31606 sec, 4.87588/4.87588 sec )
[LOG] Total clause size reduction: 237841 --> 26410 (19688 --> 2819, 24380 --> 1266, 23310 --> 2696, 4056 --> 186, 15347 --> 656, 16626 --> 726, 15958 --> 691, 16500 --> 773, 16533 --> 828, 12838 --> 659, 14647 --> 756, 13248 --> 624, 8265 --> 569, 17860 --> 1432, 1488 --> 31, 828 --> 19, 819 --> 17, 720 --> 15, 356 --> 7, 2724 --> 1872, 1230 --> 925, 2640 --> 1951, 186 --> 186, 645 --> 563, 714 --> 593, 678 --> 568, 762 --> 645, 802 --> 659, 620 --> 496, 716 --> 602, 582 --> 510, 569 --> 567, 1417 --> 1414, 31 --> 31, 19 --> 19, 17 --> 17, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 53.6766 --> 5.96028 (106.422 --> 15.2378, 105.541 --> 5.48052, 104.529 --> 12.0897, 101.4 --> 4.65, 102.313 --> 4.37333, 101.378 --> 4.42683, 100.365 --> 4.34591, 99.3976 --> 4.65663, 98.4107 --> 4.92857, 97.2576 --> 4.99242, 96.3618 --> 4.97368, 95.3094 --> 4.48921, 93.9205 --> 6.46591, 93.5079 --> 7.49738, 87.5294 --> 1.82353, 82.8 --> 1.9, 81.9 --> 1.7, 80 --> 1.66667, 71.2 --> 1.4, 15.1333 --> 10.4, 5.4185 --> 4.07489, 12.0548 --> 8.90868, 4.76923 --> 4.76923, 4.35811 --> 3.80405, 4.40741 --> 3.66049, 4.31847 --> 3.61783, 4.64634 --> 3.93293, 4.86061 --> 3.99394, 4.84375 --> 3.875, 4.87075 --> 4.09524, 4.34328 --> 3.80597, 6.54023 --> 6.51724, 7.49735 --> 7.48148, 1.9375 --> 1.9375, 2.11111 --> 2.11111, 1.88889 --> 1.88889, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 2103.48 sec CPU time.
[LOG] Overall execution time: 772 sec real time.
[DBG] Resident set: 328988 kB.
[DBG] Virtual Memory: 461576 kB.
[DBG] Max memory usage: 533372 kB.
Synthesis time: 772.28 sec (Real time) / 2051.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.54 sec (Real time) / 3.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 542.13 sec (Real time) / 541.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 6107 23 65 1 6000
=====================  amba2b9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 117.89 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 1219 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1892 AND gates.
[LOG] Size after ABC: 1415 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 114.936/41 sec (0.146556/0 sec, 0.193991/0 sec, 0.196813/0 sec, 0.174939/0 sec, 0.361807/0 sec, 0.260099/0 sec, 9.52261/3 sec, 13.634/5 sec, 11.5906/4 sec, 7.33397/3 sec, 15.9112/5 sec, 15.3028/5 sec, 11.9827/4 sec, 16.323/6 sec, 4.71337/3 sec, 7.28801/3 sec )
[LOG] Nr of iterations: 671 (7, 8, 4, 6, 11, 14, 234, 66, 5, 4, 3, 4, 1, 12, 229, 63 )
[LOG] Total clause computation time: 34.4351/11 sec (0.063358/0.063358 sec, 0.085651/0.085651 sec, 0.112814/0.112814 sec, 0.073599/0.073599 sec, 0.180788/0.180788 sec, 0.106904/0.106904 sec, 1.24813/1.24813 sec, 1.3332/1.3332 sec, 4.70664/4.70664 sec, 5.45936/5.45936 sec, 8.61878/8.61878 sec, 3.76461/3.76461 sec, 1.55432/1.55432 sec, 4.57354/4.57354 sec, 1.03886/1.03886 sec, 1.51455/1.51455 sec )
[LOG] Total clause minimization time: 80.2616/30 sec (0.064347/0.064347 sec, 0.096137/0.096137 sec, 0.073695/0.073695 sec, 0.090009/0.090009 sec, 0.169255/0.169255 sec, 0.140812/0.140812 sec, 8.23966/8.23966 sec, 12.2685/12.2685 sec, 6.8716/6.8716 sec, 1.86344/1.86344 sec, 7.28466/7.28466 sec, 11.5268/11.5268 sec, 10.4178/10.4178 sec, 11.7376/11.7376 sec, 3.65518/3.65518 sec, 5.76208/5.76208 sec )
[LOG] Total clause size reduction: 48359 --> 3784 (1188 --> 12, 1372 --> 18, 561 --> 4, 815 --> 12, 1430 --> 20, 2002 --> 42, 30989 --> 1522, 8125 --> 359, 10 --> 10, 7 --> 7, 4 --> 4, 7 --> 7, 2 --> 1, 36 --> 36, 1473 --> 1392, 338 --> 338 )
[LOG] Average clause size reduction: 72.07 --> 5.63934 (169.714 --> 1.71429, 171.5 --> 2.25, 140.25 --> 1, 135.833 --> 2, 130 --> 1.81818, 143 --> 3, 132.432 --> 6.50427, 123.106 --> 5.43939, 2 --> 2, 1.75 --> 1.75, 1.33333 --> 1.33333, 1.75 --> 1.75, 2 --> 1, 3 --> 3, 6.43231 --> 6.0786, 5.36508 --> 5.36508 )
[LOG] Final circuit size: 1219 new AND gates.
[LOG] Size before ABC: 2258 AND gates.
[LOG] Size after ABC: 1217 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.5861/14 sec (0.193256/0 sec, 0.096054/0 sec, 0.846564/0 sec, 0.043134/0 sec, 1.12094/1 sec, 0.061485/0 sec, 7.01384/2 sec, 34.2108/11 sec )
[LOG] Nr of iterations: 737 (6, 6, 15, 15, 11, 16, 257, 61, 5, 4, 5, 7, 8, 10, 251, 60 )
[LOG] Total clause computation time: 48.6389/15 sec (0.09742/0.09742 sec, 0.072587/0.072587 sec, 0.721125/0.721125 sec, 0.008852/0.008852 sec, 0.046768/0.046768 sec, 0.011548/0.011548 sec, 1.99691/1.99691 sec, 10.617/10.617 sec, 5.2053/5.2053 sec, 8.13764/8.13764 sec, 0.171722/0.171722 sec, 0.176789/0.176789 sec, 0.168711/0.168711 sec, 0.455396/0.455396 sec, 1.09283/1.09283 sec, 19.6584/19.6584 sec )
[LOG] Total clause minimization time: 49.245/17 sec (0.095069/0.095069 sec, 0.022515/0.022515 sec, 0.123361/0.123361 sec, 0.032648/0.032648 sec, 1.07252/1.07252 sec, 0.04775/0.04775 sec, 4.96386/4.96386 sec, 23.5742/23.5742 sec, 2.7896/2.7896 sec, 0.084271/0.084271 sec, 1.59539/1.59539 sec, 8.40244/8.40244 sec, 0.388375/0.388375 sec, 0.34575/0.34575 sec, 4.26242/4.26242 sec, 1.44487/1.44487 sec )
[LOG] Total clause size reduction: 17681 --> 4832 (230 --> 9, 225 --> 21, 616 --> 61, 602 --> 41, 420 --> 26, 615 --> 65, 10240 --> 2003, 2340 --> 348, 9 --> 9, 16 --> 16, 12 --> 12, 13 --> 13, 18 --> 15, 36 --> 36, 1941 --> 1809, 348 --> 348 )
[LOG] Average clause size reduction: 23.9905 --> 6.55631 (38.3333 --> 1.5, 37.5 --> 3.5, 41.0667 --> 4.06667, 40.1333 --> 2.73333, 38.1818 --> 2.36364, 38.4375 --> 4.0625, 39.8444 --> 7.79377, 38.3607 --> 5.70492, 1.8 --> 1.8, 4 --> 4, 2.4 --> 2.4, 1.85714 --> 1.85714, 2.25 --> 1.875, 3.6 --> 3.6, 7.73307 --> 7.20717, 5.8 --> 5.8 )
[LOG] Overall execution time: 117.896 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
[DBG] Resident set: 39172 kB.
[DBG] Virtual Memory: 182328 kB.
[DBG] Max memory usage: 64760 kB.
Synthesis time: 43.89 sec (Real time) / 116.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.08 sec (Real time) / 6.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1452 7 31 1 1408
=====================  amba3b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 179.294 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 1208 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3862 AND gates.
[LOG] Size after ABC: 2930 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 142.04/48 sec (0.19897/0 sec, 0.310182/1 sec, 0.242062/0 sec, 0.563095/0 sec, 0.339342/0 sec, 4.38099/1 sec, 14.4872/5 sec, 32.7041/11 sec, 48.8402/17 sec, 39.974/13 sec )
[LOG] Nr of iterations: 719 (7, 6, 9, 48, 5, 190, 62, 177, 130, 80, 5 )
[LOG] Total clause computation time: 34.1248/19 sec (0.072992/0.072992 sec, 0.133412/0.133412 sec, 0.107475/0.107475 sec, 0.139173/0.139173 sec, 0.155378/0.155378 sec, 0.736408/0.736408 sec, 0.719358/0.719358 sec, 0.988459/0.988459 sec, 8.29933/8.29933 sec, 7.38038/7.38038 sec, 15.3925/15.3925 sec )
[LOG] Total clause minimization time: 143.699/50 sec (0.10762/0.10762 sec, 0.156525/0.156525 sec, 0.118181/0.118181 sec, 0.403365/0.403365 sec, 0.165947/0.165947 sec, 3.59686/3.59686 sec, 13.7292/13.7292 sec, 31.6473/31.6473 sec, 40.4653/40.4653 sec, 32.5278/32.5278 sec, 20.7808/20.7808 sec )
[LOG] Total clause size reduction: 113749 --> 3722 (1458 --> 13, 1205 --> 10, 1544 --> 20, 10810 --> 260, 712 --> 8, 32319 --> 915, 9699 --> 318, 26048 --> 858, 18963 --> 778, 10981 --> 532, 10 --> 10 )
[LOG] Average clause size reduction: 158.204 --> 5.17663 (208.286 --> 1.85714, 200.833 --> 1.66667, 171.556 --> 2.22222, 225.208 --> 5.41667, 142.4 --> 1.6, 170.1 --> 4.81579, 156.435 --> 5.12903, 147.164 --> 4.84746, 145.869 --> 5.98462, 137.262 --> 6.65, 2 --> 2 )
[LOG] Final circuit size: 1208 new AND gates.
[LOG] Size before ABC: 2334 AND gates.
[LOG] Size after ABC: 1207 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 39.1876/14 sec (0.249462/1 sec, 4.95577/1 sec, 0.021103/0 sec, 2.05605/1 sec, 0.014454/0 sec, 3.4158/1 sec, 5.23215/2 sec, 13.5158/4 sec, 8.65315/3 sec, 1.07387/1 sec )
[LOG] Nr of iterations: 1030 (8, 11, 5, 43, 5, 150, 41, 140, 95, 31, 7, 10, 4, 41, 4, 149, 27, 139, 91, 29 )
[LOG] Total clause computation time: 70.8518/27 sec (0.120825/0.120825 sec, 4.88714/4.88714 sec, 0.005462/0.005462 sec, 0.160942/0.160942 sec, 0.004339/0.004339 sec, 0.237743/0.237743 sec, 4.54355/4.54355 sec, 0.289155/0.289155 sec, 6.31064/6.31064 sec, 0.359672/0.359672 sec, 22.2458/22.2458 sec, 2.46223/2.46223 sec, 0.440296/0.440296 sec, 0.571716/0.571716 sec, 0.585331/0.585331 sec, 0.466096/0.466096 sec, 0.662529/0.662529 sec, 0.560313/0.560313 sec, 9.59324/9.59324 sec, 16.3448/16.3448 sec )
[LOG] Total clause minimization time: 70.7458/21 sec (0.127312/0.127312 sec, 0.066609/0.066609 sec, 0.014852/0.014852 sec, 1.88718/1.88718 sec, 0.008882/0.008882 sec, 3.15156/3.15156 sec, 0.677206/0.677206 sec, 13.1902/13.1902 sec, 2.30855/2.30855 sec, 0.701624/0.701624 sec, 23.7896/23.7896 sec, 2.0558/2.0558 sec, 0.474693/0.474693 sec, 1.05537/1.05537 sec, 3.04704/3.04704 sec, 2.28195/2.28195 sec, 0.87619/0.87619 sec, 2.56853/2.56853 sec, 11.6293/11.6293 sec, 0.833343/0.833343 sec )
[LOG] Total clause size reduction: 27918 --> 4996 (385 --> 13, 540 --> 43, 212 --> 7, 2184 --> 227, 204 --> 7, 7450 --> 729, 1960 --> 236, 6672 --> 639, 4418 --> 569, 1380 --> 192, 13 --> 13, 43 --> 43, 7 --> 7, 218 --> 195, 7 --> 7, 729 --> 632, 138 --> 133, 639 --> 589, 538 --> 534, 181 --> 181 )
[LOG] Average clause size reduction: 27.1049 --> 4.85049 (48.125 --> 1.625, 49.0909 --> 3.90909, 42.4 --> 1.4, 50.7907 --> 5.27907, 40.8 --> 1.4, 49.6667 --> 4.86, 47.8049 --> 5.7561, 47.6571 --> 4.56429, 46.5053 --> 5.98947, 44.5161 --> 6.19355, 1.85714 --> 1.85714, 4.3 --> 4.3, 1.75 --> 1.75, 5.31707 --> 4.7561, 1.75 --> 1.75, 4.89262 --> 4.24161, 5.11111 --> 4.92593, 4.59712 --> 4.23741, 5.91209 --> 5.86813, 6.24138 --> 6.24138 )
[LOG] Overall execution time: 179.3 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
[DBG] Resident set: 43992 kB.
[DBG] Virtual Memory: 192652 kB.
[DBG] Max memory usage: 70604 kB.
Synthesis time: 69.32 sec (Real time) / 177.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.41 sec (Real time) / 5.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1493 9 36 1 1439
=====================  amba4b9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6918.32 sec CPU time.
[LOG] Relation determinization time: 2496 sec real time.
[LOG] Final circuit size: 19542 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19542 new AND gates.
[LOG] Size before ABC: 41140 AND gates.
[LOG] Size after ABC: 19541 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 5890.64/1966 sec (0.994311/1 sec, 49.3964/16 sec, 0.033199/0 sec, 83.8241/28 sec, 0.298435/0 sec, 8.02543/3 sec, 0.626009/0 sec, 120.83/41 sec, 957.848/319 sec, 2372.7/792 sec, 2296.06/766 sec )
[LOG] Nr of iterations: 4237 (5, 9, 4, 15, 11, 31, 14, 1020, 1063, 1658, 407 )
[LOG] Total clause computation time: 3168.26/1054 sec (0.49173/0.49173 sec, 49.2908/49.2908 sec, 0.018084/0.018084 sec, 4.15786/4.15786 sec, 0.093192/0.093192 sec, 1.14492/1.14492 sec, 0.112462/0.112462 sec, 12.4507/12.4507 sec, 23.5291/23.5291 sec, 921.128/921.128 sec, 2155.84/2155.84 sec )
[LOG] Total clause minimization time: 2714.33/908 sec (0.500594/0.500594 sec, 0.102084/0.102084 sec, 0.013322/0.013322 sec, 79.658/79.658 sec, 0.197153/0.197153 sec, 6.85853/6.85853 sec, 0.501478/0.501478 sec, 107.514/107.514 sec, 932.626/932.626 sec, 1447.59/1447.59 sec, 138.777/138.777 sec )
[LOG] Total clause size reduction: 235538 --> 41140 (256 --> 9, 504 --> 34, 186 --> 6, 854 --> 48, 600 --> 28, 1770 --> 101, 754 --> 67, 58083 --> 9259, 59472 --> 10413, 91135 --> 17492, 21924 --> 3683 )
[LOG] Average clause size reduction: 55.5907 --> 9.7097 (51.2 --> 1.8, 56 --> 3.77778, 46.5 --> 1.5, 56.9333 --> 3.2, 54.5455 --> 2.54545, 57.0968 --> 3.25806, 53.8571 --> 4.78571, 56.9441 --> 9.07745, 55.9473 --> 9.79586, 54.9668 --> 10.5501, 53.8673 --> 9.04914 )
[LOG] Overall execution time: 6918.34 sec CPU time.
[LOG] Overall execution time: 2496 sec real time.
[DBG] Resident set: 216392 kB.
[DBG] Virtual Memory: 353988 kB.
[DBG] Max memory usage: 628780 kB.
Synthesis time: 2495.39 sec (Real time) / 6882.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.31 sec (Real time) / 8.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1304.06 sec (Real time) / 1300.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 19891 11 42 1 19828
=====================  amba5b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 711.416 sec CPU time.
[LOG] Relation determinization time: 261 sec real time.
[LOG] Final circuit size: 2933 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 2933 new AND gates.
[LOG] Size before ABC: 6265 AND gates.
[LOG] Size after ABC: 2933 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 272.464/91 sec (75.3594/25 sec, 15.095/5 sec, 33.7531/11 sec, 7.4642/3 sec, 15.1273/5 sec, 31.2637/10 sec, 48.2523/16 sec, 5.69473/2 sec, 36.7412/13 sec, 0.19119/0 sec, 1.34183/0 sec, 2.09211/1 sec, 0.088188/0 sec )
[LOG] Nr of iterations: 2660 (194, 274, 186, 21, 178, 193, 230, 39, 73, 8, 9, 7, 4, 139, 251, 158, 20, 171, 188, 197, 34, 64, 7, 7, 5, 3 )
[LOG] Total clause computation time: 128.394/43 sec (2.31358/2.31358 sec, 0.787175/0.787175 sec, 9.00753/9.00753 sec, 6.65732/6.65732 sec, 0.928333/0.928333 sec, 1.29058/1.29058 sec, 1.3683/1.3683 sec, 1.79176/1.79176 sec, 27.1006/27.1006 sec, 0.046675/0.046675 sec, 1.04489/1.04489 sec, 0.996242/0.996242 sec, 0.020365/0.020365 sec, 13.6764/13.6764 sec, 1.27117/1.27117 sec, 3.40479/3.40479 sec, 18.9642/18.9642 sec, 5.80902/5.80902 sec, 0.935554/0.935554 sec, 1.30767/1.30767 sec, 19.5005/19.5005 sec, 3.49939/3.49939 sec, 1.29901/1.29901 sec, 1.83189/1.83189 sec, 1.91845/1.91845 sec, 1.62243/1.62243 sec )
[LOG] Total clause minimization time: 465.142/155 sec (72.9554/72.9554 sec, 14.1561/14.1561 sec, 24.5883/24.5883 sec, 0.782629/0.782629 sec, 14.031/14.031 sec, 29.7669/29.7669 sec, 46.6121/46.6121 sec, 3.85061/3.85061 sec, 9.53671/9.53671 sec, 0.135726/0.135726 sec, 0.285336/0.285336 sec, 1.08553/1.08553 sec, 0.062027/0.062027 sec, 77.9663/77.9663 sec, 12.685/12.685 sec, 22.105/22.105 sec, 1.4336/1.4336 sec, 11.9286/11.9286 sec, 93.3314/93.3314 sec, 11.9826/11.9826 sec, 3.68324/3.68324 sec, 5.47283/5.47283 sec, 1.94282/1.94282 sec, 1.6803/1.6803 sec, 1.69921/1.69921 sec, 1.38314/1.38314 sec )
[LOG] Total clause size reduction: 105433 --> 16369 (14089 --> 2610, 19656 --> 1732, 13135 --> 1674, 1400 --> 91, 12213 --> 823, 13056 --> 903, 15343 --> 1432, 2508 --> 236, 4680 --> 551, 448 --> 13, 504 --> 20, 372 --> 14, 183 --> 5, 1675 --> 1298, 1455 --> 1014, 1270 --> 1057, 91 --> 91, 771 --> 625, 867 --> 689, 1014 --> 789, 199 --> 198, 461 --> 461, 13 --> 13, 16 --> 16, 9 --> 9, 5 --> 5 )
[LOG] Average clause size reduction: 39.6365 --> 6.15376 (72.6237 --> 13.4536, 71.7372 --> 6.32117, 70.6183 --> 9, 66.6667 --> 4.33333, 68.6124 --> 4.6236, 67.6477 --> 4.67876, 66.7087 --> 6.22609, 64.3077 --> 6.05128, 64.1096 --> 7.54795, 56 --> 1.625, 56 --> 2.22222, 53.1429 --> 2, 45.75 --> 1.25, 12.0504 --> 9.33813, 5.79681 --> 4.03984, 8.03797 --> 6.68987, 4.55 --> 4.55, 4.50877 --> 3.65497, 4.6117 --> 3.66489, 5.14721 --> 4.00508, 5.85294 --> 5.82353, 7.20312 --> 7.20312, 1.85714 --> 1.85714, 2.28571 --> 2.28571, 1.8 --> 1.8, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 711.435 sec CPU time.
[LOG] Overall execution time: 261 sec real time.
[DBG] Resident set: 107032 kB.
[DBG] Virtual Memory: 221452 kB.
[DBG] Max memory usage: 346980 kB.
Synthesis time: 260.97 sec (Real time) / 694.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.32 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 70.77 sec (Real time) / 70.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 3350 13 47 1 3277
=====================  amba6b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1289.24 sec CPU time.
[LOG] Relation determinization time: 463 sec real time.
[LOG] Final circuit size: 3290 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 3290 new AND gates.
[LOG] Size before ABC: 7333 AND gates.
[LOG] Size after ABC: 3290 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 471.104/157 sec (66.2214/22 sec, 12.8842/5 sec, 40.76/13 sec, 31.8969/11 sec, 27.5862/9 sec, 56.5619/19 sec, 25.7845/8 sec, 144.445/49 sec, 7.3923/2 sec, 53.4098/18 sec, 0.220156/0 sec, 0.194516/0 sec, 3.52119/1 sec, 0.226493/0 sec )
[LOG] Nr of iterations: 3467 (159, 228, 395, 23, 328, 330, 214, 202, 41, 89, 7, 7, 10, 7, 155, 148, 193, 20, 197, 190, 212, 166, 40, 85, 6, 6, 5, 4 )
[LOG] Total clause computation time: 473.591/158 sec (2.42751/2.42751 sec, 0.974022/0.974022 sec, 3.20057/3.20057 sec, 0.955627/0.955627 sec, 1.54764/1.54764 sec, 20.426/20.426 sec, 1.49397/1.49397 sec, 1.48805/1.48805 sec, 2.26831/2.26831 sec, 38.1488/38.1488 sec, 0.048942/0.048942 sec, 0.039832/0.039832 sec, 1.79266/1.79266 sec, 0.0429/0.0429 sec, 15.1866/15.1866 sec, 1.34877/1.34877 sec, 4.59973/4.59973 sec, 36.6445/36.6445 sec, 1.44375/1.44375 sec, 1.42911/1.42911 sec, 1.73557/1.73557 sec, 1.57702/1.57702 sec, 3.03297/3.03297 sec, 5.03936/5.03936 sec, 2.42727/2.42727 sec, 214.053/214.053 sec, 108.463/108.463 sec, 1.75463/1.75463 sec )
[LOG] Total clause minimization time: 616.365/206 sec (63.7301/63.7301 sec, 11.8008/11.8008 sec, 37.2821/37.2821 sec, 30.9211/30.9211 sec, 25.7647/25.7647 sec, 35.7624/35.7624 sec, 24.0026/24.0026 sec, 142.63/142.63 sec, 5.04919/5.04919 sec, 15.1013/15.1013 sec, 0.159383/0.159383 sec, 0.143671/0.143671 sec, 1.70996/1.70996 sec, 0.171622/0.171622 sec, 67.9882/67.9882 sec, 23.4098/23.4098 sec, 43.5403/43.5403 sec, 1.47207/1.47207 sec, 11.6845/11.6845 sec, 8.58542/8.58542 sec, 38.9025/38.9025 sec, 9.14562/9.14562 sec, 4.03543/4.03543 sec, 5.91088/5.91088 sec, 2.04824/2.04824 sec, 1.80468/1.80468 sec, 1.53981/1.53981 sec, 2.06761/2.06761 sec )
[LOG] Total clause size reduction: 165103 --> 25532 (12798 --> 2059, 18160 --> 1532, 31126 --> 5579, 1716 --> 111, 25179 --> 2748, 25004 --> 2853, 15975 --> 1036, 14874 --> 1270, 2920 --> 244, 6336 --> 707, 426 --> 11, 420 --> 11, 621 --> 24, 408 --> 14, 2005 --> 1421, 693 --> 528, 1804 --> 1544, 91 --> 91, 904 --> 722, 873 --> 666, 1026 --> 810, 795 --> 605, 244 --> 241, 667 --> 667, 11 --> 11, 11 --> 11, 9 --> 9, 7 --> 7 )
[LOG] Average clause size reduction: 47.6213 --> 7.36429 (80.4906 --> 12.9497, 79.6491 --> 6.7193, 78.8 --> 14.1241, 74.6087 --> 4.82609, 76.7652 --> 8.37805, 75.7697 --> 8.64545, 74.6495 --> 4.84112, 73.6337 --> 6.28713, 71.2195 --> 5.95122, 71.191 --> 7.94382, 60.8571 --> 1.57143, 60 --> 1.57143, 62.1 --> 2.4, 58.2857 --> 2, 12.9355 --> 9.16774, 4.68243 --> 3.56757, 9.34715 --> 8, 4.55 --> 4.55, 4.58883 --> 3.66497, 4.59474 --> 3.50526, 4.83962 --> 3.82075, 4.78916 --> 3.64458, 6.1 --> 6.025, 7.84706 --> 7.84706, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 1.8 --> 1.8, 1.75 --> 1.75 )
[LOG] Overall execution time: 1289.28 sec CPU time.
[LOG] Overall execution time: 463 sec real time.
[DBG] Resident set: 63504 kB.
[DBG] Virtual Memory: 174200 kB.
[DBG] Max memory usage: 700716 kB.
Synthesis time: 463.32 sec (Real time) / 1265.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.55 sec (Real time) / 1.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.58 sec (Real time) / 43.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 3762 15 52 1 3681
=====================  amba7b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1161.74 sec CPU time.
[LOG] Relation determinization time: 445 sec real time.
[LOG] Final circuit size: 4291 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 4291 new AND gates.
[LOG] Size before ABC: 9583 AND gates.
[LOG] Size after ABC: 4291 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 512.348/171 sec (75.5907/25 sec, 25.8212/9 sec, 45.5872/15 sec, 13.812/5 sec, 23.0168/7 sec, 24.6488/9 sec, 119.21/39 sec, 34.3488/12 sec, 71.7787/24 sec, 8.59628/3 sec, 68.6337/23 sec, 0.307639/0 sec, 0.314836/0 sec, 0.223142/0 sec, 0.45773/0 sec )
[LOG] Nr of iterations: 4039 (143, 327, 281, 26, 229, 223, 202, 225, 277, 63, 92, 8, 9, 7, 8, 128, 250, 260, 24, 214, 220, 197, 219, 241, 61, 81, 6, 7, 6, 5 )
[LOG] Total clause computation time: 220.337/73 sec (2.85838/2.85838 sec, 1.32244/1.32244 sec, 7.41728/7.41728 sec, 12.7025/12.7025 sec, 1.44479/1.44479 sec, 1.67488/1.67488 sec, 1.69657/1.69657 sec, 1.70656/1.70656 sec, 2.12006/2.12006 sec, 0.968712/0.968712 sec, 50.623/50.623 sec, 0.06102/0.06102 sec, 0.060442/0.060442 sec, 0.04714/0.04714 sec, 0.05236/0.05236 sec, 20.4806/20.4806 sec, 2.02275/2.02275 sec, 46.0584/46.0584 sec, 7.965/7.965 sec, 1.72544/1.72544 sec, 2.07536/2.07536 sec, 2.27387/2.27387 sec, 2.27175/2.27175 sec, 2.86911/2.86911 sec, 6.51093/6.51093 sec, 25.0787/25.0787 sec, 3.71698/3.71698 sec, 4.74091/4.74091 sec, 3.65482/3.65482 sec, 4.13612/4.13612 sec )
[LOG] Total clause minimization time: 722.317/243 sec (72.6479/72.6479 sec, 24.2877/24.2877 sec, 37.9065/37.9065 sec, 1.08075/1.08075 sec, 21.3152/21.3152 sec, 22.6889/22.6889 sec, 117.254/117.254 sec, 32.2922/32.2922 sec, 69.1904/69.1904 sec, 7.51538/7.51538 sec, 17.8177/17.8177 sec, 0.233305/0.233305 sec, 0.240262/0.240262 sec, 0.164262/0.164262 sec, 0.391559/0.391559 sec, 105.299/105.299 sec, 27.3477/27.3477 sec, 26.539/26.539 sec, 3.30469/3.30469 sec, 13.8577/13.8577 sec, 13.9007/13.9007 sec, 13.6634/13.6634 sec, 52.125/52.125 sec, 15.0225/15.0225 sec, 6.69135/6.69135 sec, 6.54631/6.54631 sec, 3.10313/3.10313 sec, 3.17868/3.17868 sec, 2.16582/2.16582 sec, 4.54552/4.54552 sec )
[LOG] Total clause size reduction: 189222 --> 23574 (12638 --> 1866, 28688 --> 2051, 24360 --> 2946, 2150 --> 127, 19380 --> 1032, 18648 --> 1033, 16683 --> 946, 18368 --> 1095, 22356 --> 1711, 4960 --> 399, 7189 --> 714, 546 --> 16, 616 --> 17, 456 --> 11, 525 --> 27, 1614 --> 1224, 1226 --> 958, 2596 --> 2193, 117 --> 117, 910 --> 734, 1013 --> 820, 911 --> 714, 1048 --> 851, 1219 --> 969, 384 --> 382, 577 --> 577, 11 --> 11, 13 --> 13, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 46.8487 --> 5.83659 (88.3776 --> 13.049, 87.7309 --> 6.27217, 86.6904 --> 10.484, 82.6923 --> 4.88462, 84.6288 --> 4.50655, 83.6233 --> 4.63229, 82.5891 --> 4.68317, 81.6356 --> 4.86667, 80.7076 --> 6.1769, 78.7302 --> 6.33333, 78.1413 --> 7.76087, 68.25 --> 2, 68.4444 --> 1.88889, 65.1429 --> 1.57143, 65.625 --> 3.375, 12.6094 --> 9.5625, 4.904 --> 3.832, 9.98462 --> 8.43462, 4.875 --> 4.875, 4.25234 --> 3.42991, 4.60455 --> 3.72727, 4.62437 --> 3.62437, 4.78539 --> 3.88584, 5.05809 --> 4.02075, 6.29508 --> 6.2623, 7.12346 --> 7.12346, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 1161.78 sec CPU time.
[LOG] Overall execution time: 445 sec real time.
[DBG] Resident set: 126476 kB.
[DBG] Virtual Memory: 242648 kB.
[DBG] Max memory usage: 652576 kB.
Synthesis time: 445.29 sec (Real time) / 1130.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.30 sec (Real time) / 2.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 128.78 sec (Real time) / 128.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 4818 17 57 1 4729
=====================  amba9b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3278.37 sec CPU time.
[LOG] Relation determinization time: 1834 sec real time.
[LOG] Final circuit size: 19423 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 19423 new AND gates.
[LOG] Size before ABC: 48337 AND gates.
[LOG] Size after ABC: 19423 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 2890.76/1447 sec (114.615/57 sec, 53.5707/27 sec, 75.0279/38 sec, 11.7074/6 sec, 177.015/88 sec, 38.8371/20 sec, 138.58/69 sec, 49.9493/25 sec, 64.9112/32 sec, 266.045/134 sec, 253.681/127 sec, 25.6898/13 sec, 1599.86/800 sec, 0.676731/1 sec, 5.57741/2 sec, 8.23351/4 sec, 6.23632/4 sec, 0.547569/0 sec )
[LOG] Nr of iterations: 4838 (470, 618, 560, 37, 326, 268, 319, 284, 306, 323, 1037, 97, 133, 18, 10, 10, 11, 11 )
[LOG] Total clause computation time: 473.938/241 sec (5.92741/5.92741 sec, 5.15513/5.15513 sec, 6.19172/6.19172 sec, 10.4443/10.4443 sec, 2.38552/2.38552 sec, 2.41437/2.41437 sec, 2.80195/2.80195 sec, 2.50107/2.50107 sec, 2.79208/2.79208 sec, 3.09664/3.09664 sec, 70.3353/70.3353 sec, 9.32633/9.32633 sec, 337.308/337.308 sec, 0.173488/0.173488 sec, 5.21129/5.21129 sec, 4.42416/4.42416 sec, 3.33203/3.33203 sec, 0.117749/0.117749 sec )
[LOG] Total clause minimization time: 2409.17/1200 sec (108.439/108.439 sec, 48.0294/48.0294 sec, 68.346/68.346 sec, 1.21902/1.21902 sec, 174.19/174.19 sec, 36.0082/36.0082 sec, 135.24/135.24 sec, 46.9372/46.9372 sec, 61.5031/61.5031 sec, 262.273/262.273 sec, 180.892/180.892 sec, 16.0777/16.0777 sec, 1262.14/1262.14 sec, 0.470874/0.470874 sec, 0.338928/0.338928 sec, 3.78765/3.78765 sec, 2.87744/2.87744 sec, 0.401976/0.401976 sec )
[LOG] Total clause size reduction: 488223 --> 48337 (50183 --> 10455, 65402 --> 5165, 58695 --> 9169, 3744 --> 177, 33475 --> 1521, 27234 --> 1283, 32118 --> 1488, 28300 --> 1430, 30195 --> 1494, 31556 --> 1603, 100492 --> 12567, 9216 --> 658, 12540 --> 1192, 1598 --> 33, 837 --> 21, 828 --> 17, 910 --> 35, 900 --> 29 )
[LOG] Average clause size reduction: 100.914 --> 9.99111 (106.772 --> 22.2447, 105.828 --> 8.35761, 104.812 --> 16.3732, 101.189 --> 4.78378, 102.684 --> 4.66564, 101.619 --> 4.78731, 100.683 --> 4.66458, 99.6479 --> 5.03521, 98.6765 --> 4.88235, 97.6966 --> 4.96285, 96.9065 --> 12.1186, 95.0103 --> 6.78351, 94.2857 --> 8.96241, 88.7778 --> 1.83333, 83.7 --> 2.1, 82.8 --> 1.7, 82.7273 --> 3.18182, 81.8182 --> 2.63636 )
[LOG] Overall execution time: 3278.43 sec CPU time.
[LOG] Overall execution time: 1834 sec real time.
[DBG] Resident set: 39588 kB.
[DBG] Virtual Memory: 190772 kB.
[DBG] Max memory usage: 850068 kB.
Synthesis time: 1834.73 sec (Real time) / 3204.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.74 sec (Real time) / 8.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5172.18 sec (Real time) / 5158.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 20088 21 68 1 19981
=====================  amba10b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5010.83 sec CPU time.
[LOG] Relation determinization time: 1800 sec real time.
[LOG] Final circuit size: 33856 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 33856 new AND gates.
[LOG] Size before ABC: 93391 AND gates.
[LOG] Size after ABC: 33856 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 4262.24/1423 sec (155.736/52 sec, 79.77/26 sec, 169.259/57 sec, 20.506/7 sec, 70.1774/23 sec, 208.13/70 sec, 100.088/33 sec, 763.916/255 sec, 153.442/51 sec, 358.973/120 sec, 628.681/210 sec, 198.858/66 sec, 619.071/207 sec, 668.88/223 sec, 1.61214/1 sec, 12.0196/4 sec, 21.3008/7 sec, 31.2296/10 sec, 0.588385/1 sec )
[LOG] Nr of iterations: 7883 (140, 1007, 713, 53, 350, 356, 373, 2089, 355, 359, 1403, 293, 166, 174, 15, 10, 12, 9, 6 )
[LOG] Total clause computation time: 834.145/276 sec (7.26219/7.26219 sec, 5.65656/5.65656 sec, 8.89744/8.89744 sec, 17.1781/17.1781 sec, 5.0595/5.0595 sec, 5.12524/5.12524 sec, 5.01284/5.01284 sec, 22.8357/22.8357 sec, 7.19535/7.19535 sec, 77.6805/77.6805 sec, 25.8313/25.8313 sec, 8.00889/8.00889 sec, 37.2574/37.2574 sec, 570.509/570.509 sec, 0.349839/0.349839 sec, 11.0721/11.0721 sec, 9.12065/9.12065 sec, 9.93921/9.93921 sec, 0.153663/0.153663 sec )
[LOG] Total clause minimization time: 3398.66/1139 sec (148.324/148.324 sec, 72.991/72.991 sec, 158.963/158.963 sec, 3.20716/3.20716 sec, 64.2825/64.2825 sec, 202.067/202.067 sec, 93.9374/93.9374 sec, 734.231/734.231 sec, 144.493/144.493 sec, 279.306/279.306 sec, 594.445/594.445 sec, 188.828/188.828 sec, 580.635/580.635 sec, 97.1265/97.1265 sec, 1.18828/1.18828 sec, 0.884547/0.884547 sec, 12.1174/12.1174 sec, 21.2372/21.2372 sec, 0.399557/0.399557 sec )
[LOG] Total clause size reduction: 853507 --> 93391 (15985 --> 2011, 114684 --> 11143, 80456 --> 12925, 5824 --> 265, 38739 --> 1593, 39050 --> 1727, 40548 --> 1798, 225504 --> 32419, 37878 --> 1768, 37948 --> 2310, 147210 --> 21169, 30368 --> 1523, 16995 --> 1170, 17646 --> 1479, 1414 --> 27, 900 --> 19, 1089 --> 21, 784 --> 15, 485 --> 9 )
[LOG] Average clause size reduction: 108.272 --> 11.8471 (114.179 --> 14.3643, 113.887 --> 11.0655, 112.842 --> 18.1276, 109.887 --> 5, 110.683 --> 4.55143, 109.691 --> 4.85112, 108.708 --> 4.82038, 107.948 --> 15.5189, 106.699 --> 4.98028, 105.705 --> 6.43454, 104.925 --> 15.0884, 103.645 --> 5.19795, 102.38 --> 7.04819, 101.414 --> 8.5, 94.2667 --> 1.8, 90 --> 1.9, 90.75 --> 1.75, 87.1111 --> 1.66667, 80.8333 --> 1.5 )
[LOG] Overall execution time: 5010.87 sec CPU time.
[LOG] Overall execution time: 1800 sec real time.
[DBG] Resident set: 302020 kB.
[DBG] Virtual Memory: 435532 kB.
[DBG] Max memory usage: 687752 kB.
Synthesis time: 1799.49 sec (Real time) / 4925.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.56 sec (Real time) / 10.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9046.13 sec (Real time) / 9023.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 34577 23 73 1 34462
=====================  amba2f9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 62.4766 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 1153 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1863 AND gates.
[LOG] Size after ABC: 1397 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 53.4326/20 sec (0.145365/0 sec, 0.169351/0 sec, 0.11226/0 sec, 0.180759/0 sec, 0.371675/0 sec, 0.262909/0 sec, 3.87709/1 sec, 6.52698/3 sec, 6.42091/2 sec, 8.31451/3 sec, 11.9616/4 sec, 7.51708/3 sec, 7.57214/4 sec )
[LOG] Nr of iterations: 350 (6, 4, 6, 7, 11, 13, 210, 60, 5, 3, 4, 5, 8, 8 )
[LOG] Total clause computation time: 23.8887/11 sec (0.068824/0.068824 sec, 0.065912/0.065912 sec, 0.057513/0.057513 sec, 0.075531/0.075531 sec, 0.175864/0.175864 sec, 0.102257/0.102257 sec, 1.45434/1.45434 sec, 0.870877/0.870877 sec, 2.24415/2.24415 sec, 7.27231/7.27231 sec, 2.99177/2.99177 sec, 2.56666/2.56666 sec, 1.2467/1.2467 sec, 4.69596/4.69596 sec )
[LOG] Total clause minimization time: 37.5912/13 sec (0.058957/0.058957 sec, 0.093057/0.093057 sec, 0.044255/0.044255 sec, 0.0945/0.0945 sec, 0.184441/0.184441 sec, 0.148704/0.148704 sec, 2.38935/2.38935 sec, 5.62567/5.62567 sec, 4.16546/4.16546 sec, 1.03195/1.03195 sec, 8.95926/8.95926 sec, 4.93983/4.93983 sec, 6.31774/6.31774 sec, 3.53805/3.53805 sec )
[LOG] Total clause size reduction: 41006 --> 1836 (950 --> 10, 564 --> 5, 1045 --> 11, 906 --> 13, 1400 --> 22, 1704 --> 45, 27170 --> 1378, 7198 --> 286, 10 --> 10, 5 --> 5, 6 --> 6, 9 --> 9, 16 --> 13, 23 --> 23 )
[LOG] Average clause size reduction: 117.16 --> 5.24571 (158.333 --> 1.66667, 141 --> 1.25, 174.167 --> 1.83333, 129.429 --> 1.85714, 127.273 --> 2, 131.077 --> 3.46154, 129.381 --> 6.5619, 119.967 --> 4.76667, 2 --> 2, 1.66667 --> 1.66667, 1.5 --> 1.5, 1.8 --> 1.8, 2 --> 1.625, 2.875 --> 2.875 )
[LOG] Final circuit size: 1153 new AND gates.
[LOG] Size before ABC: 2116 AND gates.
[LOG] Size after ABC: 1151 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.3861/5 sec (0.19145/0 sec, 0.094198/0 sec, 1.08615/0 sec, 0.025631/0 sec, 1.06971/1 sec, 0.038505/0 sec, 3.16579/1 sec, 10.7147/3 sec )
[LOG] Nr of iterations: 751 (7, 5, 8, 9, 28, 11, 259, 62, 6, 4, 5, 6, 26, 8, 253, 54 )
[LOG] Total clause computation time: 19.1702/6 sec (0.092839/0.092839 sec, 0.074752/0.074752 sec, 1.01325/1.01325 sec, 0.006002/0.006002 sec, 0.045426/0.045426 sec, 0.007902/0.007902 sec, 0.362167/0.362167 sec, 4.56017/4.56017 sec, 7.2501/7.2501 sec, 4.04609/4.04609 sec, 0.161301/0.161301 sec, 0.14654/0.14654 sec, 0.155985/0.155985 sec, 0.257142/0.257142 sec, 0.543719/0.543719 sec, 0.446826/0.446826 sec )
[LOG] Total clause minimization time: 25.6662/8 sec (0.097756/0.097756 sec, 0.018628/0.018628 sec, 0.071834/0.071834 sec, 0.01874/0.01874 sec, 1.02121/1.02121 sec, 0.029208/0.029208 sec, 2.76437/2.76437 sec, 6.13868/6.13868 sec, 3.96304/3.96304 sec, 0.962748/0.962748 sec, 0.391359/0.391359 sec, 0.352657/0.352657 sec, 0.39003/0.39003 sec, 0.192519/0.192519 sec, 8.19675/8.19675 sec, 1.05671/1.05671 sec )
[LOG] Total clause size reduction: 17603 --> 4510 (276 --> 11, 180 --> 16, 308 --> 20, 344 --> 18, 1134 --> 92, 410 --> 38, 10320 --> 1886, 2379 --> 313, 11 --> 11, 16 --> 16, 12 --> 12, 11 --> 11, 86 --> 59, 28 --> 28, 1832 --> 1723, 256 --> 256 )
[LOG] Average clause size reduction: 23.4394 --> 6.00533 (39.4286 --> 1.57143, 36 --> 3.2, 38.5 --> 2.5, 38.2222 --> 2, 40.5 --> 3.28571, 37.2727 --> 3.45455, 39.8456 --> 7.28185, 38.371 --> 5.04839, 1.83333 --> 1.83333, 4 --> 4, 2.4 --> 2.4, 1.83333 --> 1.83333, 3.30769 --> 2.26923, 3.5 --> 3.5, 7.24111 --> 6.81028, 4.74074 --> 4.74074 )
[LOG] Overall execution time: 62.4807 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
[DBG] Resident set: 43772 kB.
[DBG] Virtual Memory: 182672 kB.
[DBG] Max memory usage: 53040 kB.
Synthesis time: 24.97 sec (Real time) / 61.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.56 sec (Real time) / 3.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1378 7 31 1 1334
=====================  amba3f9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 897.589 sec CPU time.
[LOG] Relation determinization time: 323 sec real time.
[LOG] Final circuit size: 4740 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 11072 AND gates.
[LOG] Size after ABC: 7791 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 860.441/304 sec (0.807962/0 sec, 0.930288/1 sec, 0.590404/0 sec, 0.70271/0 sec, 0.637834/0 sec, 53.7245/18 sec, 80.9679/27 sec, 254.298/86 sec, 269.599/90 sec, 198.183/82 sec )
[LOG] Nr of iterations: 1656 (4, 4, 14, 42, 9, 366, 90, 400, 568, 158, 1 )
[LOG] Total clause computation time: 146.211/60 sec (0.333356/0.333356 sec, 0.415731/0.415731 sec, 0.291879/0.291879 sec, 0.318779/0.318779 sec, 0.297198/0.297198 sec, 3.8223/3.8223 sec, 2.98608/2.98608 sec, 6.43224/6.43224 sec, 51.3768/51.3768 sec, 79.3578/79.3578 sec, 0.579115/0.579115 sec )
[LOG] Total clause minimization time: 747.989/261 sec (0.418026/0.418026 sec, 0.48434/0.48434 sec, 0.265806/0.265806 sec, 0.349362/0.349362 sec, 0.308373/0.308373 sec, 49.7628/49.7628 sec, 77.8924/77.8924 sec, 247.542/247.542 sec, 217.58/217.58 sec, 118.603/118.603 sec, 34.782/34.782 sec )
[LOG] Total clause size reduction: 258554 --> 10915 (726 --> 6, 720 --> 6, 2574 --> 27, 10701 --> 209, 1464 --> 20, 62780 --> 2456, 14240 --> 453, 59451 --> 2508, 83916 --> 4063, 21980 --> 1165, 2 --> 2 )
[LOG] Average clause size reduction: 156.132 --> 6.59118 (181.5 --> 1.5, 180 --> 1.5, 183.857 --> 1.92857, 254.786 --> 4.97619, 162.667 --> 2.22222, 171.53 --> 6.71038, 158.222 --> 5.03333, 148.627 --> 6.27, 147.739 --> 7.15317, 139.114 --> 7.37342, 2 --> 2 )
[LOG] Final circuit size: 4740 new AND gates.
[LOG] Size before ABC: 9443 AND gates.
[LOG] Size after ABC: 4740 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 312.393/104 sec (0.589811/0 sec, 50.861/17 sec, 0.046305/0 sec, 2.83396/1 sec, 0.056756/0 sec, 17.3702/6 sec, 2.39188/1 sec, 66.0258/22 sec, 159.601/53 sec, 12.616/4 sec )
[LOG] Nr of iterations: 3013 (6, 21, 6, 19, 9, 465, 36, 367, 511, 94, 5, 10, 4, 16, 7, 445, 33, 366, 503, 90 )
[LOG] Total clause computation time: 321.311/110 sec (0.287963/0.287963 sec, 2.00212/2.00212 sec, 0.018464/0.018464 sec, 0.343577/0.343577 sec, 0.015602/0.015602 sec, 3.13115/3.13115 sec, 1.10296/1.10296 sec, 12.4294/12.4294 sec, 42.2081/42.2081 sec, 5.65475/5.65475 sec, 85.5334/85.5334 sec, 14.2573/14.2573 sec, 5.21199/5.21199 sec, 4.35656/4.35656 sec, 9.29679/9.29679 sec, 5.8234/5.8234 sec, 7.84707/7.84707 sec, 5.1437/5.1437 sec, 10.756/10.756 sec, 105.891/105.891 sec )
[LOG] Total clause minimization time: 436.904/143 sec (0.300254/0.300254 sec, 48.8517/48.8517 sec, 0.025805/0.025805 sec, 2.48219/2.48219 sec, 0.038157/0.038157 sec, 14.102/14.102 sec, 1.27098/1.27098 sec, 53.3693/53.3693 sec, 116.952/116.952 sec, 6.83236/6.83236 sec, 44.0718/44.0718 sec, 2.51294/2.51294 sec, 21.7065/21.7065 sec, 6.16312/6.16312 sec, 4.02068/4.02068 sec, 34.7881/34.7881 sec, 5.39395/5.39395 sec, 26.219/26.219 sec, 38.7525/38.7525 sec, 9.05051/9.05051 sec )
[LOG] Total clause size reduction: 85591 --> 20294 (280 --> 9, 1100 --> 150, 270 --> 11, 954 --> 87, 416 --> 17, 23664 --> 3466, 1750 --> 196, 17934 --> 2460, 24480 --> 3754, 4371 --> 701, 9 --> 9, 43 --> 43, 7 --> 7, 71 --> 68, 13 --> 13, 3251 --> 2771, 177 --> 169, 2460 --> 2143, 3672 --> 3551, 669 --> 669 )
[LOG] Average clause size reduction: 28.4072 --> 6.73548 (46.6667 --> 1.5, 52.381 --> 7.14286, 45 --> 1.83333, 50.2105 --> 4.57895, 46.2222 --> 1.88889, 50.8903 --> 7.45376, 48.6111 --> 5.44444, 48.8665 --> 6.703, 47.9061 --> 7.34638, 46.5 --> 7.45745, 1.8 --> 1.8, 4.3 --> 4.3, 1.75 --> 1.75, 4.4375 --> 4.25, 1.85714 --> 1.85714, 7.30562 --> 6.22697, 5.36364 --> 5.12121, 6.72131 --> 5.85519, 7.3002 --> 7.05964, 7.43333 --> 7.43333 )
[LOG] Overall execution time: 897.6 sec CPU time.
[LOG] Overall execution time: 323 sec real time.
[DBG] Resident set: 63312 kB.
[DBG] Virtual Memory: 181560 kB.
[DBG] Max memory usage: 220220 kB.
Synthesis time: 323.38 sec (Real time) / 880.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.55 sec (Real time) / 3.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 93.80 sec (Real time) / 93.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 5025 9 37 1 4969
=====================  amba4f25y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 12454.8 sec CPU time.
[LOG] Relation determinization time: 4672 sec real time.
[LOG] Final circuit size: 29857 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 29857 new AND gates.
[LOG] Size before ABC: 63451 AND gates.
[LOG] Size after ABC: 29856 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 10368.6/3461 sec (2.56618/1 sec, 81.4299/27 sec, 0.037514/0 sec, 70.7054/24 sec, 0.230914/0 sec, 40.4955/13 sec, 0.330994/1 sec, 149.442/49 sec, 1944.29/649 sec, 4264.6/1424 sec, 3814.49/1273 sec )
[LOG] Nr of iterations: 6465 (4, 10, 4, 20, 16, 230, 14, 1079, 1769, 2839, 480 )
[LOG] Total clause computation time: 3255.44/1103 sec (1.35607/1.35607 sec, 81.2454/81.2454 sec, 0.012382/0.012382 sec, 4.63582/4.63582 sec, 0.057043/0.057043 sec, 0.933907/0.933907 sec, 0.04717/0.04717 sec, 34.7766/34.7766 sec, 46.329/46.329 sec, 905.116/905.116 sec, 2180.93/2180.93 sec )
[LOG] Total clause minimization time: 7094.24/2354 sec (1.20435/1.20435 sec, 0.171174/0.171174 sec, 0.021454/0.021454 sec, 66.0522/66.0522 sec, 0.162627/0.162627 sec, 39.3629/39.3629 sec, 0.271573/0.271573 sec, 113.404/113.404 sec, 1894.09/1894.09 sec, 3349.05/3349.05 sec, 1630.44/1630.44 sec )
[LOG] Total clause size reduction: 366133 --> 63451 (195 --> 5, 576 --> 38, 189 --> 6, 1178 --> 119, 915 --> 44, 13740 --> 1548, 767 --> 58, 62524 --> 10423, 100776 --> 16404, 158928 --> 30539, 26345 --> 4267 )
[LOG] Average clause size reduction: 56.6331 --> 9.81454 (48.75 --> 1.25, 57.6 --> 3.8, 47.25 --> 1.5, 58.9 --> 5.95, 57.1875 --> 2.75, 59.7391 --> 6.73043, 54.7857 --> 4.14286, 57.9462 --> 9.65987, 56.9678 --> 9.27304, 55.9803 --> 10.757, 54.8854 --> 8.88958 )
[LOG] Overall execution time: 12454.9 sec CPU time.
[LOG] Overall execution time: 4672 sec real time.
[DBG] Resident set: 333320 kB.
[DBG] Virtual Memory: 434236 kB.
[DBG] Max memory usage: 1189608 kB.
Synthesis time: 4672.27 sec (Real time) / 12365.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.81 sec (Real time) / 9.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4851.94 sec (Real time) / 4838.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 30203 11 43 1 30139
=====================  amba5f17y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7873.24 sec CPU time.
[LOG] Relation determinization time: 4576 sec real time.
[LOG] Final circuit size: 23959 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 23959 new AND gates.
[LOG] Size before ABC: 57480 AND gates.
[LOG] Size after ABC: 23959 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 6601.47/3304 sec (284.049/142 sec, 163.186/82 sec, 558.462/280 sec, 150.472/75 sec, 565.99/283 sec, 353.923/177 sec, 1322.69/662 sec, 415.2/208 sec, 2656.15/1329 sec, 0.97592/1 sec, 44.6224/22 sec, 85.2294/43 sec, 0.522476/0 sec )
[LOG] Nr of iterations: 5928 (1009, 633, 1114, 22, 595, 757, 713, 132, 909, 15, 12, 9, 8 )
[LOG] Total clause computation time: 2762.91/1395 sec (24.3465/24.3465 sec, 18.0512/18.0512 sec, 114.762/114.762 sec, 149.04/149.04 sec, 24.4675/24.4675 sec, 31.0522/31.0522 sec, 34.618/34.618 sec, 139.974/139.974 sec, 2141.88/2141.88 sec, 0.209129/0.209129 sec, 43.7642/43.7642 sec, 40.6175/40.6175 sec, 0.132807/0.132807 sec )
[LOG] Total clause minimization time: 3823.02/1897 sec (258.561/258.561 sec, 144.04/144.04 sec, 441.119/441.119 sec, 1.36479/1.36479 sec, 539.902/539.902 sec, 320.686/320.686 sec, 1285.65/1285.65 sec, 274.715/274.715 sec, 510.512/510.512 sec, 0.722314/0.722314 sec, 0.805535/0.805535 sec, 44.5751/44.5751 sec, 0.363268/0.363268 sec )
[LOG] Total clause size reduction: 421687 --> 57480 (75600 --> 14848, 46768 --> 5262, 81249 --> 12575, 1512 --> 101, 42174 --> 4253, 52920 --> 5586, 49128 --> 5156, 8908 --> 976, 60836 --> 8636, 924 --> 27, 715 --> 28, 512 --> 19, 441 --> 13 )
[LOG] Average clause size reduction: 71.1348 --> 9.69636 (74.9257 --> 14.7156, 73.8831 --> 8.3128, 72.9345 --> 11.2882, 68.7273 --> 4.59091, 70.8807 --> 7.1479, 69.9075 --> 7.37913, 68.9032 --> 7.23142, 67.4848 --> 7.39394, 66.9263 --> 9.50055, 61.6 --> 1.8, 59.5833 --> 2.33333, 56.8889 --> 2.11111, 55.125 --> 1.625 )
[LOG] Overall execution time: 7873.35 sec CPU time.
[LOG] Overall execution time: 4576 sec real time.
[DBG] Resident set: 31608 kB.
[DBG] Virtual Memory: 175568 kB.
[DBG] Max memory usage: 1249992 kB.
Synthesis time: 4576.69 sec (Real time) / 7778.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.78 sec (Real time) / 9.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6831.47 sec (Real time) / 6813.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 24380 13 49 1 24305
=====================  amba6f21y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 22585.3 sec CPU time.
[LOG] Relation determinization time: 11371 sec real time.
[LOG] Final circuit size: 30684 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 30684 new AND gates.
[LOG] Size before ABC: 77215 AND gates.
[LOG] Size after ABC: 30684 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 22453.1/11239 sec (878.458/440 sec, 494.578/247 sec, 2057.24/1030 sec, 796.747/399 sec, 1169.07/585 sec, 3237.85/1621 sec, 1460.7/731 sec, 3308.78/1656 sec, 2526.2/1264 sec, 5986.64/2997 sec, 1.1951/1 sec, 0.796031/0 sec, 530.869/266 sec, 3.99227/2 sec )
[LOG] Nr of iterations: 7540 (1198, 486, 1245, 28, 638, 801, 785, 813, 76, 1434, 9, 9, 12, 6 )
[LOG] Total clause computation time: 7816.69/3917 sec (108.799/108.799 sec, 54.1321/54.1321 sec, 477.697/477.697 sec, 568.246/568.246 sec, 105.211/105.211 sec, 93.5766/93.5766 sec, 58.2076/58.2076 sec, 82.0341/82.0341 sec, 1518.7/1518.7 sec, 4567.77/4567.77 sec, 0.259887/0.259887 sec, 0.194924/0.194924 sec, 178.573/178.573 sec, 3.29258/3.29258 sec )
[LOG] Total clause minimization time: 14604.8/7309 sec (766.322/766.322 sec, 438.891/438.891 sec, 1575.17/1575.17 sec, 228.391/228.391 sec, 1061.37/1061.37 sec, 3140.97/3140.97 sec, 1399.06/1399.06 sec, 3222.96/3222.96 sec, 1007.1/1007.1 sec, 1410.28/1410.28 sec, 0.878489/0.878489 sec, 0.558117/0.558117 sec, 352.225/352.225 sec, 0.663495/0.663495 sec )
[LOG] Total clause size reduction: 590806 --> 77215 (99351 --> 19513, 39770 --> 4208, 100764 --> 15270, 2160 --> 140, 50323 --> 4818, 62400 --> 6081, 60368 --> 6082, 61712 --> 6287, 5625 --> 488, 106042 --> 14246, 584 --> 18, 576 --> 15, 781 --> 32, 350 --> 17 )
[LOG] Average clause size reduction: 78.3562 --> 10.2407 (82.9307 --> 16.288, 81.8313 --> 8.65844, 80.9349 --> 12.2651, 77.1429 --> 5, 78.8762 --> 7.55172, 77.9026 --> 7.59176, 76.9019 --> 7.74777, 75.9065 --> 7.73309, 74.0132 --> 6.42105, 73.9484 --> 9.93445, 64.8889 --> 2, 64 --> 1.66667, 65.0833 --> 2.66667, 58.3333 --> 2.83333 )
[LOG] Overall execution time: 22585.4 sec CPU time.
[LOG] Overall execution time: 11371 sec real time.
[DBG] Resident set: 60428 kB.
[DBG] Virtual Memory: 182040 kB.
[DBG] Max memory usage: 2027236 kB.
Synthesis time: 11371.53 sec (Real time) / 22205.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.80 sec (Real time) / 10.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22457.63 sec (Real time) / 22400.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 474 29 54 1 391
Raw AIGER output size: aag 31158 15 54 1 31075
=====================  amba7f25y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 15528.90 sec (Real time) / 30683.01 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.08295 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026124/0 sec (0.026124/0 sec )
[LOG] Nr of iterations: 3 (3, 0 )
[LOG] Total clause computation time: 0.006144/0 sec (0.006144/0.006144 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006648/0 sec (0.006648/0.006648 sec, 0/0 sec )
[LOG] Total clause size reduction: 358 --> 2 (358 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 119.333 --> 0.666667 (119.333 --> 0.666667, 0 --> 0 )
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021471/0 sec (0.021471/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.012266/0 sec (0.012266/0.012266 sec )
[LOG] Total clause minimization time: 0.00916/0 sec (0.00916/0.00916 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.085189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7004 kB.
[DBG] Virtual Memory: 169684 kB.
[DBG] Max memory usage: 8020 kB.
Synthesis time: 0.18 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.89636 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.111194/0 sec (0.046629/0 sec, 0.064565/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.039115/0 sec (0.011928/0.011928 sec, 0.027187/0.027187 sec )
[LOG] Total clause minimization time: 0.052942/0 sec (0.019476/0.019476 sec, 0.033466/0.033466 sec )
[LOG] Total clause size reduction: 2376 --> 16 (2368 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 139.765 --> 0.941176 (263.111 --> 0.888889, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.855806/1 sec (0.855806/1 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.062457/0 sec (0.062457/0.062457 sec )
[LOG] Total clause minimization time: 0.78159/1 sec (0.78159/0.78159 sec )
[LOG] Total clause size reduction: 522 --> 16 (522 --> 16 )
[LOG] Average clause size reduction: 74.5714 --> 2.28571 (74.5714 --> 2.28571 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11045/0 sec (0.11045/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.104408/1 sec (0.064558/0.064558 sec, 0.03985/0.03985 sec )
[LOG] Total clause minimization time: 0.093462/0 sec (0.045531/0.045531 sec, 0.047931/0.047931 sec )
[LOG] Total clause size reduction: 534 --> 12 (528 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 41.0769 --> 0.923077 (75.4286 --> 0.857143, 1 --> 1 )
[LOG] Overall execution time: 0.900105 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 11984 kB.
[DBG] Virtual Memory: 171700 kB.
[DBG] Max memory usage: 13404 kB.
Synthesis time: 1.04 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 561 3 84 1 473
=====================  demo-v4_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.33138 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.207491/1 sec (0.104903/1 sec, 0.102588/0 sec )
[LOG] Nr of iterations: 22 (12, 10 )
[LOG] Total clause computation time: 0.085764/0 sec (0.036285/0.036285 sec, 0.049479/0.049479 sec )
[LOG] Total clause minimization time: 0.09229/0 sec (0.044687/0.044687 sec, 0.047603/0.047603 sec )
[LOG] Total clause size reduction: 5051 --> 30 (5038 --> 17, 13 --> 13 )
[LOG] Average clause size reduction: 229.591 --> 1.36364 (419.833 --> 1.41667, 1.3 --> 1.3 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.26001/2 sec (1.26001/2 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.090618/1 sec (0.090618/0.090618 sec )
[LOG] Total clause minimization time: 1.15083/0 sec (1.15083/1.15083 sec )
[LOG] Total clause size reduction: 408 --> 23 (408 --> 23 )
[LOG] Average clause size reduction: 102 --> 5.75 (102 --> 5.75 )
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.162157/0 sec (0.162157/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.161761/0 sec (0.095752/0.095752 sec, 0.066009/0.066009 sec )
[LOG] Total clause minimization time: 0.120511/0 sec (0.06575/0.06575 sec, 0.054761/0.054761 sec )
[LOG] Total clause size reduction: 1245 --> 24 (1233 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 65.5263 --> 1.26316 (123.3 --> 1.2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 1.33689 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 17564 kB.
[DBG] Virtual Memory: 173292 kB.
[DBG] Max memory usage: 19912 kB.
Synthesis time: 1.36 sec (Real time) / 1.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 880 3 133 1 743
=====================  demo-v5_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.181592 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040335/0 sec (0.033086/0 sec, 0.007249/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.012753/0 sec (0.009476/0.009476 sec, 0.003277/0.003277 sec )
[LOG] Total clause minimization time: 0.010491/0 sec (0.007641/0.007641 sec, 0.00285/0.00285 sec )
[LOG] Total clause size reduction: 748 --> 8 (744 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 106.857 --> 1.14286 (186 --> 1, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.137465/0 sec (0.137465/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.010843/0 sec (0.010843/0.010843 sec )
[LOG] Total clause minimization time: 0.112032/0 sec (0.112032/0.112032 sec )
[LOG] Total clause size reduction: 201 --> 7 (201 --> 7 )
[LOG] Average clause size reduction: 50.25 --> 1.75 (50.25 --> 1.75 )
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041054/0 sec (0.041054/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.029496/0 sec (0.022483/0.022483 sec, 0.007013/0.007013 sec )
[LOG] Total clause minimization time: 0.02477/0 sec (0.018366/0.018366 sec, 0.006404/0.006404 sec )
[LOG] Total clause size reduction: 208 --> 8 (204 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 29.7143 --> 1.14286 (51 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.184407 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8684 kB.
[DBG] Virtual Memory: 170884 kB.
[DBG] Max memory usage: 9248 kB.
Synthesis time: 0.59 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 430 3 64 1 362
=====================  demo-v5_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.3757 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 135 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.253747/0 sec (0.107527/0 sec, 0.14622/0 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.119867/0 sec (0.046022/0.046022 sec, 0.073845/0.073845 sec )
[LOG] Total clause minimization time: 0.106958/0 sec (0.040339/0.040339 sec, 0.066619/0.066619 sec )
[LOG] Total clause size reduction: 6629 --> 42 (6608 --> 21, 21 --> 21 )
[LOG] Average clause size reduction: 200.879 --> 1.27273 (388.706 --> 1.23529, 1.3125 --> 1.3125 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.29917/1 sec (1.29917/1 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.119749/0 sec (0.119749/0.119749 sec )
[LOG] Total clause minimization time: 1.15118/1 sec (1.15118/1.15118 sec )
[LOG] Total clause size reduction: 460 --> 12 (460 --> 12 )
[LOG] Average clause size reduction: 92 --> 2.4 (92 --> 2.4 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.174248/0 sec (0.174248/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.185691/0 sec (0.101466/0.101466 sec, 0.084225/0.084225 sec )
[LOG] Total clause minimization time: 0.161828/0 sec (0.071878/0.071878 sec, 0.08995/0.08995 sec )
[LOG] Total clause size reduction: 1525 --> 34 (1508 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 56.4815 --> 1.25926 (107.714 --> 1.21429, 1.30769 --> 1.30769 )
[LOG] Overall execution time: 1.38013 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 18124 kB.
[DBG] Virtual Memory: 172688 kB.
[DBG] Max memory usage: 19208 kB.
Synthesis time: 1.38 sec (Real time) / 1.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 725 3 112 1 609
=====================  demo-v6_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.00197 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.272559/1 sec (0.156836/1 sec, 0.115723/0 sec )
[LOG] Nr of iterations: 31 (17, 14 )
[LOG] Total clause computation time: 0.122759/0 sec (0.064876/0.064876 sec, 0.057883/0.057883 sec )
[LOG] Total clause minimization time: 0.101651/0 sec (0.050331/0.050331 sec, 0.05132/0.05132 sec )
[LOG] Total clause size reduction: 8978 --> 46 (8960 --> 28, 18 --> 18 )
[LOG] Average clause size reduction: 289.613 --> 1.48387 (527.059 --> 1.64706, 1.28571 --> 1.28571 )
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.89321/2 sec (1.89321/2 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.098528/1 sec (0.098528/0.098528 sec )
[LOG] Total clause minimization time: 1.75725/1 sec (1.75725/1.75725 sec )
[LOG] Total clause size reduction: 492 --> 12 (492 --> 12 )
[LOG] Average clause size reduction: 123 --> 3 (123 --> 3 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.190787/0 sec (0.190787/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.156341/0 sec (0.109224/0.109224 sec, 0.047117/0.047117 sec )
[LOG] Total clause minimization time: 0.147786/0 sec (0.08052/0.08052 sec, 0.067266/0.067266 sec )
[LOG] Total clause size reduction: 1830 --> 30 (1815 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 79.5652 --> 1.30435 (151.25 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 2.00882 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 20152 kB.
[DBG] Virtual Memory: 173760 kB.
[DBG] Max memory usage: 22492 kB.
Synthesis time: 2.00 sec (Real time) / 2.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 972 3 161 1 807
=====================  demo-v7_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.182888 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035742/0 sec (0.026042/0 sec, 0.0097/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.011864/0 sec (0.008486/0.008486 sec, 0.003378/0.003378 sec )
[LOG] Total clause minimization time: 0.012883/0 sec (0.007889/0.007889 sec, 0.004994/0.004994 sec )
[LOG] Total clause size reduction: 1219 --> 14 (1212 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 93.7692 --> 1.07692 (173.143 --> 1, 1.16667 --> 1.16667 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133864/0 sec (0.133864/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.011116/0 sec (0.011116/0.011116 sec )
[LOG] Total clause minimization time: 0.115013/0 sec (0.115013/0.115013 sec )
[LOG] Total clause size reduction: 177 --> 7 (177 --> 7 )
[LOG] Average clause size reduction: 44.25 --> 1.75 (44.25 --> 1.75 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060478/0 sec (0.060478/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.035065/0 sec (0.027584/0.027584 sec, 0.007481/0.007481 sec )
[LOG] Total clause minimization time: 0.043453/0 sec (0.032699/0.032699 sec, 0.010754/0.010754 sec )
[LOG] Total clause size reduction: 305 --> 10 (300 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 27.7273 --> 0.909091 (50 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.185598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8504 kB.
[DBG] Virtual Memory: 170692 kB.
[DBG] Max memory usage: 9124 kB.
Synthesis time: 0.61 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.29506 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.23649/0 sec (0.119359/0 sec, 0.117131/0 sec )
[LOG] Nr of iterations: 35 (18, 17 )
[LOG] Total clause computation time: 0.106336/0 sec (0.05419/0.05419 sec, 0.052146/0.052146 sec )
[LOG] Total clause minimization time: 0.09537/0 sec (0.037508/0.037508 sec, 0.057862/0.057862 sec )
[LOG] Total clause size reduction: 5697 --> 38 (5678 --> 19, 19 --> 19 )
[LOG] Average clause size reduction: 162.771 --> 1.08571 (315.444 --> 1.05556, 1.11765 --> 1.11765 )
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.22513/1 sec (1.22513/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.078008/0 sec (0.078008/0.078008 sec )
[LOG] Total clause minimization time: 1.12135/1 sec (1.12135/1.12135 sec )
[LOG] Total clause size reduction: 505 --> 15 (505 --> 15 )
[LOG] Average clause size reduction: 84.1667 --> 2.5 (84.1667 --> 2.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.158393/0 sec (0.158393/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.188134/0 sec (0.089589/0.089589 sec, 0.098545/0.098545 sec )
[LOG] Total clause minimization time: 0.1277/0 sec (0.06789/0.06789 sec, 0.05981/0.05981 sec )
[LOG] Total clause size reduction: 1237 --> 26 (1224 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 49.48 --> 1.04 (94.1538 --> 1, 1.08333 --> 1.08333 )
[LOG] Overall execution time: 1.29931 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 16024 kB.
[DBG] Virtual Memory: 172128 kB.
[DBG] Max memory usage: 17244 kB.
Synthesis time: 1.32 sec (Real time) / 1.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 649 3 98 1 547
=====================  demo-v8_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007741 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001831/0 sec (0.001831/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002166/0 sec (0.002166/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00066/0 sec (0.00066/0.00066 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000883/0 sec (0.000883/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000878/0 sec (0.000878/0.000878 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008671 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5264 kB.
[DBG] Virtual Memory: 169420 kB.
[DBG] Max memory usage: 5264 kB.
Synthesis time: 0.22 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.011576 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00491/0 sec (0.00491/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.4e-05/0 sec (6.4e-05/6.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002807/0 sec (0.002807/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002793/0 sec (0.002793/0.002793 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012711 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5644 kB.
[DBG] Virtual Memory: 169348 kB.
[DBG] Max memory usage: 5800 kB.
Synthesis time: 0.17 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.04374 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013228/0 sec (0.013228/0 sec )
[LOG] Nr of iterations: 5 (5, 0 )
[LOG] Total clause computation time: 0.004135/0 sec (0.004135/0.004135 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.004752/0 sec (0.004752/0.004752 sec, 0/0 sec )
[LOG] Total clause size reduction: 400 --> 4 (400 --> 4, 0 --> 0 )
[LOG] Average clause size reduction: 80 --> 0.8 (80 --> 0.8, 0 --> 0 )
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015795/0 sec (0.015795/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.008019/0 sec (0.008019/0.008019 sec )
[LOG] Total clause minimization time: 0.007682/0 sec (0.007682/0.007682 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.045146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6128 kB.
[DBG] Virtual Memory: 169464 kB.
[DBG] Max memory usage: 6544 kB.
Synthesis time: 0.17 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.125891 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044516/0 sec (0.044516/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.017343/0 sec (0.017343/0.017343 sec )
[LOG] Total clause minimization time: 0.015039/0 sec (0.015039/0.015039 sec )
[LOG] Total clause size reduction: 1162 --> 7 (1162 --> 7 )
[LOG] Average clause size reduction: 145.25 --> 0.875 (145.25 --> 0.875 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067709/0 sec (0.067709/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.040098/0 sec (0.040098/0.040098 sec )
[LOG] Total clause minimization time: 0.027493/0 sec (0.027493/0.027493 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.12775 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7996 kB.
[DBG] Virtual Memory: 170508 kB.
[DBG] Max memory usage: 8516 kB.
Synthesis time: 0.23 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.055911 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03595/0 sec (0.018078/0 sec, 0.017872/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.003836/0 sec (0.002191/0.002191 sec, 0.001645/0.001645 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034353/0 sec (0.018417/0 sec, 0.015936/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.008757/0 sec (0.004203/0.004203 sec, 0.004554/0.004554 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026676/0 sec (0.026659/0 sec, 1.7e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.026655/0 sec (0.026644/0.026644 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.058348 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8848 kB.
[DBG] Virtual Memory: 170900 kB.
[DBG] Max memory usage: 9052 kB.
Synthesis time: 0.19 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.101653 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.053339/0 sec (0.026967/0 sec, 0.026372/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000466/0 sec (0.000205/0.000205 sec, 0.000261/0.000261 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.048658/0 sec (0.048628/0 sec, 3e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.048602/0 sec (0.048579/0.048579 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.105243 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 11148 kB.
[DBG] Virtual Memory: 171212 kB.
[DBG] Max memory usage: 12724 kB.
Synthesis time: 0.24 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.026794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008104/0 sec (0.004933/0 sec, 0.003171/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000121/0 sec (6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005124/0 sec (0.005112/0 sec, 1.2e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.005095/0 sec (0.005088/0.005088 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.028503 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6240 kB.
[DBG] Virtual Memory: 169504 kB.
[DBG] Max memory usage: 6748 kB.
Synthesis time: 0.20 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.036727 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012084/0 sec (0.007736/0 sec, 0.004348/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000155/0 sec (8e-05/8e-05 sec, 7.5e-05/7.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017518/0 sec (0.010343/0 sec, 0.007175/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.00545/0 sec (0.003446/0.003446 sec, 0.002004/0.002004 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006674/0 sec (0.006658/0 sec, 1.6e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.006654/0 sec (0.006644/0.006644 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.038451 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8128 kB.
[DBG] Virtual Memory: 170624 kB.
[DBG] Max memory usage: 8344 kB.
Synthesis time: 0.20 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.013062 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005445/0 sec (0.005445/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001916/0 sec (0.001916/0.001916 sec )
[LOG] Total clause minimization time: 0.001653/0 sec (0.001653/0.001653 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003456/0 sec (0.003456/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000975/0 sec (0.000975/0.000975 sec )
[LOG] Total clause minimization time: 0.001377/0 sec (0.001377/0.001377 sec )
[LOG] Total clause size reduction: 13 --> 1 (13 --> 1 )
[LOG] Average clause size reduction: 6.5 --> 0.5 (6.5 --> 0.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004139/0 sec (0.004139/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002456/0 sec (0.002456/0.002456 sec )
[LOG] Total clause minimization time: 0.001648/0 sec (0.001648/0.001648 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.014026 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5404 kB.
[DBG] Virtual Memory: 169440 kB.
[DBG] Max memory usage: 5404 kB.
Synthesis time: 0.17 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.016461 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005346/1 sec (0.005346/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001605/0 sec (0.001605/0.001605 sec )
[LOG] Total clause minimization time: 0.001362/0 sec (0.001362/0.001362 sec )
[LOG] Total clause size reduction: 48 --> 1 (48 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (24 --> 0.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00686/1 sec (0.00686/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001861/0 sec (0.001861/0.001861 sec )
[LOG] Total clause minimization time: 0.002906/0 sec (0.002906/0.002906 sec )
[LOG] Total clause size reduction: 22 --> 1 (22 --> 1 )
[LOG] Average clause size reduction: 11 --> 0.5 (11 --> 0.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004284/0 sec (0.004284/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002066/0 sec (0.002066/0.002066 sec )
[LOG] Total clause minimization time: 0.002187/0 sec (0.002187/0.002187 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.017655 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5508 kB.
[DBG] Virtual Memory: 169336 kB.
[DBG] Max memory usage: 5668 kB.
Synthesis time: 0.17 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.161222 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.068778/0 sec (0.022178/0 sec, 0.018924/0 sec, 0.017258/0 sec, 0.010418/0 sec )
[LOG] Nr of iterations: 18 (7, 4, 4, 3 )
[LOG] Total clause computation time: 0.025245/0 sec (0.005167/0.005167 sec, 0.007795/0.007795 sec, 0.006606/0.006606 sec, 0.005677/0.005677 sec )
[LOG] Total clause minimization time: 0.031639/0 sec (0.010823/0.010823 sec, 0.007413/0.007413 sec, 0.009858/0.009858 sec, 0.003545/0.003545 sec )
[LOG] Total clause size reduction: 1150 --> 32 (846 --> 14, 291 --> 5, 8 --> 8, 5 --> 5 )
[LOG] Average clause size reduction: 63.8889 --> 1.77778 (120.857 --> 2, 72.75 --> 1.25, 2 --> 2, 1.66667 --> 1.66667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113621/0 sec (0.061375/0 sec, 0.052246/0 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.011689/0 sec (0.007122/0.007122 sec, 0.004567/0.004567 sec )
[LOG] Total clause minimization time: 0.095306/0 sec (0.0502/0.0502 sec, 0.045106/0.045106 sec )
[LOG] Total clause size reduction: 190 --> 15 (38 --> 2, 152 --> 13 )
[LOG] Average clause size reduction: 27.1429 --> 2.14286 (19 --> 1, 30.4 --> 2.6 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036585/0 sec (0.032238/0 sec, 0.004347/0 sec )
[LOG] Nr of iterations: 25 (8, 7, 4, 6 )
[LOG] Total clause computation time: 0.028198/0 sec (0.014654/0.014654 sec, 0.001288/0.001288 sec, 0.011839/0.011839 sec, 0.000417/0.000417 sec )
[LOG] Total clause minimization time: 0.032107/0 sec (0.01724/0.01724 sec, 0.00281/0.00281 sec, 0.011186/0.011186 sec, 0.000871/0.000871 sec )
[LOG] Total clause size reduction: 534 --> 50 (280 --> 19, 234 --> 12, 8 --> 7, 12 --> 12 )
[LOG] Average clause size reduction: 21.36 --> 2 (35 --> 2.375, 33.4286 --> 1.71429, 2 --> 1.75, 2 --> 2 )
[LOG] Overall execution time: 0.163024 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6924 kB.
[DBG] Virtual Memory: 170088 kB.
[DBG] Max memory usage: 7044 kB.
Synthesis time: 0.57 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 206 2 36 1 167
=====================  demo-v14_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.448566 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.207959/0 sec (0.057533/0 sec, 0.062883/0 sec, 0.061965/0 sec, 0.025578/0 sec )
[LOG] Nr of iterations: 27 (9, 6, 7, 5 )
[LOG] Total clause computation time: 0.073605/0 sec (0.013823/0.013823 sec, 0.025454/0.025454 sec, 0.018261/0.018261 sec, 0.016067/0.016067 sec )
[LOG] Total clause minimization time: 0.105163/0 sec (0.030281/0.030281 sec, 0.027625/0.027625 sec, 0.039813/0.039813 sec, 0.007444/0.007444 sec )
[LOG] Total clause size reduction: 2695 --> 49 (1872 --> 17, 800 --> 9, 14 --> 14, 9 --> 9 )
[LOG] Average clause size reduction: 99.8148 --> 1.81481 (208 --> 1.88889, 133.333 --> 1.5, 2 --> 2, 1.8 --> 1.8 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.417549/1 sec (0.25803/1 sec, 0.159519/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.063181/0 sec (0.055366/0.055366 sec, 0.007815/0.007815 sec )
[LOG] Total clause minimization time: 0.339404/1 sec (0.189772/0.189772 sec, 0.149632/0.149632 sec )
[LOG] Total clause size reduction: 195 --> 8 (65 --> 2, 130 --> 6 )
[LOG] Average clause size reduction: 39 --> 1.6 (32.5 --> 1, 43.3333 --> 2 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12583/0 sec (0.108447/0 sec, 0.017383/0 sec )
[LOG] Nr of iterations: 41 (9, 13, 7, 12 )
[LOG] Total clause computation time: 0.078897/0 sec (0.046809/0.046809 sec, 0.00605/0.00605 sec, 0.021847/0.021847 sec, 0.004191/0.004191 sec )
[LOG] Total clause minimization time: 0.103966/0 sec (0.061043/0.061043 sec, 0.010463/0.010463 sec, 0.022551/0.022551 sec, 0.009909/0.009909 sec )
[LOG] Total clause size reduction: 1367 --> 80 (536 --> 18, 792 --> 24, 15 --> 14, 24 --> 24 )
[LOG] Average clause size reduction: 33.3415 --> 1.95122 (59.5556 --> 2, 60.9231 --> 1.84615, 2.14286 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.450563 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9620 kB.
[DBG] Virtual Memory: 170768 kB.
[DBG] Max memory usage: 10104 kB.
Synthesis time: 0.67 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 338 2 63 1 273
=====================  demo-v15_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.113618 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.076091/0 sec (0.027012/0 sec, 0.034444/0 sec, 0.008399/0 sec, 0.006236/0 sec )
[LOG] Nr of iterations: 30 (10, 6, 9, 5 )
[LOG] Total clause computation time: 0.029459/0 sec (0.008182/0.008182 sec, 0.015286/0.015286 sec, 0.003281/0.003281 sec, 0.00271/0.00271 sec )
[LOG] Total clause minimization time: 0.030677/0 sec (0.010347/0.010347 sec, 0.013008/0.013008 sec, 0.004342/0.004342 sec, 0.00298/0.00298 sec )
[LOG] Total clause size reduction: 1676 --> 39 (1170 --> 14, 485 --> 7, 14 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 55.8667 --> 1.3 (117 --> 1.4, 80.8333 --> 1.16667, 1.55556 --> 1.22222, 1.4 --> 1.4 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076013/0 sec (0.041012/0 sec, 0.035001/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.010479/0 sec (0.006092/0.006092 sec, 0.004387/0.004387 sec )
[LOG] Total clause minimization time: 0.056113/0 sec (0.028815/0.028815 sec, 0.027298/0.027298 sec )
[LOG] Total clause size reduction: 90 --> 6 (30 --> 1, 60 --> 5 )
[LOG] Average clause size reduction: 18 --> 1.2 (15 --> 0.5, 20 --> 1.66667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.054334/0 sec (0.049181/0 sec, 0.005153/0 sec )
[LOG] Nr of iterations: 29 (10, 7, 6, 6 )
[LOG] Total clause computation time: 0.029254/0 sec (0.023114/0.023114 sec, 0.001651/0.001651 sec, 0.00412/0.00412 sec, 0.000369/0.000369 sec )
[LOG] Total clause minimization time: 0.033915/0 sec (0.025616/0.025616 sec, 0.003238/0.003238 sec, 0.004396/0.004396 sec, 0.000665/0.000665 sec )
[LOG] Total clause size reduction: 494 --> 49 (288 --> 21, 186 --> 8, 12 --> 12, 8 --> 8 )
[LOG] Average clause size reduction: 17.0345 --> 1.68966 (28.8 --> 2.1, 26.5714 --> 1.14286, 2 --> 2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.114997 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6768 kB.
[DBG] Virtual Memory: 169916 kB.
[DBG] Max memory usage: 6796 kB.
Synthesis time: 0.55 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 183 2 28 1 153
=====================  demo-v15_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.365434 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.188344/0 sec (0.04447/0 sec, 0.077694/0 sec, 0.043276/0 sec, 0.022904/0 sec )
[LOG] Nr of iterations: 50 (12, 15, 11, 12 )
[LOG] Total clause computation time: 0.067662/0 sec (0.012685/0.012685 sec, 0.031525/0.031525 sec, 0.013176/0.013176 sec, 0.010276/0.010276 sec )
[LOG] Total clause minimization time: 0.0954/0 sec (0.019146/0.019146 sec, 0.036726/0.036726 sec, 0.027895/0.027895 sec, 0.011633/0.011633 sec )
[LOG] Total clause size reduction: 4627 --> 73 (2354 --> 16, 2240 --> 25, 16 --> 15, 17 --> 17 )
[LOG] Average clause size reduction: 92.54 --> 1.46 (196.167 --> 1.33333, 149.333 --> 1.66667, 1.45455 --> 1.36364, 1.41667 --> 1.41667 )
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.255873/0 sec (0.146974/0 sec, 0.108899/0 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.020466/0 sec (0.010992/0.010992 sec, 0.009474/0.009474 sec )
[LOG] Total clause minimization time: 0.221942/0 sec (0.124318/0.124318 sec, 0.097624/0.097624 sec )
[LOG] Total clause size reduction: 255 --> 12 (51 --> 1, 204 --> 11 )
[LOG] Average clause size reduction: 36.4286 --> 1.71429 (25.5 --> 0.5, 40.8 --> 2.2 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.130791/0 sec (0.11441/0 sec, 0.016381/0 sec )
[LOG] Nr of iterations: 55 (16, 13, 14, 12 )
[LOG] Total clause computation time: 0.07885/0 sec (0.050139/0.050139 sec, 0.005558/0.005558 sec, 0.019077/0.019077 sec, 0.004076/0.004076 sec )
[LOG] Total clause minimization time: 0.098399/0 sec (0.063209/0.063209 sec, 0.010058/0.010058 sec, 0.018376/0.018376 sec, 0.006756/0.006756 sec )
[LOG] Total clause size reduction: 1464 --> 93 (795 --> 31, 624 --> 17, 28 --> 28, 17 --> 17 )
[LOG] Average clause size reduction: 26.6182 --> 1.69091 (49.6875 --> 1.9375, 48 --> 1.30769, 2 --> 2, 1.41667 --> 1.41667 )
[LOG] Overall execution time: 0.367312 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 9044 kB.
[DBG] Virtual Memory: 170492 kB.
[DBG] Max memory usage: 9048 kB.
Synthesis time: 0.66 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 303 2 49 1 252
=====================  demo-v16_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.382124 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.164602/0 sec (0.03511/0 sec, 0.040668/0 sec, 0.036527/0 sec, 0.026912/0 sec, 0.0138/0 sec, 0.011585/0 sec )
[LOG] Nr of iterations: 45 (9, 8, 9, 6, 7, 6 )
[LOG] Total clause computation time: 0.060864/0 sec (0.009462/0.009462 sec, 0.014266/0.014266 sec, 0.015173/0.015173 sec, 0.01155/0.01155 sec, 0.005218/0.005218 sec, 0.005195/0.005195 sec )
[LOG] Total clause minimization time: 0.076536/0 sec (0.013874/0.013874 sec, 0.01911/0.01911 sec, 0.016562/0.016562 sec, 0.013484/0.013484 sec, 0.007831/0.007831 sec, 0.005675/0.005675 sec )
[LOG] Total clause size reduction: 3667 --> 58 (1504 --> 12, 1106 --> 11, 1032 --> 10, 8 --> 8, 11 --> 11, 6 --> 6 )
[LOG] Average clause size reduction: 81.4889 --> 1.28889 (167.111 --> 1.33333, 138.25 --> 1.375, 114.667 --> 1.11111, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1 --> 1 )
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33792/0 sec (0.096433/0 sec, 0.089486/0 sec, 0.152001/0 sec )
[LOG] Nr of iterations: 15 (2, 5, 8 )
[LOG] Total clause computation time: 0.0279/0 sec (0.010327/0.010327 sec, 0.006774/0.006774 sec, 0.010799/0.010799 sec )
[LOG] Total clause minimization time: 0.29689/0 sec (0.077432/0.077432 sec, 0.0796/0.0796 sec, 0.139858/0.139858 sec )
[LOG] Total clause size reduction: 468 --> 26 (39 --> 1, 156 --> 8, 273 --> 17 )
[LOG] Average clause size reduction: 31.2 --> 1.73333 (19.5 --> 0.5, 31.2 --> 1.6, 34.125 --> 2.125 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071788/0 sec (0.060493/0 sec, 0.008935/0 sec, 0.00236/0 sec )
[LOG] Nr of iterations: 36 (11, 7, 2, 9, 6, 1 )
[LOG] Total clause computation time: 0.04396/0 sec (0.027558/0.027558 sec, 0.002342/0.002342 sec, 0.000302/0.000302 sec, 0.012433/0.012433 sec, 0.001089/0.001089 sec, 0.000236/0.000236 sec )
[LOG] Total clause minimization time: 0.05853/0 sec (0.032398/0.032398 sec, 0.006262/0.006262 sec, 0.001997/0.001997 sec, 0.014953/0.014953 sec, 0.002233/0.002233 sec, 0.000687/0.000687 sec )
[LOG] Total clause size reduction: 735 --> 62 (420 --> 22, 246 --> 10, 40 --> 1, 18 --> 18, 10 --> 10, 1 --> 1 )
[LOG] Average clause size reduction: 20.4167 --> 1.72222 (38.1818 --> 2, 35.1429 --> 1.42857, 20 --> 0.5, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1 )
[LOG] Overall execution time: 0.383935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7940 kB.
[DBG] Virtual Memory: 170212 kB.
[DBG] Max memory usage: 8052 kB.
Synthesis time: 0.64 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 266 3 36 1 226
=====================  demo-v16_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.18563 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.587429/0 sec (0.067476/0 sec, 0.154573/0 sec, 0.112213/0 sec, 0.084753/0 sec, 0.08638/0 sec, 0.082034/0 sec )
[LOG] Nr of iterations: 89 (21, 20, 8, 14, 19, 7 )
[LOG] Total clause computation time: 0.23682/0 sec (0.011903/0.011903 sec, 0.064844/0.064844 sec, 0.051901/0.051901 sec, 0.037013/0.037013 sec, 0.037789/0.037789 sec, 0.03337/0.03337 sec )
[LOG] Total clause minimization time: 0.304805/0 sec (0.043065/0.043065 sec, 0.077935/0.077935 sec, 0.049514/0.049514 sec, 0.042659/0.042659 sec, 0.045596/0.045596 sec, 0.046036/0.046036 sec )
[LOG] Total clause size reduction: 12654 --> 150 (6160 --> 45, 4940 --> 35, 1491 --> 7, 21 --> 21, 35 --> 35, 7 --> 7 )
[LOG] Average clause size reduction: 142.18 --> 1.68539 (293.333 --> 2.14286, 247 --> 1.75, 186.375 --> 0.875, 1.5 --> 1.5, 1.84211 --> 1.84211, 1 --> 1 )
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.14839/2 sec (0.94177/1 sec, 0.66301/1 sec, 0.543613/0 sec )
[LOG] Nr of iterations: 16 (2, 4, 10 )
[LOG] Total clause computation time: 0.119308/0 sec (0.052707/0.052707 sec, 0.038988/0.038988 sec, 0.027613/0.027613 sec )
[LOG] Total clause minimization time: 2.01509/2 sec (0.880135/0.880135 sec, 0.62139/0.62139 sec, 0.513562/0.513562 sec )
[LOG] Total clause size reduction: 858 --> 38 (66 --> 1, 198 --> 6, 594 --> 31 )
[LOG] Average clause size reduction: 53.625 --> 2.375 (33 --> 0.5, 49.5 --> 1.5, 59.4 --> 3.1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.254669/0 sec (0.158724/0 sec, 0.056073/0 sec, 0.039872/0 sec )
[LOG] Nr of iterations: 78 (11, 17, 19, 10, 13, 8 )
[LOG] Total clause computation time: 0.15584/0 sec (0.070509/0.070509 sec, 0.018695/0.018695 sec, 0.010133/0.010133 sec, 0.047241/0.047241 sec, 0.005501/0.005501 sec, 0.003761/0.003761 sec )
[LOG] Total clause minimization time: 0.216263/0 sec (0.087345/0.087345 sec, 0.03614/0.03614 sec, 0.028418/0.028418 sec, 0.047129/0.047129 sec, 0.010509/0.010509 sec, 0.006722/0.006722 sec )
[LOG] Total clause size reduction: 3032 --> 129 (690 --> 20, 1088 --> 29, 1206 --> 32, 20 --> 20, 20 --> 20, 8 --> 8 )
[LOG] Average clause size reduction: 38.8718 --> 1.65385 (62.7273 --> 1.81818, 64 --> 1.70588, 63.4737 --> 1.68421, 2 --> 2, 1.53846 --> 1.53846, 1 --> 1 )
[LOG] Overall execution time: 2.18837 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 14100 kB.
[DBG] Virtual Memory: 171204 kB.
[DBG] Max memory usage: 14816 kB.
Synthesis time: 2.12 sec (Real time) / 2.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 432 3 63 1 366
=====================  demo-v17_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 192.605 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 371 AND gates.
[LOG] Size after ABC: 239 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 185.565/67 sec (1.00016/0 sec, 2.29025/1 sec, 22.4189/8 sec, 151.436/54 sec, 8.41943/4 sec )
[LOG] Nr of iterations: 149 (7, 48, 38, 6, 44, 6 )
[LOG] Total clause computation time: 3.95322/2 sec (0.292861/0.292861 sec, 0.526795/0.526795 sec, 0.784873/0.784873 sec, 1.54382/1.54382 sec, 0.564866/0.564866 sec, 0.240002/0.240002 sec )
[LOG] Total clause minimization time: 187.395/70 sec (0.624974/0.624974 sec, 1.71329/1.71329 sec, 21.581/21.581 sec, 149.863/149.863 sec, 7.82771/7.82771 sec, 5.78526/5.78526 sec )
[LOG] Total clause size reduction: 14703 --> 501 (1326 --> 12, 7849 --> 194, 5328 --> 132, 12 --> 12, 174 --> 137, 14 --> 14 )
[LOG] Average clause size reduction: 98.6779 --> 3.36242 (189.429 --> 1.71429, 163.521 --> 4.04167, 140.211 --> 3.47368, 2 --> 2, 3.95455 --> 3.11364, 2.33333 --> 2.33333 )
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 221 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.7509/3 sec (3.08301/1 sec, 3.71813/1 sec, 2.94976/1 sec )
[LOG] Nr of iterations: 126 (24, 22, 20, 20, 21, 19 )
[LOG] Total clause computation time: 9.4186/2 sec (1.35065/1.35065 sec, 1.44793/1.44793 sec, 0.077624/0.077624 sec, 4.18101/4.18101 sec, 1.81028/1.81028 sec, 0.5511/0.5511 sec )
[LOG] Total clause minimization time: 147.75/50 sec (1.72328/1.72328 sec, 2.26072/2.26072 sec, 2.86492/2.86492 sec, 122.056/122.056 sec, 12.5206/12.5206 sec, 6.32377/6.32377 sec )
[LOG] Total clause size reduction: 3760 --> 472 (1311 --> 109, 1176 --> 87, 1045 --> 55, 86 --> 86, 87 --> 80, 55 --> 55 )
[LOG] Average clause size reduction: 29.8413 --> 3.74603 (54.625 --> 4.54167, 53.4545 --> 3.95455, 52.25 --> 2.75, 4.3 --> 4.3, 4.14286 --> 3.80952, 2.89474 --> 2.89474 )
[LOG] Overall execution time: 192.618 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
[DBG] Resident set: 167956 kB.
[DBG] Virtual Memory: 328292 kB.
[DBG] Max memory usage: 242856 kB.
Synthesis time: 72.05 sec (Real time) / 191.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 391 2 52 1 334
=====================  demo-v17_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5416.16 sec CPU time.
[LOG] Relation determinization time: 2732 sec real time.
[LOG] Final circuit size: 440 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1043 AND gates.
[LOG] Size after ABC: 664 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5373.59/2690 sec (652.735/327 sec, 2193.11/1098 sec, 2527.75/1265 sec )
[LOG] Nr of iterations: 230 (18, 125, 87 )
[LOG] Total clause computation time: 1888.97/945 sec (610.071/610.071 sec, 948.344/948.344 sec, 330.556/330.556 sec )
[LOG] Total clause minimization time: 3482/1744 sec (41.9486/41.9486 sec, 1243.75/1243.75 sec, 2196.31/2196.31 sec )
[LOG] Total clause size reduction: 61368 --> 993 (6256 --> 38, 34472 --> 592, 20640 --> 363 )
[LOG] Average clause size reduction: 266.817 --> 4.31739 (347.556 --> 2.11111, 275.776 --> 4.736, 237.241 --> 4.17241 )
[LOG] Final circuit size: 440 new AND gates.
[LOG] Size before ABC: 889 AND gates.
[LOG] Size after ABC: 440 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1498.77/750 sec (324.301/162 sec, 345.886/173 sec, 828.584/415 sec )
[LOG] Nr of iterations: 411 (19, 98, 92, 14, 97, 91 )
[LOG] Total clause computation time: 1467.73/736 sec (276.015/276.015 sec, 111.491/111.491 sec, 28.3841/28.3841 sec, 337.571/337.571 sec, 328.33/328.33 sec, 385.936/385.936 sec )
[LOG] Total clause minimization time: 3914.69/1965 sec (48.176/48.176 sec, 233.782/233.782 sec, 799.668/799.668 sec, 1025.92/1025.92 sec, 1187.21/1187.21 sec, 619.932/619.932 sec )
[LOG] Total clause size reduction: 20416 --> 1818 (1728 --> 38, 9215 --> 483, 8554 --> 408, 28 --> 28, 483 --> 453, 408 --> 408 )
[LOG] Average clause size reduction: 49.674 --> 4.42336 (90.9474 --> 2, 94.0306 --> 4.92857, 92.9783 --> 4.43478, 2 --> 2, 4.97938 --> 4.6701, 4.48352 --> 4.48352 )
[LOG] Overall execution time: 5416.29 sec CPU time.
[LOG] Overall execution time: 2732 sec real time.
[DBG] Resident set: 243788 kB.
[DBG] Virtual Memory: 391180 kB.
[DBG] Max memory usage: 977204 kB.
Synthesis time: 2732.16 sec (Real time) / 5194.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 926 2 91 1 830
=====================  demo-v18_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 188.279 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 1080 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2518 AND gates.
[LOG] Size after ABC: 1632 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 166.307/60 sec (0.739481/1 sec, 5.35613/1 sec, 45.9771/16 sec, 78.1269/26 sec, 25.6419/11 sec, 10.4657/5 sec )
[LOG] Nr of iterations: 542 (12, 196, 98, 39, 7, 188, 2 )
[LOG] Total clause computation time: 6.00979/2 sec (0.204941/0.204941 sec, 0.624948/0.624948 sec, 0.576819/0.576819 sec, 0.786866/0.786866 sec, 3.01303/3.01303 sec, 0.39717/0.39717 sec, 0.406014/0.406014 sec )
[LOG] Total clause minimization time: 179.783/75 sec (0.450624/0.450624 sec, 4.64305/4.64305 sec, 45.3151/45.3151 sec, 77.2514/77.2514 sec, 22.5829/22.5829 sec, 10.018/10.018 sec, 19.5219/19.5219 sec )
[LOG] Total clause size reduction: 153743 --> 3705 (6347 --> 26, 93600 --> 1583, 38606 --> 650, 13680 --> 174, 14 --> 14, 1490 --> 1253, 6 --> 5 )
[LOG] Average clause size reduction: 283.659 --> 6.83579 (528.917 --> 2.16667, 477.551 --> 8.07653, 393.939 --> 6.63265, 350.769 --> 4.46154, 2 --> 2, 7.92553 --> 6.66489, 3 --> 2.5 )
[LOG] Final circuit size: 1080 new AND gates.
[LOG] Size before ABC: 2501 AND gates.
[LOG] Size after ABC: 1080 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 89.3252/30 sec (3.89941/2 sec, 46.388/15 sec, 18.0771/6 sec, 20.9607/7 sec )
[LOG] Nr of iterations: 798 (50, 163, 145, 68, 3, 161, 143, 65 )
[LOG] Total clause computation time: 14.3205/6 sec (1.24487/1.24487 sec, 1.92852/1.92852 sec, 0.553851/0.553851 sec, 4.58772/4.58772 sec, 4.10253/4.10253 sec, 0.760786/0.760786 sec, 0.596622/0.596622 sec, 0.545601/0.545601 sec )
[LOG] Total clause minimization time: 127.698/42 sec (2.62731/2.62731 sec, 44.3649/44.3649 sec, 17.4153/17.4153 sec, 16.3184/16.3184 sec, 29.5305/29.5305 sec, 4.23736/4.23736 sec, 10.4685/10.4685 sec, 2.73548/2.73548 sec )
[LOG] Total clause size reduction: 61257 --> 5785 (6860 --> 417, 22518 --> 1400, 19872 --> 1099, 9179 --> 368, 6 --> 6, 1386 --> 1249, 1085 --> 895, 351 --> 351 )
[LOG] Average clause size reduction: 76.7632 --> 7.24937 (137.2 --> 8.34, 138.147 --> 8.58896, 137.048 --> 7.57931, 134.985 --> 5.41176, 2 --> 2, 8.6087 --> 7.75776, 7.58741 --> 6.25874, 5.4 --> 5.4 )
[LOG] Overall execution time: 188.299 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
[DBG] Resident set: 102812 kB.
[DBG] Virtual Memory: 243712 kB.
[DBG] Max memory usage: 150500 kB.
Synthesis time: 77.99 sec (Real time) / 185.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 1807 3 133 1 1667
=====================  demo-v19_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.413485 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.164729/0 sec (0.023857/0 sec, 0.05589/0 sec, 0.037847/0 sec, 0.047135/0 sec )
[LOG] Nr of iterations: 20 (5, 6, 4, 5 )
[LOG] Total clause computation time: 0.096858/0 sec (0.008356/0.008356 sec, 0.041097/0.041097 sec, 0.016818/0.016818 sec, 0.030587/0.030587 sec )
[LOG] Total clause minimization time: 0.053488/0 sec (0.009285/0.009285 sec, 0.010312/0.010312 sec, 0.018942/0.018942 sec, 0.014949/0.014949 sec )
[LOG] Total clause size reduction: 1213 --> 44 (656 --> 7, 535 --> 15, 7 --> 7, 15 --> 15 )
[LOG] Average clause size reduction: 60.65 --> 2.2 (131.2 --> 1.4, 89.1667 --> 2.5, 1.75 --> 1.75, 3 --> 3 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.399248/0 sec (0.15354/0 sec, 0.245708/0 sec )
[LOG] Nr of iterations: 18 (6, 12 )
[LOG] Total clause computation time: 0.0334/0 sec (0.016017/0.016017 sec, 0.017383/0.017383 sec )
[LOG] Total clause minimization time: 0.357652/0 sec (0.131178/0.131178 sec, 0.226474/0.226474 sec )
[LOG] Total clause size reduction: 608 --> 64 (190 --> 16, 418 --> 48 )
[LOG] Average clause size reduction: 33.7778 --> 3.55556 (31.6667 --> 2.66667, 34.8333 --> 4 )
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083505/0 sec (0.065644/0 sec, 0.017861/0 sec )
[LOG] Nr of iterations: 43 (9, 16, 3, 15 )
[LOG] Total clause computation time: 0.045253/0 sec (0.018559/0.018559 sec, 0.003825/0.003825 sec, 0.019978/0.019978 sec, 0.002891/0.002891 sec )
[LOG] Total clause minimization time: 0.099516/0 sec (0.046694/0.046694 sec, 0.01317/0.01317 sec, 0.031743/0.031743 sec, 0.007909/0.007909 sec )
[LOG] Total clause size reduction: 954 --> 119 (320 --> 27, 585 --> 43, 6 --> 6, 43 --> 43 )
[LOG] Average clause size reduction: 22.186 --> 2.76744 (35.5556 --> 3, 36.5625 --> 2.6875, 2 --> 2, 2.86667 --> 2.86667 )
[LOG] Overall execution time: 0.41524 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7436 kB.
[DBG] Virtual Memory: 170196 kB.
[DBG] Max memory usage: 8024 kB.
Synthesis time: 0.64 sec (Real time) / 0.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 245 2 36 1 207
=====================  demo-v19_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.38228 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 242 AND gates.
[LOG] Size after ABC: 169 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.690005/0 sec (0.091242/0 sec, 0.241005/0 sec, 0.145698/0 sec, 0.21206/0 sec )
[LOG] Nr of iterations: 112 (8, 49, 7, 48 )
[LOG] Total clause computation time: 0.300615/0 sec (0.035544/0.035544 sec, 0.093279/0.093279 sec, 0.082279/0.082279 sec, 0.089513/0.089513 sec )
[LOG] Total clause minimization time: 0.348141/0 sec (0.041905/0.041905 sec, 0.132996/0.132996 sec, 0.058954/0.058954 sec, 0.114286/0.114286 sec )
[LOG] Total clause size reduction: 10508 --> 312 (1904 --> 13, 8448 --> 143, 13 --> 13, 143 --> 143 )
[LOG] Average clause size reduction: 93.8214 --> 2.78571 (238 --> 1.625, 172.408 --> 2.91837, 1.85714 --> 1.85714, 2.97917 --> 2.97917 )
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 154 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.350453/0 sec (0.166625/0 sec, 0.183828/0 sec )
[LOG] Nr of iterations: 112 (9, 49, 6, 48 )
[LOG] Total clause computation time: 0.2721/0 sec (0.071992/0.071992 sec, 0.052739/0.052739 sec, 0.082073/0.082073 sec, 0.065296/0.065296 sec )
[LOG] Total clause minimization time: 0.435536/0 sec (0.093455/0.093455 sec, 0.12623/0.12623 sec, 0.073598/0.073598 sec, 0.142253/0.142253 sec )
[LOG] Total clause size reduction: 3858 --> 320 (536 --> 24, 3168 --> 142, 12 --> 12, 142 --> 142 )
[LOG] Average clause size reduction: 34.4464 --> 2.85714 (59.5556 --> 2.66667, 64.6531 --> 2.89796, 2 --> 2, 2.95833 --> 2.95833 )
[LOG] Overall execution time: 3.38586 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 18996 kB.
[DBG] Virtual Memory: 171348 kB.
[DBG] Max memory usage: 20628 kB.
Synthesis time: 2.87 sec (Real time) / 3.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 455 2 63 1 389
=====================  demo-v20_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.654598 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.389769/0 sec (0.104015/0 sec, 0.099752/0 sec, 0.076871/0 sec, 0.006372/0 sec, 0.051221/0 sec, 0.051538/0 sec )
[LOG] Nr of iterations: 26 (1, 8, 6, 0, 6, 5 )
[LOG] Total clause computation time: 0.156799/0 sec (0.060566/0.060566 sec, 0.025574/0.025574 sec, 0.021434/0.021434 sec, 0/0 sec, 0.022117/0.022117 sec, 0.027108/0.027108 sec )
[LOG] Total clause minimization time: 0.111324/0 sec (0/0 sec, 0.04149/0.04149 sec, 0.030042/0.030042 sec, 0/0 sec, 0.023469/0.023469 sec, 0.016323/0.016323 sec )
[LOG] Total clause size reduction: 6975 --> 45 (0 --> 0, 4823 --> 15, 2130 --> 10, 0 --> 0, 12 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 268.269 --> 1.73077 (0 --> 0, 602.875 --> 1.875, 355 --> 1.66667, 0 --> 0, 2 --> 1.66667, 2 --> 2 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.578224/0 sec (0.075766/0 sec, 0.287436/0 sec, 0.215022/0 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.076418/0 sec (0.039264/0.039264 sec, 0.026997/0.026997 sec, 0.010157/0.010157 sec )
[LOG] Total clause minimization time: 0.44378/0 sec (0/0 sec, 0.244198/0.244198 sec, 0.199582/0.199582 sec )
[LOG] Total clause size reduction: 196 --> 6 (0 --> 0, 98 --> 3, 98 --> 3 )
[LOG] Average clause size reduction: 39.2 --> 1.2 (0 --> 0, 49 --> 1.5, 49 --> 1.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17854/0 sec (0.113456/0 sec, 0.056015/0 sec, 0.009069/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.149651/0 sec (0.113415/0.113415 sec, 0.003136/0.003136 sec, 0.002607/0.002607 sec, 0/0 sec, 0.029489/0.029489 sec, 0.001004/0.001004 sec )
[LOG] Total clause minimization time: 0.093604/0 sec (0/0 sec, 0.052508/0.052508 sec, 0.006114/0.006114 sec, 0/0 sec, 0.032075/0.032075 sec, 0.002907/0.002907 sec )
[LOG] Total clause size reduction: 610 --> 26 (0 --> 0, 300 --> 6, 297 --> 7, 0 --> 0, 6 --> 6, 7 --> 7 )
[LOG] Average clause size reduction: 40.6667 --> 1.73333 (0 --> 0, 75 --> 1.5, 74.25 --> 1.75, 0 --> 0, 2 --> 2, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.660004 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 14236 kB.
[DBG] Virtual Memory: 170872 kB.
[DBG] Max memory usage: 18540 kB.
Synthesis time: 0.74 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1110 2 96 1 1012
=====================  demo-v20_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.81173 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.745707/0 sec (0.152035/0 sec, 0.169524/0 sec, 0.164355/0 sec, 0.016979/0 sec, 0.141401/0 sec, 0.101413/0 sec )
[LOG] Nr of iterations: 27 (1, 9, 5, 0, 8, 4 )
[LOG] Total clause computation time: 0.298683/0 sec (0.099677/0.099677 sec, 0.047327/0.047327 sec, 0.064062/0.064062 sec, 0/0 sec, 0.055076/0.055076 sec, 0.032541/0.032541 sec )
[LOG] Total clause minimization time: 0.251049/0 sec (0/0 sec, 0.080044/0.080044 sec, 0.052491/0.052491 sec, 0/0 sec, 0.068151/0.068151 sec, 0.050363/0.050363 sec )
[LOG] Total clause size reduction: 12112 --> 48 (0 --> 0, 9232 --> 16, 2856 --> 8, 0 --> 0, 16 --> 16, 8 --> 8 )
[LOG] Average clause size reduction: 448.593 --> 1.77778 (0 --> 0, 1025.78 --> 1.77778, 571.2 --> 1.6, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.56796/1 sec (0.207085/0 sec, 0.902111/1 sec, 0.458762/0 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.230003/0 sec (0.151134/0.151134 sec, 0.056177/0.056177 sec, 0.022692/0.022692 sec )
[LOG] Total clause minimization time: 1.2399/1 sec (0/0 sec, 0.814067/0.814067 sec, 0.425834/0.425834 sec )
[LOG] Total clause size reduction: 340 --> 6 (0 --> 0, 170 --> 3, 170 --> 3 )
[LOG] Average clause size reduction: 68 --> 1.2 (0 --> 0, 85 --> 1.5, 85 --> 1.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.33745/0 sec (0.217156/0 sec, 0.102806/0 sec, 0.017488/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.294561/0 sec (0.217045/0.217045 sec, 0.006845/0.006845 sec, 0.005466/0.005466 sec, 0/0 sec, 0.06206/0.06206 sec, 0.003145/0.003145 sec )
[LOG] Total clause minimization time: 0.1842/0 sec (0/0 sec, 0.095215/0.095215 sec, 0.011472/0.011472 sec, 0/0 sec, 0.069191/0.069191 sec, 0.008322/0.008322 sec )
[LOG] Total clause size reduction: 1042 --> 26 (0 --> 0, 516 --> 6, 513 --> 7, 0 --> 0, 6 --> 6, 7 --> 7 )
[LOG] Average clause size reduction: 69.4667 --> 1.73333 (0 --> 0, 129 --> 1.5, 128.25 --> 1.75, 0 --> 0, 2 --> 2, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 1.82068 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 28912 kB.
[DBG] Virtual Memory: 177424 kB.
[DBG] Max memory usage: 31212 kB.
Synthesis time: 1.91 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1867 2 168 1 1697
=====================  demo-v21_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.851967 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 127 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.495003/0 sec (0.071702/0 sec, 0.075164/0 sec, 0.063527/0 sec, 0.04692/0 sec, 0.092317/0 sec, 0.052831/0 sec, 0.045422/0 sec, 0.04712/0 sec )
[LOG] Nr of iterations: 76 (16, 9, 7, 8, 15, 8, 6, 7 )
[LOG] Total clause computation time: 0.209805/0 sec (0.021557/0.021557 sec, 0.02911/0.02911 sec, 0.027695/0.027695 sec, 0.02439/0.02439 sec, 0.043643/0.043643 sec, 0.025216/0.025216 sec, 0.019947/0.019947 sec, 0.018247/0.018247 sec )
[LOG] Total clause minimization time: 0.231034/0 sec (0.03377/0.03377 sec, 0.035084/0.035084 sec, 0.027328/0.027328 sec, 0.016491/0.016491 sec, 0.044941/0.044941 sec, 0.024573/0.024573 sec, 0.02255/0.02255 sec, 0.026297/0.026297 sec )
[LOG] Total clause size reduction: 9292 --> 96 (4530 --> 28, 2072 --> 8, 1320 --> 10, 1316 --> 8, 28 --> 19, 8 --> 8, 10 --> 7, 8 --> 8 )
[LOG] Average clause size reduction: 122.263 --> 1.26316 (283.125 --> 1.75, 230.222 --> 0.888889, 188.571 --> 1.42857, 164.5 --> 1, 1.86667 --> 1.26667, 1 --> 1, 1.66667 --> 1.16667, 1.14286 --> 1.14286 )
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.824312/0 sec (0.22537/0 sec, 0.241126/0 sec, 0.131345/0 sec, 0.226471/0 sec )
[LOG] Nr of iterations: 12 (2, 4, 2, 4 )
[LOG] Total clause computation time: 0.057272/0 sec (0.019036/0.019036 sec, 0.013337/0.013337 sec, 0.012184/0.012184 sec, 0.012715/0.012715 sec )
[LOG] Total clause minimization time: 0.74096/0 sec (0.192373/0.192373 sec, 0.22371/0.22371 sec, 0.115107/0.115107 sec, 0.20977/0.20977 sec )
[LOG] Total clause size reduction: 480 --> 17 (60 --> 2, 180 --> 7, 60 --> 2, 180 --> 6 )
[LOG] Average clause size reduction: 40 --> 1.41667 (30 --> 1, 45 --> 1.75, 30 --> 1, 45 --> 1.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167799/0 sec (0.146934/0 sec, 0.006481/0 sec, 0.007697/0 sec, 0.006687/0 sec )
[LOG] Nr of iterations: 49 (5, 6, 8, 8, 4, 4, 7, 7 )
[LOG] Total clause computation time: 0.117463/0 sec (0.074156/0.074156 sec, 0.002044/0.002044 sec, 0.002218/0.002218 sec, 0.002727/0.002727 sec, 0.032807/0.032807 sec, 0.001148/0.001148 sec, 0.001392/0.001392 sec, 0.000971/0.000971 sec )
[LOG] Total clause minimization time: 0.135461/0 sec (0.072498/0.072498 sec, 0.004195/0.004195 sec, 0.005166/0.005166 sec, 0.003645/0.003645 sec, 0.044364/0.044364 sec, 0.001239/0.001239 sec, 0.002337/0.002337 sec, 0.002017/0.002017 sec )
[LOG] Total clause size reduction: 1462 --> 58 (256 --> 8, 315 --> 6, 434 --> 10, 427 --> 8, 8 --> 5, 4 --> 4, 10 --> 9, 8 --> 8 )
[LOG] Average clause size reduction: 29.8367 --> 1.18367 (51.2 --> 1.6, 52.5 --> 1, 54.25 --> 1.25, 53.375 --> 1, 2 --> 1.25, 1 --> 1, 1.42857 --> 1.28571, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.854463 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9936 kB.
[DBG] Virtual Memory: 171100 kB.
[DBG] Max memory usage: 10332 kB.
Synthesis time: 1.04 sec (Real time) / 1.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 405 4 56 1 343
=====================  demo-v21_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.90285 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 111 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 368 AND gates.
[LOG] Size after ABC: 271 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.71899/2 sec (0.2113/0 sec, 0.316179/0 sec, 0.548349/1 sec, 0.300066/0 sec, 0.868853/0 sec, 0.552043/0 sec, 0.507769/1 sec, 0.414435/0 sec )
[LOG] Nr of iterations: 257 (30, 38, 35, 28, 28, 37, 34, 27 )
[LOG] Total clause computation time: 1.50811/0 sec (0.065895/0.065895 sec, 0.121688/0.121688 sec, 0.1953/0.1953 sec, 0.137822/0.137822 sec, 0.334566/0.334566 sec, 0.272501/0.272501 sec, 0.222764/0.222764 sec, 0.157572/0.157572 sec )
[LOG] Total clause minimization time: 2.09107/1 sec (0.121351/0.121351 sec, 0.172594/0.172594 sec, 0.33212/0.33212 sec, 0.140926/0.140926 sec, 0.52337/0.52337 sec, 0.271911/0.271911 sec, 0.278215/0.278215 sec, 0.250586/0.250586 sec )
[LOG] Total clause size reduction: 49120 --> 447 (13630 --> 59, 15133 --> 75, 11968 --> 64, 8154 --> 40, 56 --> 50, 75 --> 60, 64 --> 59, 40 --> 40 )
[LOG] Average clause size reduction: 191.128 --> 1.7393 (454.333 --> 1.96667, 398.237 --> 1.97368, 341.943 --> 1.82857, 291.214 --> 1.42857, 2 --> 1.78571, 2.02703 --> 1.62162, 1.88235 --> 1.73529, 1.48148 --> 1.48148 )
[LOG] Final circuit size: 111 new AND gates.
[LOG] Size before ABC: 166 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.04283/1 sec (0.568845/0 sec, 0.162815/0 sec, 0.183264/0 sec, 0.12791/1 sec )
[LOG] Nr of iterations: 188 (19, 26, 29, 24, 15, 25, 27, 23 )
[LOG] Total clause computation time: 0.795631/0 sec (0.26487/0.26487 sec, 0.038146/0.038146 sec, 0.045648/0.045648 sec, 0.05609/0.05609 sec, 0.223818/0.223818 sec, 0.082809/0.082809 sec, 0.034556/0.034556 sec, 0.049694/0.049694 sec )
[LOG] Total clause minimization time: 1.11209/1 sec (0.301292/0.301292 sec, 0.121113/0.121113 sec, 0.133291/0.133291 sec, 0.06836/0.06836 sec, 0.260191/0.260191 sec, 0.112919/0.112919 sec, 0.065832/0.065832 sec, 0.049091/0.049091 sec )
[LOG] Total clause size reduction: 9998 --> 378 (1908 --> 55, 2625 --> 65, 2912 --> 61, 2369 --> 31, 32 --> 26, 65 --> 57, 56 --> 52, 31 --> 31 )
[LOG] Average clause size reduction: 53.1809 --> 2.01064 (100.421 --> 2.89474, 100.962 --> 2.5, 100.414 --> 2.10345, 98.7083 --> 1.29167, 2.13333 --> 1.73333, 2.6 --> 2.28, 2.07407 --> 1.92593, 1.34783 --> 1.34783 )
[LOG] Overall execution time: 5.90742 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 31836 kB.
[DBG] Virtual Memory: 174016 kB.
[DBG] Max memory usage: 34124 kB.
Synthesis time: 3.66 sec (Real time) / 5.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 709 4 98 1 603
=====================  demo-v22_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.89008 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.383511/0 sec (0.200223/0 sec, 0.183288/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.129846/0 sec (0.071136/0.071136 sec, 0.05871/0.05871 sec )
[LOG] Total clause minimization time: 0.194082/0 sec (0.079604/0.079604 sec, 0.114478/0.114478 sec )
[LOG] Total clause size reduction: 6090 --> 20 (6080 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 290 --> 0.952381 (552.727 --> 0.909091, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.259748/0 sec (0.259748/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.18239/0 sec (0.110287/0.110287 sec, 0.072103/0.072103 sec )
[LOG] Total clause minimization time: 0.286219/0 sec (0.14823/0.14823 sec, 0.137989/0.137989 sec )
[LOG] Total clause size reduction: 1956 --> 64 (1924 --> 32, 32 --> 32 )
[LOG] Average clause size reduction: 72.4444 --> 2.37037 (137.429 --> 2.28571, 2.46154 --> 2.46154 )
[LOG] Overall execution time: 3.89711 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 21004 kB.
[DBG] Virtual Memory: 174564 kB.
[DBG] Max memory usage: 23584 kB.
Synthesis time: 3.64 sec (Real time) / 4.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.74743 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.807291/1 sec (0.4676/0 sec, 0.339691/1 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.274306/0 sec (0.153736/0.153736 sec, 0.12057/0.12057 sec )
[LOG] Total clause minimization time: 0.416219/1 sec (0.211232/0.211232 sec, 0.204987/0.204987 sec )
[LOG] Total clause size reduction: 16368 --> 32 (16352 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 496 --> 0.969697 (961.882 --> 0.941176, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.717916/0 sec (0.717916/0 sec )
[LOG] Nr of iterations: 32 (18, 14 )
[LOG] Total clause computation time: 0.439749/0 sec (0.284514/0.284514 sec, 0.155235/0.155235 sec )
[LOG] Total clause minimization time: 0.703838/0 sec (0.429872/0.429872 sec, 0.273966/0.273966 sec )
[LOG] Total clause size reduction: 4366 --> 38 (4352 --> 24, 14 --> 14 )
[LOG] Average clause size reduction: 136.438 --> 1.1875 (241.778 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 4.75994 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 44868 kB.
[DBG] Virtual Memory: 180000 kB.
[DBG] Max memory usage: 51060 kB.
Synthesis time: 4.07 sec (Real time) / 4.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2118 3 252 1 1862
=====================  demo-v23_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.074928 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024901/0 sec (0.024901/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.008012/0 sec (0.008012/0.008012 sec )
[LOG] Total clause minimization time: 0.010809/0 sec (0.010809/0.010809 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064575/0 sec (0.064575/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.006826/0 sec (0.006826/0.006826 sec )
[LOG] Total clause minimization time: 0.051923/0 sec (0.051923/0.051923 sec )
[LOG] Total clause size reduction: 74 --> 4 (74 --> 4 )
[LOG] Average clause size reduction: 24.6667 --> 1.33333 (24.6667 --> 1.33333 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034588/0 sec (0.034588/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.015808/0 sec (0.015808/0.015808 sec )
[LOG] Total clause minimization time: 0.018632/0 sec (0.018632/0.018632 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.076753 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6616 kB.
[DBG] Virtual Memory: 169572 kB.
[DBG] Max memory usage: 7464 kB.
Synthesis time: 0.24 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.289778 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084886/0 sec (0.059762/0 sec, 0.025124/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.014984/0 sec (0.01134/0.01134 sec, 0.003644/0.003644 sec )
[LOG] Total clause minimization time: 0.056984/0 sec (0.036956/0.036956 sec, 0.020028/0.020028 sec )
[LOG] Total clause size reduction: 915 --> 10 (910 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 83.1818 --> 0.909091 (151.667 --> 0.833333, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.201297/0 sec (0.201297/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.025549/0 sec (0.025549/0.025549 sec )
[LOG] Total clause minimization time: 0.166422/0 sec (0.166422/0.166422 sec )
[LOG] Total clause size reduction: 128 --> 7 (128 --> 7 )
[LOG] Average clause size reduction: 42.6667 --> 2.33333 (42.6667 --> 2.33333 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.099442/0 sec (0.099442/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.068237/0 sec (0.054127/0.054127 sec, 0.01411/0.01411 sec )
[LOG] Total clause minimization time: 0.060988/0 sec (0.04503/0.04503 sec, 0.015958/0.015958 sec )
[LOG] Total clause size reduction: 330 --> 10 (325 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30 --> 0.909091 (54.1667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.292773 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9920 kB.
[DBG] Virtual Memory: 171028 kB.
[DBG] Max memory usage: 10324 kB.
Synthesis time: 0.69 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.88243 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.55405/0 sec (0.396202/0 sec, 0.688471/0 sec, 0.17029/0 sec, 0.299088/0 sec )
[LOG] Nr of iterations: 80 (49, 9, 15, 7 )
[LOG] Total clause computation time: 0.513014/0 sec (0.12628/0.12628 sec, 0.225381/0.225381 sec, 0.078948/0.078948 sec, 0.082405/0.082405 sec )
[LOG] Total clause minimization time: 0.931149/0 sec (0.220109/0.220109 sec, 0.420234/0.420234 sec, 0.082139/0.082139 sec, 0.208667/0.208667 sec )
[LOG] Total clause size reduction: 34638 --> 156 (29808 --> 98, 4792 --> 21, 22 --> 21, 16 --> 16 )
[LOG] Average clause size reduction: 432.975 --> 1.95 (608.327 --> 2, 532.444 --> 2.33333, 1.46667 --> 1.4, 2.28571 --> 2.28571 )
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.17573/0 sec (1.08742/0 sec, 0.088313/0 sec )
[LOG] Nr of iterations: 67 (49, 7, 5, 6 )
[LOG] Total clause computation time: 0.686468/0 sec (0.473975/0.473975 sec, 0.021378/0.021378 sec, 0.179628/0.179628 sec, 0.011487/0.011487 sec )
[LOG] Total clause minimization time: 0.869282/0 sec (0.603261/0.603261 sec, 0.065448/0.065448 sec, 0.138686/0.138686 sec, 0.061887/0.061887 sec )
[LOG] Total clause size reduction: 8925 --> 169 (7920 --> 136, 984 --> 13, 8 --> 7, 13 --> 13 )
[LOG] Average clause size reduction: 133.209 --> 2.52239 (161.633 --> 2.77551, 140.571 --> 1.85714, 1.6 --> 1.4, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 4.89172 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 29264 kB.
[DBG] Virtual Memory: 176640 kB.
[DBG] Max memory usage: 34592 kB.
Synthesis time: 3.83 sec (Real time) / 5.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1384 4 160 1 1216
=====================  demo-v24_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 15.5856 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 250 AND gates.
[LOG] Size after ABC: 122 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.4166/3 sec (1.96094/0 sec, 4.79221/2 sec, 1.59734/1 sec, 2.06605/0 sec )
[LOG] Nr of iterations: 255 (126, 27, 87, 15 )
[LOG] Total clause computation time: 3.63233/1 sec (0.696907/0.696907 sec, 1.9819/1.9819 sec, 0.71441/0.71441 sec, 0.239113/0.239113 sec )
[LOG] Total clause minimization time: 6.43521/2 sec (1.09457/1.09457 sec, 2.71112/2.71112 sec, 0.834735/0.834735 sec, 1.79478/1.79478 sec )
[LOG] Total clause size reduction: 157317 --> 481 (130875 --> 267, 26260 --> 61, 154 --> 125, 28 --> 28 )
[LOG] Average clause size reduction: 616.929 --> 1.88627 (1038.69 --> 2.11905, 972.593 --> 2.25926, 1.77011 --> 1.43678, 1.86667 --> 1.86667 )
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.47513/1 sec (4.0006/1 sec, 1.47453/0 sec )
[LOG] Nr of iterations: 93 (49, 10, 25, 9 )
[LOG] Total clause computation time: 4.33724/2 sec (2.21417/2.21417 sec, 0.257739/0.257739 sec, 1.58834/1.58834 sec, 0.276994/0.276994 sec )
[LOG] Total clause minimization time: 5.18844/0 sec (1.75906/1.75906 sec, 1.21026/1.21026 sec, 0.713833/0.713833 sec, 1.50529/1.50529 sec )
[LOG] Total clause size reduction: 16301 --> 236 (13680 --> 169, 2556 --> 16, 49 --> 35, 16 --> 16 )
[LOG] Average clause size reduction: 175.28 --> 2.53763 (279.184 --> 3.44898, 255.6 --> 1.6, 1.96 --> 1.4, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 15.6066 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
[DBG] Resident set: 132968 kB.
[DBG] Virtual Memory: 252644 kB.
[DBG] Max memory usage: 141584 kB.
Synthesis time: 8.74 sec (Real time) / 12.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2368 4 280 1 2080
=====================  factory_assembly_4x3_1_1errors.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.01188 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 166 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.49809/1 sec (0.079787/0 sec, 0.133636/0 sec, 0.182152/1 sec, 0.011922/0 sec, 0.158237/0 sec, 0.120381/0 sec, 0.09273/0 sec, 0.133598/0 sec, 0.107742/0 sec, 0.074559/0 sec, 0.070625/0 sec, 0.003068/0 sec, 0.079576/0 sec, 0.063663/0 sec, 0.09659/0 sec, 0.089819/0 sec )
[LOG] Nr of iterations: 105 (4, 16, 19, 1, 8, 2, 7, 6, 3, 11, 10, 0, 7, 1, 6, 4 )
[LOG] Total clause computation time: 0.68673/1 sec (0.026198/0.026198 sec, 0.108528/0.108528 sec, 0.059067/0.059067 sec, 0.006005/0.006005 sec, 0.080991/0.080991 sec, 0.066001/0.066001 sec, 0.054156/0.054156 sec, 0.06465/0.06465 sec, 0.053277/0.053277 sec, 0.018838/0.018838 sec, 0.034463/0.034463 sec, 0/0 sec, 0.032299/0.032299 sec, 3.1e-05/3.1e-05 sec, 0.044041/0.044041 sec, 0.038185/0.038185 sec )
[LOG] Total clause minimization time: 0.715433/0 sec (0.045033/0.045033 sec, 0.01997/0.01997 sec, 0.093452/0.093452 sec, 0/0 sec, 0.071641/0.071641 sec, 0.048818/0.048818 sec, 0.033061/0.033061 sec, 0.063142/0.063142 sec, 0.051285/0.051285 sec, 0.052863/0.052863 sec, 0.032739/0.032739 sec, 0/0 sec, 0.044054/0.044054 sec, 0.060539/0.060539 sec, 0.049876/0.049876 sec, 0.04896/0.04896 sec )
[LOG] Total clause size reduction: 8541 --> 222 (492 --> 3, 2385 --> 41, 2754 --> 72, 0 --> 0, 1050 --> 20, 149 --> 0, 888 --> 8, 735 --> 8, 3 --> 3, 26 --> 19, 27 --> 20, 0 --> 0, 20 --> 16, 0 --> 0, 8 --> 8, 4 --> 4 )
[LOG] Average clause size reduction: 81.3429 --> 2.11429 (123 --> 0.75, 149.062 --> 2.5625, 144.947 --> 3.78947, 0 --> 0, 131.25 --> 2.5, 74.5 --> 0, 126.857 --> 1.14286, 122.5 --> 1.33333, 1 --> 1, 2.36364 --> 1.72727, 2.7 --> 2, 0 --> 0, 2.85714 --> 2.28571, 0 --> 0, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.386222/1 sec (0.146304/0 sec, 0.011999/0 sec, 0.124681/1 sec, 0.000333/0 sec, 0.04897/0 sec, 0.010646/0 sec, 0.010153/0 sec, 0.033136/0 sec )
[LOG] Nr of iterations: 121 (4, 9, 27, 1, 11, 2, 7, 7, 2, 7, 25, 0, 9, 1, 3, 6 )
[LOG] Total clause computation time: 0.283615/1 sec (0.063504/0.063504 sec, 0.00302/0.00302 sec, 0.035185/0.035185 sec, 0.000322/0.000322 sec, 0.031045/0.031045 sec, 0.00258/0.00258 sec, 0.003795/0.003795 sec, 0.027614/0.027614 sec, 0.075785/0.075785 sec, 0.005711/0.005711 sec, 0.016734/0.016734 sec, 0/0 sec, 0.009891/0.009891 sec, 3e-05/3e-05 sec, 0.004047/0.004047 sec, 0.004352/0.004352 sec )
[LOG] Total clause minimization time: 0.339218/0 sec (0.082641/0.082641 sec, 0.008545/0.008545 sec, 0.063994/0.063994 sec, 0/0 sec, 0.017336/0.017336 sec, 0.007996/0.007996 sec, 0.005949/0.005949 sec, 0.005125/0.005125 sec, 0.065979/0.065979 sec, 0.017681/0.017681 sec, 0.029489/0.029489 sec, 0/0 sec, 0.015892/0.015892 sec, 0.006306/0.006306 sec, 0.004647/0.004647 sec, 0.007638/0.007638 sec )
[LOG] Total clause size reduction: 2624 --> 320 (132 --> 3, 344 --> 19, 1092 --> 114, 0 --> 0, 400 --> 26, 39 --> 0, 228 --> 15, 222 --> 15, 2 --> 2, 16 --> 13, 108 --> 74, 0 --> 0, 23 --> 21, 0 --> 0, 3 --> 3, 15 --> 15 )
[LOG] Average clause size reduction: 21.686 --> 2.64463 (33 --> 0.75, 38.2222 --> 2.11111, 40.4444 --> 4.22222, 0 --> 0, 36.3636 --> 2.36364, 19.5 --> 0, 32.5714 --> 2.14286, 31.7143 --> 2.14286, 1 --> 1, 2.28571 --> 1.85714, 4.32 --> 2.96, 0 --> 0, 2.55556 --> 2.33333, 0 --> 0, 1 --> 1, 2.5 --> 2.5 )
[LOG] Overall execution time: 4.0148 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 11272 kB.
[DBG] Virtual Memory: 169588 kB.
[DBG] Max memory usage: 13480 kB.
Synthesis time: 3.34 sec (Real time) / 4.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 239 13 23 1 197
=====================  factory_assembly_5x3_1_0errors.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.60037 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 199 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.0122/1 sec (0.156124/0 sec, 0.132051/0 sec, 0.084017/0 sec, 0.173417/0 sec, 0.099116/0 sec, 0.153289/0 sec, 0.206795/0 sec, 0.253093/0 sec, 0.20977/1 sec, 0.228083/0 sec, 0.137916/0 sec, 0.116896/0 sec, 0.097024/0 sec, 0.141958/0 sec, 0.131349/0 sec, 0.157733/0 sec, 0.147327/0 sec, 0.081008/0 sec, 0.161128/0 sec, 0.144105/0 sec )
[LOG] Nr of iterations: 122 (5, 3, 2, 5, 2, 25, 6, 2, 8, 10, 4, 2, 1, 4, 1, 22, 5, 1, 7, 7 )
[LOG] Total clause computation time: 1.31349/1 sec (0.058898/0.058898 sec, 0.053745/0.053745 sec, 0.070883/0.070883 sec, 0.088305/0.088305 sec, 0.045929/0.045929 sec, 0.054975/0.054975 sec, 0.082123/0.082123 sec, 0.113082/0.113082 sec, 0.105274/0.105274 sec, 0.10448/0.10448 sec, 0.073363/0.073363 sec, 0.039713/0.039713 sec, 3.7e-05/3.7e-05 sec, 0.077217/0.077217 sec, 0.06483/0.06483 sec, 0.073924/0.073924 sec, 0.067803/0.067803 sec, 3.6e-05/3.6e-05 sec, 0.073355/0.073355 sec, 0.065516/0.065516 sec )
[LOG] Total clause minimization time: 1.52904/0 sec (0.075944/0.075944 sec, 0.066704/0.066704 sec, 0.000242/0.000242 sec, 0.073227/0.073227 sec, 0.044391/0.044391 sec, 0.089032/0.089032 sec, 0.115492/0.115492 sec, 0.127101/0.127101 sec, 0.091521/0.091521 sec, 0.110426/0.110426 sec, 0.059476/0.059476 sec, 0.072629/0.072629 sec, 0.09264/0.09264 sec, 0.060333/0.060333 sec, 0.062129/0.062129 sec, 0.078707/0.078707 sec, 0.075094/0.075094 sec, 0.076635/0.076635 sec, 0.08324/0.08324 sec, 0.07408/0.07408 sec )
[LOG] Total clause size reduction: 12358 --> 241 (944 --> 7, 462 --> 2, 251 --> 0, 812 --> 6, 200 --> 1, 4728 --> 89, 970 --> 5, 193 --> 0, 1946 --> 8, 1737 --> 16, 7 --> 6, 2 --> 2, 0 --> 0, 6 --> 5, 1 --> 1, 77 --> 71, 5 --> 5, 0 --> 0, 8 --> 8, 9 --> 9 )
[LOG] Average clause size reduction: 101.295 --> 1.97541 (188.8 --> 1.4, 154 --> 0.666667, 125.5 --> 0, 162.4 --> 1.2, 100 --> 0.5, 189.12 --> 3.56, 161.667 --> 0.833333, 96.5 --> 0, 243.25 --> 1, 173.7 --> 1.6, 1.75 --> 1.5, 1 --> 1, 0 --> 0, 1.5 --> 1.25, 1 --> 1, 3.5 --> 3.22727, 1 --> 1, 0 --> 0, 1.14286 --> 1.14286, 1.28571 --> 1.28571 )
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 151 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.51144/0 sec (0.215354/0 sec, 0.01096/0 sec, 0.000822/0 sec, 0.012708/0 sec, 0.001921/0 sec, 0.074786/0 sec, 0.063164/0 sec, 0.034453/0 sec, 0.048411/0 sec, 0.048861/0 sec )
[LOG] Nr of iterations: 119 (6, 4, 2, 5, 2, 20, 4, 2, 11, 11, 2, 2, 1, 3, 1, 19, 3, 1, 10, 10 )
[LOG] Total clause computation time: 0.797673/0 sec (0.112982/0.112982 sec, 0.003817/0.003817 sec, 0.000618/0.000618 sec, 0.004572/0.004572 sec, 0.000914/0.000914 sec, 0.023307/0.023307 sec, 0.027274/0.027274 sec, 0.014134/0.014134 sec, 0.014915/0.014915 sec, 0.018104/0.018104 sec, 0.121722/0.121722 sec, 0.011556/0.011556 sec, 5.1e-05/5.1e-05 sec, 0.019199/0.019199 sec, 0.004322/0.004322 sec, 0.035206/0.035206 sec, 0.019055/0.019055 sec, 4.9e-05/4.9e-05 sec, 0.020908/0.020908 sec, 0.344968/0.344968 sec )
[LOG] Total clause minimization time: 0.624063/1 sec (0.101716/0.101716 sec, 0.006689/0.006689 sec, 6.3e-05/6.3e-05 sec, 0.007593/0.007593 sec, 0.000835/0.000835 sec, 0.04927/0.04927 sec, 0.035374/0.035374 sec, 0.020096/0.020096 sec, 0.032203/0.032203 sec, 0.029485/0.029485 sec, 0.078256/0.078256 sec, 0.041667/0.041667 sec, 0.019892/0.019892 sec, 0.008852/0.008852 sec, 0.002917/0.002917 sec, 0.064311/0.064311 sec, 0.023652/0.023652 sec, 0.012596/0.012596 sec, 0.039249/0.039249 sec, 0.049347/0.049347 sec )
[LOG] Total clause size reduction: 2810 --> 320 (260 --> 11, 153 --> 7, 50 --> 0, 196 --> 10, 48 --> 1, 893 --> 72, 138 --> 3, 45 --> 0, 440 --> 31, 430 --> 36, 3 --> 3, 4 --> 4, 0 --> 0, 7 --> 4, 1 --> 1, 72 --> 68, 3 --> 3, 0 --> 0, 31 --> 30, 36 --> 36 )
[LOG] Average clause size reduction: 23.6134 --> 2.68908 (43.3333 --> 1.83333, 38.25 --> 1.75, 25 --> 0, 39.2 --> 2, 24 --> 0.5, 44.65 --> 3.6, 34.5 --> 0.75, 22.5 --> 0, 40 --> 2.81818, 39.0909 --> 3.27273, 1.5 --> 1.5, 2 --> 2, 0 --> 0, 2.33333 --> 1.33333, 1 --> 1, 3.78947 --> 3.57895, 1 --> 1, 0 --> 0, 3.1 --> 3, 3.6 --> 3.6 )
[LOG] Overall execution time: 5.60405 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 19080 kB.
[DBG] Virtual Memory: 171640 kB.
[DBG] Max memory usage: 24068 kB.
Synthesis time: 3.83 sec (Real time) / 5.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 355 15 27 1 306
=====================  factory_assembly_5x3_1_4errors.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 282.887 sec CPU time.
[LOG] Relation determinization time: 108 sec real time.
[LOG] Final circuit size: 367 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 367 new AND gates.
[LOG] Size before ABC: 803 AND gates.
[LOG] Size after ABC: 365 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.9467/10 sec (4.40614/1 sec, 4.63802/2 sec, 0.011315/0 sec, 1.25872/0 sec, 0.204089/0 sec, 5.43455/2 sec, 8.09225/3 sec, 3.27894/1 sec, 0.779121/0 sec, 0.843586/1 sec )
[LOG] Nr of iterations: 611 (16, 89, 2, 54, 9, 140, 45, 16, 11, 13, 14, 72, 1, 44, 1, 21, 35, 15, 6, 7 )
[LOG] Total clause computation time: 100.025/33 sec (2.70243/2.70243 sec, 0.573102/0.573102 sec, 0.010722/0.010722 sec, 0.197581/0.197581 sec, 0.02051/0.02051 sec, 1.0459/1.0459 sec, 1.00974/1.00974 sec, 0.737757/0.737757 sec, 0.298826/0.298826 sec, 0.190316/0.190316 sec, 75.6257/75.6257 sec, 5.9753/5.9753 sec, 0.000233/0.000233 sec, 2.26206/2.26206 sec, 1.24465/1.24465 sec, 1.79294/1.79294 sec, 2.01673/2.01673 sec, 0.653857/0.653857 sec, 3.09498/3.09498 sec, 0.571445/0.571445 sec )
[LOG] Total clause minimization time: 128.548/44 sec (1.69683/1.69683 sec, 4.03327/4.03327 sec, 0.000146/0.000146 sec, 1.04154/1.04154 sec, 0.179047/0.179047 sec, 4.33267/4.33267 sec, 7.05454/7.05454 sec, 2.53017/2.53017 sec, 0.474048/0.474048 sec, 0.646077/0.646077 sec, 74.4494/74.4494 sec, 9.79732/9.79732 sec, 3.6282/3.6282 sec, 4.83145/4.83145 sec, 0.297938/0.297938 sec, 2.47274/2.47274 sec, 4.99406/4.99406 sec, 2.13078/2.13078 sec, 1.18941/1.18941 sec, 2.76875/2.76875 sec )
[LOG] Total clause size reduction: 21781 --> 2949 (870 --> 51, 5016 --> 584, 56 --> 0, 2915 --> 293, 432 --> 69, 7367 --> 845, 2288 --> 198, 765 --> 39, 500 --> 32, 588 --> 36, 45 --> 42, 438 --> 332, 0 --> 0, 225 --> 175, 1 --> 1, 72 --> 67, 140 --> 133, 39 --> 28, 11 --> 11, 13 --> 13 )
[LOG] Average clause size reduction: 35.6481 --> 4.82651 (54.375 --> 3.1875, 56.3596 --> 6.5618, 28 --> 0, 53.9815 --> 5.42593, 48 --> 7.66667, 52.6214 --> 6.03571, 50.8444 --> 4.4, 47.8125 --> 2.4375, 45.4545 --> 2.90909, 45.2308 --> 2.76923, 3.21429 --> 3, 6.08333 --> 4.61111, 0 --> 0, 5.11364 --> 3.97727, 1 --> 1, 3.42857 --> 3.19048, 4 --> 3.8, 2.6 --> 1.86667, 1.83333 --> 1.83333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 282.905 sec CPU time.
[LOG] Overall execution time: 108 sec real time.
[DBG] Resident set: 168972 kB.
[DBG] Virtual Memory: 279816 kB.
[DBG] Max memory usage: 232040 kB.
Synthesis time: 108.06 sec (Real time) / 280.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.20 sec (Real time) / 3.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 677 18 30 1 621
=====================  load_2c_comp_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.09231 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4351/0 sec (0.158489/0 sec, 0.136641/0 sec, 0.086344/0 sec, 0.053626/0 sec )
[LOG] Nr of iterations: 34 (16, 4, 11, 3 )
[LOG] Total clause computation time: 0.138036/0 sec (0.049122/0.049122 sec, 0.059376/0.059376 sec, 0.019999/0.019999 sec, 0.009539/0.009539 sec )
[LOG] Total clause minimization time: 0.219854/0 sec (0.075955/0.075955 sec, 0.047972/0.047972 sec, 0.057574/0.057574 sec, 0.038353/0.038353 sec )
[LOG] Total clause size reduction: 7700 --> 39 (6705 --> 22, 978 --> 3, 14 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 226.471 --> 1.14706 (419.062 --> 1.375, 244.5 --> 0.75, 1.27273 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.03846/1 sec (0.61207/1 sec, 0.426388/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.058915/0 sec (0.039504/0.039504 sec, 0.019411/0.019411 sec )
[LOG] Total clause minimization time: 0.944378/1 sec (0.549169/0.549169 sec, 0.395209/0.395209 sec )
[LOG] Total clause size reduction: 495 --> 5 (198 --> 2, 297 --> 3 )
[LOG] Average clause size reduction: 70.7143 --> 0.714286 (66 --> 0.666667, 74.25 --> 0.75 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.190975/0 sec (0.182187/0 sec, 0.008788/0 sec )
[LOG] Nr of iterations: 18 (9, 4, 2, 3 )
[LOG] Total clause computation time: 0.141396/0 sec (0.086183/0.086183 sec, 0.004045/0.004045 sec, 0.049167/0.049167 sec, 0.002001/0.002001 sec )
[LOG] Total clause minimization time: 0.14471/0 sec (0.095162/0.095162 sec, 0.004462/0.004462 sec, 0.042193/0.042193 sec, 0.002893/0.002893 sec )
[LOG] Total clause size reduction: 1114 --> 23 (808 --> 15, 300 --> 3, 3 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 61.8889 --> 1.27778 (89.7778 --> 1.66667, 75 --> 0.75, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.09764 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 17372 kB.
[DBG] Virtual Memory: 174084 kB.
[DBG] Max memory usage: 18536 kB.
Synthesis time: 1.12 sec (Real time) / 1.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.47824 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.16039/1 sec (0.419418/0 sec, 0.423913/0 sec, 0.280302/0 sec, 0.421729/1 sec, 0.3413/0 sec, 0.273732/0 sec )
[LOG] Nr of iterations: 78 (16, 10, 15, 14, 9, 14 )
[LOG] Total clause computation time: 0.73416/0 sec (0.14434/0.14434 sec, 0.166882/0.166882 sec, 0.104411/0.104411 sec, 0.118362/0.118362 sec, 0.119941/0.119941 sec, 0.080224/0.080224 sec )
[LOG] Total clause minimization time: 1.19514/1 sec (0.184325/0.184325 sec, 0.199799/0.199799 sec, 0.14338/0.14338 sec, 0.280255/0.280255 sec, 0.205639/0.205639 sec, 0.181738/0.181738 sec )
[LOG] Total clause size reduction: 22099 --> 115 (10920 --> 21, 5058 --> 15, 6062 --> 25, 19 --> 14, 15 --> 15, 25 --> 25 )
[LOG] Average clause size reduction: 283.321 --> 1.47436 (682.5 --> 1.3125, 505.8 --> 1.5, 404.133 --> 1.66667, 1.35714 --> 1, 1.66667 --> 1.66667, 1.78571 --> 1.78571 )
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.718385/0 sec (0.45895/0 sec, 0.071797/0 sec, 0.187638/0 sec )
[LOG] Nr of iterations: 63 (7, 9, 19, 2, 8, 18 )
[LOG] Total clause computation time: 0.494203/0 sec (0.218397/0.218397 sec, 0.027047/0.027047 sec, 0.063623/0.063623 sec, 0.093255/0.093255 sec, 0.042793/0.042793 sec, 0.049088/0.049088 sec )
[LOG] Total clause minimization time: 1.16974/1 sec (0.238736/0.238736 sec, 0.04287/0.04287 sec, 0.120192/0.120192 sec, 0.16006/0.16006 sec, 0.085134/0.085134 sec, 0.522751/0.522751 sec )
[LOG] Total clause size reduction: 4709 --> 105 (882 --> 11, 1168 --> 13, 2610 --> 33, 3 --> 2, 13 --> 13, 33 --> 33 )
[LOG] Average clause size reduction: 74.746 --> 1.66667 (126 --> 1.57143, 129.778 --> 1.44444, 137.368 --> 1.73684, 1.5 --> 1, 1.625 --> 1.625, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 5.49036 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 34160 kB.
[DBG] Virtual Memory: 177852 kB.
[DBG] Max memory usage: 42000 kB.
Synthesis time: 4.06 sec (Real time) / 5.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2090 4 140 1 1943
=====================  load_full_2_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.91217 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.01209/0 sec (0.388131/0 sec, 0.259484/0 sec, 0.213746/0 sec, 0.150733/0 sec )
[LOG] Nr of iterations: 51 (23, 8, 13, 7 )
[LOG] Total clause computation time: 0.39825/0 sec (0.12238/0.12238 sec, 0.133908/0.133908 sec, 0.077182/0.077182 sec, 0.06478/0.06478 sec )
[LOG] Total clause minimization time: 0.480789/0 sec (0.198334/0.198334 sec, 0.082388/0.082388 sec, 0.122323/0.122323 sec, 0.077744/0.077744 sec )
[LOG] Total clause size reduction: 15246 --> 86 (12056 --> 46, 3157 --> 9, 24 --> 22, 9 --> 9 )
[LOG] Average clause size reduction: 298.941 --> 1.68627 (524.174 --> 2, 394.625 --> 1.125, 1.84615 --> 1.69231, 1.28571 --> 1.28571 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.497145/0 sec (0.421068/0 sec, 0.076077/0 sec )
[LOG] Nr of iterations: 40 (15, 8, 10, 7 )
[LOG] Total clause computation time: 0.297938/0 sec (0.155953/0.155953 sec, 0.03502/0.03502 sec, 0.076213/0.076213 sec, 0.030752/0.030752 sec )
[LOG] Total clause minimization time: 0.480356/0 sec (0.262498/0.262498 sec, 0.039705/0.039705 sec, 0.140523/0.140523 sec, 0.03763/0.03763 sec )
[LOG] Total clause size reduction: 3327 --> 87 (2198 --> 42, 1092 --> 12, 25 --> 21, 12 --> 12 )
[LOG] Average clause size reduction: 83.175 --> 2.175 (146.533 --> 2.8, 136.5 --> 1.5, 2.5 --> 2.1, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 3.9215 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 26928 kB.
[DBG] Virtual Memory: 176872 kB.
[DBG] Max memory usage: 29820 kB.
Synthesis time: 3.71 sec (Real time) / 4.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1677 3 152 1 1521
=====================  load_full_3_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 9.79766 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.21897/2 sec (0.775246/0 sec, 0.84805/1 sec, 0.71507/0 sec, 0.576339/0 sec, 0.660201/1 sec, 0.644061/0 sec )
[LOG] Nr of iterations: 74 (20, 12, 10, 14, 9, 9 )
[LOG] Total clause computation time: 1.49085/0 sec (0.253562/0.253562 sec, 0.353571/0.353571 sec, 0.305887/0.305887 sec, 0.163998/0.163998 sec, 0.228259/0.228259 sec, 0.185571/0.185571 sec )
[LOG] Total clause minimization time: 2.30595/2 sec (0.378667/0.378667 sec, 0.377052/0.377052 sec, 0.326666/0.326666 sec, 0.383733/0.383733 sec, 0.406146/0.406146 sec, 0.433684/0.433684 sec )
[LOG] Total clause size reduction: 38100 --> 133 (20634 --> 41, 10065 --> 23, 7344 --> 18, 24 --> 18, 15 --> 15, 18 --> 18 )
[LOG] Average clause size reduction: 514.865 --> 1.7973 (1031.7 --> 2.05, 838.75 --> 1.91667, 734.4 --> 1.8, 1.71429 --> 1.28571, 1.66667 --> 1.66667, 2 --> 2 )
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.52918/1 sec (0.920512/0 sec, 0.302872/1 sec, 0.305792/0 sec )
[LOG] Nr of iterations: 55 (10, 12, 11, 5, 7, 10 )
[LOG] Total clause computation time: 0.870422/0 sec (0.368899/0.368899 sec, 0.110582/0.110582 sec, 0.124437/0.124437 sec, 0.155295/0.155295 sec, 0.047352/0.047352 sec, 0.063857/0.063857 sec )
[LOG] Total clause minimization time: 5.11736/3 sec (0.545657/0.545657 sec, 0.187065/0.187065 sec, 0.175909/0.175909 sec, 4.05405/4.05405 sec, 0.088725/0.088725 sec, 0.065947/0.065947 sec )
[LOG] Total clause size reduction: 9100 --> 103 (2727 --> 27, 3322 --> 20, 3010 --> 18, 13 --> 10, 10 --> 10, 18 --> 18 )
[LOG] Average clause size reduction: 165.455 --> 1.87273 (272.7 --> 2.7, 276.833 --> 1.66667, 273.636 --> 1.63636, 2.6 --> 2, 1.42857 --> 1.42857, 1.8 --> 1.8 )
[LOG] Overall execution time: 9.81712 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 58444 kB.
[DBG] Virtual Memory: 188116 kB.
[DBG] Max memory usage: 69076 kB.
Synthesis time: 6.06 sec (Real time) / 9.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.65 sec (Real time) / 1.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.31 sec (Real time) / 1.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3487 4 296 1 3184
=====================  ltl2dba_01_1_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.223908 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089852/0 sec (0.05782/0 sec, 0.032032/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.02247/0 sec (0.010453/0.010453 sec, 0.012017/0.012017 sec )
[LOG] Total clause minimization time: 0.055953/0 sec (0.037293/0.037293 sec, 0.01866/0.01866 sec )
[LOG] Total clause size reduction: 502 --> 4 (500 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 100.4 --> 0.8 (166.667 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131714/0 sec (0.131714/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.009797/0 sec (0.009797/0.009797 sec )
[LOG] Total clause minimization time: 0.11307/0 sec (0.11307/0.11307 sec )
[LOG] Total clause size reduction: 108 --> 8 (108 --> 8 )
[LOG] Average clause size reduction: 36 --> 2.66667 (36 --> 2.66667 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085726/0 sec (0.085726/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.053854/0 sec (0.038579/0.038579 sec, 0.015275/0.015275 sec )
[LOG] Total clause minimization time: 0.064904/0 sec (0.04686/0.04686 sec, 0.018044/0.018044 sec )
[LOG] Total clause size reduction: 226 --> 12 (220 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 25.1111 --> 1.33333 (44 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.22656 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 9344 kB.
[DBG] Virtual Memory: 170860 kB.
[DBG] Max memory usage: 9600 kB.
Synthesis time: 0.64 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.557083 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167151/0 sec (0.08986/0 sec, 0.077291/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.04387/0 sec (0.016716/0.016716 sec, 0.027154/0.027154 sec )
[LOG] Total clause minimization time: 0.105195/0 sec (0.058757/0.058757 sec, 0.046438/0.046438 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.508311/0 sec (0.508311/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.033011/0 sec (0.033011/0.033011 sec )
[LOG] Total clause minimization time: 0.462561/0 sec (0.462561/0.462561 sec )
[LOG] Total clause size reduction: 213 --> 13 (213 --> 13 )
[LOG] Average clause size reduction: 53.25 --> 3.25 (53.25 --> 3.25 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.141657/0 sec (0.141657/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.131627/0 sec (0.078068/0.078068 sec, 0.053559/0.053559 sec )
[LOG] Total clause minimization time: 0.120215/0 sec (0.063264/0.063264 sec, 0.056951/0.056951 sec )
[LOG] Total clause size reduction: 294 --> 12 (288 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 32.6667 --> 1.33333 (57.6 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.560745 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 12140 kB.
[DBG] Virtual Memory: 171676 kB.
[DBG] Max memory usage: 13468 kB.
Synthesis time: 0.70 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 106.836 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 86.013/29 sec (1.47869/1 sec, 84.5343/28 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 2.34875/0 sec (0.480621/0.480621 sec, 1.86813/1.86813 sec )
[LOG] Total clause minimization time: 83.2846/28 sec (0.69599/0.69599 sec, 82.5886/82.5886 sec )
[LOG] Total clause size reduction: 24200 --> 20 (24190 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 1152.38 --> 0.952381 (2199.09 --> 0.909091, 1 --> 1 )
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.17323/1 sec (4.17323/1 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 5.27078/1 sec (2.0294/2.0294 sec, 3.24138/3.24138 sec )
[LOG] Total clause minimization time: 90.2863/32 sec (2.12337/2.12337 sec, 88.163/88.163 sec )
[LOG] Total clause size reduction: 5164 --> 52 (5138 --> 26, 26 --> 26 )
[LOG] Average clause size reduction: 178.069 --> 1.7931 (342.533 --> 1.73333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 106.877 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
[DBG] Resident set: 543180 kB.
[DBG] Virtual Memory: 667084 kB.
[DBG] Max memory usage: 954624 kB.
Synthesis time: 44.44 sec (Real time) / 104.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.96 sec (Real time) / 3.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4537 3 363 1 4170
=====================  ltl2dba_02_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 134.633 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 100.062/50 sec (3.69642/2 sec, 96.3652/48 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 6.96153/3 sec (1.2315/1.2315 sec, 5.73003/5.73003 sec )
[LOG] Total clause minimization time: 92.7328/47 sec (2.20522/2.20522 sec, 90.5276/90.5276 sec )
[LOG] Total clause size reduction: 38112 --> 24 (38100 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 1524.48 --> 0.96 (2930.77 --> 0.923077, 1 --> 1 )
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.4207/9 sec (17.4207/9 sec )
[LOG] Nr of iterations: 28 (16, 12 )
[LOG] Total clause computation time: 17.1781/8 sec (12.269/12.269 sec, 4.90908/4.90908 sec )
[LOG] Total clause minimization time: 99.5596/59 sec (5.12487/5.12487 sec, 94.4348/94.4348 sec )
[LOG] Total clause size reduction: 7344 --> 52 (7320 --> 28, 24 --> 24 )
[LOG] Average clause size reduction: 262.286 --> 1.85714 (457.5 --> 1.75, 2 --> 2 )
[LOG] Overall execution time: 134.676 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
[DBG] Resident set: 59320 kB.
[DBG] Virtual Memory: 193472 kB.
[DBG] Max memory usage: 132064 kB.
Synthesis time: 84.68 sec (Real time) / 128.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.63 sec (Real time) / 1.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.79 sec (Real time) / 16.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5988 3 484 1 5500
=====================  ltl2dba_03_1_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.919281 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.171356/0 sec (0.059587/0 sec, 0.111769/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.056505/0 sec (0.009498/0.009498 sec, 0.047007/0.047007 sec )
[LOG] Total clause minimization time: 0.094557/0 sec (0.035066/0.035066 sec, 0.059491/0.059491 sec )
[LOG] Total clause size reduction: 1584 --> 8 (1580 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 176 --> 0.888889 (316 --> 0.8, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.883211/1 sec (0.883211/1 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.063094/0 sec (0.063094/0.063094 sec )
[LOG] Total clause minimization time: 0.808811/1 sec (0.808811/0.808811 sec )
[LOG] Total clause size reduction: 630 --> 25 (630 --> 25 )
[LOG] Average clause size reduction: 78.75 --> 3.125 (78.75 --> 3.125 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.099477/0 sec (0.099477/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.111388/0 sec (0.053323/0.053323 sec, 0.058065/0.058065 sec )
[LOG] Total clause minimization time: 0.104523/0 sec (0.045899/0.045899 sec, 0.058624/0.058624 sec )
[LOG] Total clause size reduction: 370 --> 12 (364 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 41.1111 --> 1.33333 (72.8 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.922251 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 12012 kB.
[DBG] Virtual Memory: 171740 kB.
[DBG] Max memory usage: 13128 kB.
Synthesis time: 1.07 sec (Real time) / 1.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.48714 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.341224/1 sec (0.137414/1 sec, 0.20381/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.158976/0 sec (0.057583/0.057583 sec, 0.101393/0.101393 sec )
[LOG] Total clause minimization time: 0.141839/1 sec (0.046626/0.046626 sec, 0.095213/0.095213 sec )
[LOG] Total clause size reduction: 2625 --> 10 (2620 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 238.636 --> 0.909091 (436.667 --> 0.833333, 1 --> 1 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.197177/1 sec (0.197177/1 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.210775/1 sec (0.11344/0.11344 sec, 0.097335/0.097335 sec )
[LOG] Total clause minimization time: 0.217434/0 sec (0.083217/0.083217 sec, 0.134217/0.134217 sec )
[LOG] Total clause size reduction: 607 --> 14 (600 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 55.1818 --> 1.27273 (100 --> 1.16667, 1.4 --> 1.4 )
[LOG] Overall execution time: 3.49232 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 18668 kB.
[DBG] Virtual Memory: 172824 kB.
[DBG] Max memory usage: 21232 kB.
Synthesis time: 3.27 sec (Real time) / 3.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 754 3 116 1 634
=====================  ltl2dba_04_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.417681 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.126241/0 sec (0.090341/0 sec, 0.0359/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.058022/0 sec (0.041932/0.041932 sec, 0.01609/0.01609 sec )
[LOG] Total clause minimization time: 0.04594/0 sec (0.029423/0.029423 sec, 0.016517/0.016517 sec )
[LOG] Total clause size reduction: 1292 --> 8 (1288 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 143.556 --> 0.888889 (257.6 --> 0.8, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.301736/0 sec (0.301736/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.033199/0 sec (0.033199/0.033199 sec )
[LOG] Total clause minimization time: 0.250406/0 sec (0.250406/0.250406 sec )
[LOG] Total clause size reduction: 189 --> 9 (189 --> 9 )
[LOG] Average clause size reduction: 47.25 --> 2.25 (47.25 --> 2.25 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.148949/0 sec (0.148949/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.110996/0 sec (0.089825/0.089825 sec, 0.021171/0.021171 sec )
[LOG] Total clause minimization time: 0.07703/0 sec (0.058866/0.058866 sec, 0.018164/0.018164 sec )
[LOG] Total clause size reduction: 262 --> 12 (256 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 29.1111 --> 1.33333 (51.2 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.420516 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 10564 kB.
[DBG] Virtual Memory: 171204 kB.
[DBG] Max memory usage: 11336 kB.
Synthesis time: 0.69 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 450 3 60 1 386
=====================  ltl2dba_05_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.85393 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.458335/0 sec (0.152287/0 sec, 0.306048/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.25433/0 sec (0.071001/0.071001 sec, 0.183329/0.183329 sec )
[LOG] Total clause minimization time: 0.170534/0 sec (0.054003/0.054003 sec, 0.116531/0.116531 sec )
[LOG] Total clause size reduction: 2745 --> 10 (2740 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 249.545 --> 0.909091 (456.667 --> 0.833333, 1 --> 1 )
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.745/1 sec (1.745/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.263037/0 sec (0.263037/0.263037 sec )
[LOG] Total clause minimization time: 1.45583/1 sec (1.45583/1.45583 sec )
[LOG] Total clause size reduction: 184 --> 8 (184 --> 8 )
[LOG] Average clause size reduction: 61.3333 --> 2.66667 (61.3333 --> 2.66667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.271285/0 sec (0.271285/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.34662/0 sec (0.16742/0.16742 sec, 0.1792/0.1792 sec )
[LOG] Total clause minimization time: 0.248897/0 sec (0.103045/0.103045 sec, 0.145852/0.145852 sec )
[LOG] Total clause size reduction: 756 --> 24 (744 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 44.4706 --> 1.41176 (82.6667 --> 1.33333, 1.5 --> 1.5 )
[LOG] Overall execution time: 1.85939 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 20048 kB.
[DBG] Virtual Memory: 172664 kB.
[DBG] Max memory usage: 23260 kB.
Synthesis time: 1.62 sec (Real time) / 2.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 781 4 88 1 689
=====================  ltl2dba_06_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.61765 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.750385/0 sec (0.231247/0 sec, 0.519138/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.379812/0 sec (0.108289/0.108289 sec, 0.271523/0.271523 sec )
[LOG] Total clause minimization time: 0.312465/0 sec (0.076753/0.076753 sec, 0.235712/0.235712 sec )
[LOG] Total clause size reduction: 4312 --> 14 (4305 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 287.467 --> 0.933333 (538.125 --> 0.875, 1 --> 1 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.595598/0 sec (0.595598/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.531472/1 sec (0.347545/0.347545 sec, 0.183927/0.183927 sec )
[LOG] Total clause minimization time: 0.491482/0 sec (0.246426/0.246426 sec, 0.245056/0.245056 sec )
[LOG] Total clause size reduction: 940 --> 18 (931 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 62.6667 --> 1.2 (116.375 --> 1.125, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 4.62399 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 33020 kB.
[DBG] Virtual Memory: 174136 kB.
[DBG] Max memory usage: 36356 kB.
Synthesis time: 3.87 sec (Real time) / 4.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 863 4 128 1 730
=====================  ltl2dba_07_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 626.707 sec CPU time.
[LOG] Relation determinization time: 229 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 526.657/176 sec (4.16179/2 sec, 522.495/174 sec )
[LOG] Nr of iterations: 43 (22, 21 )
[LOG] Total clause computation time: 250.426/83 sec (2.65896/2.65896 sec, 247.767/247.767 sec )
[LOG] Total clause minimization time: 275.844/93 sec (1.20986/1.20986 sec, 274.634/274.634 sec )
[LOG] Total clause size reduction: 49560 --> 42 (49539 --> 21, 21 --> 21 )
[LOG] Average clause size reduction: 1152.56 --> 0.976744 (2251.77 --> 0.954545, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 135.494/46 sec (135.494/46 sec )
[LOG] Nr of iterations: 80 (42, 38 )
[LOG] Total clause computation time: 176.051/76 sec (3.38621/3.38621 sec, 172.664/172.664 sec )
[LOG] Total clause minimization time: 443.336/146 sec (132.048/132.048 sec, 311.289/311.289 sec )
[LOG] Total clause size reduction: 12878 --> 192 (12792 --> 106, 86 --> 86 )
[LOG] Average clause size reduction: 160.975 --> 2.4 (304.571 --> 2.52381, 2.26316 --> 2.26316 )
[LOG] Overall execution time: 626.756 sec CPU time.
[LOG] Overall execution time: 229 sec real time.
[DBG] Resident set: 991080 kB.
[DBG] Virtual Memory: 1.08592e+06 kB.
[DBG] Max memory usage: 1348276 kB.
Synthesis time: 229.48 sec (Real time) / 608.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.34 sec (Real time) / 2.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2844 7 304 1 2532
=====================  ltl2dba_08_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.58305 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.444216/1 sec (0.174425/1 sec, 0.269791/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.168875/0 sec (0.070568/0.070568 sec, 0.098307/0.098307 sec )
[LOG] Total clause minimization time: 0.229366/1 sec (0.066924/0.066924 sec, 0.162442/0.162442 sec )
[LOG] Total clause size reduction: 4008 --> 16 (4000 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 235.765 --> 0.941176 (444.444 --> 0.888889, 1 --> 1 )
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.247124/1 sec (0.247124/1 sec )
[LOG] Nr of iterations: 22 (12, 10 )
[LOG] Total clause computation time: 0.275155/1 sec (0.138084/0.138084 sec, 0.137071/0.137071 sec )
[LOG] Total clause minimization time: 0.238206/0 sec (0.108097/0.108097 sec, 0.130109/0.130109 sec )
[LOG] Total clause size reduction: 1274 --> 44 (1254 --> 24, 20 --> 20 )
[LOG] Average clause size reduction: 57.9091 --> 2 (104.5 --> 2, 2 --> 2 )
[LOG] Overall execution time: 3.58832 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 18464 kB.
[DBG] Virtual Memory: 173108 kB.
[DBG] Max memory usage: 20776 kB.
Synthesis time: 3.25 sec (Real time) / 3.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 816 5 108 1 702
=====================  ltl2dba_09_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.075826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039668/0 sec (0.033439/0 sec, 0.006229/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.011972/0 sec (0.010009/0.010009 sec, 0.001963/0.001963 sec )
[LOG] Total clause minimization time: 0.016366/0 sec (0.012889/0.012889 sec, 0.003477/0.003477 sec )
[LOG] Total clause size reduction: 334 --> 4 (332 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 66.8 --> 0.8 (110.667 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041165/0 sec (0.041165/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.004561/0 sec (0.004561/0.004561 sec )
[LOG] Total clause minimization time: 0.028654/0 sec (0.028654/0.028654 sec )
[LOG] Total clause size reduction: 47 --> 3 (47 --> 3 )
[LOG] Average clause size reduction: 23.5 --> 1.5 (23.5 --> 1.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036904/0 sec (0.036904/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.026321/0 sec (0.022318/0.022318 sec, 0.004003/0.004003 sec )
[LOG] Total clause minimization time: 0.018754/0 sec (0.014498/0.014498 sec, 0.004256/0.004256 sec )
[LOG] Total clause size reduction: 51 --> 6 (48 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 17 --> 2 (24 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.077912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7012 kB.
[DBG] Virtual Memory: 170116 kB.
[DBG] Max memory usage: 7040 kB.
Synthesis time: 0.55 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.174934 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067361/0 sec (0.033326/0 sec, 0.034035/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.033322/0 sec (0.011582/0.011582 sec, 0.02174/0.02174 sec )
[LOG] Total clause minimization time: 0.023935/0 sec (0.012885/0.012885 sec, 0.01105/0.01105 sec )
[LOG] Total clause size reduction: 472 --> 4 (470 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 94.4 --> 0.8 (156.667 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.078687/0 sec (0.078687/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.009755/0 sec (0.009755/0.009755 sec )
[LOG] Total clause minimization time: 0.061288/0 sec (0.061288/0.061288 sec )
[LOG] Total clause size reduction: 54 --> 3 (54 --> 3 )
[LOG] Average clause size reduction: 27 --> 1.5 (27 --> 1.5 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059752/0 sec (0.059752/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.050503/0 sec (0.038345/0.038345 sec, 0.012158/0.012158 sec )
[LOG] Total clause minimization time: 0.042517/0 sec (0.0213/0.0213 sec, 0.021217/0.021217 sec )
[LOG] Total clause size reduction: 172 --> 14 (165 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 24.5714 --> 2 (41.25 --> 1.75, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.176793 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8384 kB.
[DBG] Virtual Memory: 170612 kB.
[DBG] Max memory usage: 9000 kB.
Synthesis time: 0.61 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 343 2 52 1 289
=====================  ltl2dba_11_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.24323 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.757357/1 sec (0.318698/1 sec, 0.438659/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.302463/0 sec (0.116673/0.116673 sec, 0.18579/0.18579 sec )
[LOG] Total clause minimization time: 0.390168/1 sec (0.147209/0.147209 sec, 0.242959/0.242959 sec )
[LOG] Total clause size reduction: 4994 --> 20 (4984 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 293.765 --> 1.17647 (553.778 --> 1.11111, 1.25 --> 1.25 )
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.544481/1 sec (0.544481/1 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.48108/1 sec (0.307697/0.307697 sec, 0.173383/0.173383 sec )
[LOG] Total clause minimization time: 0.572265/0 sec (0.235115/0.235115 sec, 0.33715/0.33715 sec )
[LOG] Total clause size reduction: 1207 --> 34 (1190 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 57.4762 --> 1.61905 (108.182 --> 1.54545, 1.7 --> 1.7 )
[LOG] Overall execution time: 4.25126 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 36920 kB.
[DBG] Virtual Memory: 174768 kB.
[DBG] Max memory usage: 41032 kB.
Synthesis time: 3.54 sec (Real time) / 4.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.92047 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38058/0 sec (0.128854/0 sec, 0.251726/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.157092/0 sec (0.050259/0.050259 sec, 0.106833/0.106833 sec )
[LOG] Total clause minimization time: 0.190056/0 sec (0.051971/0.051971 sec, 0.138085/0.138085 sec )
[LOG] Total clause size reduction: 882 --> 6 (879 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 126 --> 0.857143 (219.75 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.83696/2 sec (1.83696/2 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.112374/0 sec (0.112374/0.112374 sec )
[LOG] Total clause minimization time: 1.69889/2 sec (1.69889/1.69889 sec )
[LOG] Total clause size reduction: 420 --> 37 (420 --> 37 )
[LOG] Average clause size reduction: 60 --> 5.28571 (60 --> 5.28571 )
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.191715/0 sec (0.191715/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.251985/0 sec (0.101772/0.101772 sec, 0.150213/0.150213 sec )
[LOG] Total clause minimization time: 0.263008/1 sec (0.089466/0.089466 sec, 0.173542/0.173542 sec )
[LOG] Total clause size reduction: 297 --> 26 (284 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 33 --> 2.88889 (56.8 --> 2.6, 3.25 --> 3.25 )
[LOG] Overall execution time: 1.92505 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 17040 kB.
[DBG] Virtual Memory: 171988 kB.
[DBG] Max memory usage: 18452 kB.
Synthesis time: 1.84 sec (Real time) / 2.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 531 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.19135 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.41551/0 sec (0.162464/0 sec, 0.253046/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.189024/0 sec (0.073051/0.073051 sec, 0.115973/0.115973 sec )
[LOG] Total clause minimization time: 0.181467/0 sec (0.053004/0.053004 sec, 0.128463/0.128463 sec )
[LOG] Total clause size reduction: 1929 --> 6 (1926 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 275.571 --> 0.857143 (481.5 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.09648/1 sec (1.09648/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.062443/0 sec (0.062443/0.062443 sec )
[LOG] Total clause minimization time: 1.00001/1 sec (1.00001/1.00001 sec )
[LOG] Total clause size reduction: 555 --> 8 (555 --> 8 )
[LOG] Average clause size reduction: 92.5 --> 1.33333 (92.5 --> 1.33333 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.225714/0 sec (0.225714/0 sec )
[LOG] Nr of iterations: 28 (15, 13 )
[LOG] Total clause computation time: 0.257725/0 sec (0.124894/0.124894 sec, 0.132831/0.132831 sec )
[LOG] Total clause minimization time: 0.234987/0 sec (0.099759/0.099759 sec, 0.135228/0.135228 sec )
[LOG] Total clause size reduction: 1587 --> 40 (1568 --> 21, 19 --> 19 )
[LOG] Average clause size reduction: 56.6786 --> 1.42857 (104.533 --> 1.4, 1.46154 --> 1.46154 )
[LOG] Overall execution time: 1.1967 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 15568 kB.
[DBG] Virtual Memory: 173304 kB.
[DBG] Max memory usage: 17928 kB.
Synthesis time: 1.18 sec (Real time) / 1.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 919 3 108 1 807
=====================  ltl2dba_14_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.443139 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.126691/0 sec (0.045414/0 sec, 0.081277/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.059268/0 sec (0.016734/0.016734 sec, 0.042534/0.042534 sec )
[LOG] Total clause minimization time: 0.05162/0 sec (0.016082/0.016082 sec, 0.035538/0.035538 sec )
[LOG] Total clause size reduction: 1220 --> 8 (1216 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 135.556 --> 0.888889 (243.2 --> 0.8, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.303386/0 sec (0.303386/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.050386/0 sec (0.050386/0.050386 sec )
[LOG] Total clause minimization time: 0.242864/0 sec (0.242864/0.242864 sec )
[LOG] Total clause size reduction: 189 --> 7 (189 --> 7 )
[LOG] Average clause size reduction: 47.25 --> 1.75 (47.25 --> 1.75 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116886/0 sec (0.116886/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.074965/0 sec (0.052606/0.052606 sec, 0.022359/0.022359 sec )
[LOG] Total clause minimization time: 0.104292/0 sec (0.063907/0.063907 sec, 0.040385/0.040385 sec )
[LOG] Total clause size reduction: 394 --> 20 (384 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 30.3077 --> 1.53846 (54.8571 --> 1.42857, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.445713 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 10960 kB.
[DBG] Virtual Memory: 171368 kB.
[DBG] Max memory usage: 11452 kB.
Synthesis time: 0.70 sec (Real time) / 0.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.43093 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28725/0 sec (0.154767/0 sec, 0.132483/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.122652/0 sec (0.066993/0.066993 sec, 0.055659/0.055659 sec )
[LOG] Total clause minimization time: 0.127401/0 sec (0.056558/0.056558 sec, 0.070843/0.070843 sec )
[LOG] Total clause size reduction: 1779 --> 6 (1776 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 254.143 --> 0.857143 (444 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.34631/2 sec (2.34631/2 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.096652/0 sec (0.096652/0.096652 sec )
[LOG] Total clause minimization time: 2.22946/2 sec (2.22946/2.22946 sec )
[LOG] Total clause size reduction: 1176 --> 53 (1176 --> 53 )
[LOG] Average clause size reduction: 90.4615 --> 4.07692 (90.4615 --> 4.07692 )
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.230331/0 sec (0.230331/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.199406/0 sec (0.134444/0.134444 sec, 0.064962/0.064962 sec )
[LOG] Total clause minimization time: 0.166138/0 sec (0.095376/0.095376 sec, 0.070762/0.070762 sec )
[LOG] Total clause size reduction: 503 --> 19 (495 --> 11, 8 --> 8 )
[LOG] Average clause size reduction: 50.3 --> 1.9 (82.5 --> 1.83333, 2 --> 2 )
[LOG] Overall execution time: 2.43637 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 16212 kB.
[DBG] Virtual Memory: 173196 kB.
[DBG] Max memory usage: 18824 kB.
Synthesis time: 2.45 sec (Real time) / 2.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.74063 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.73602/1 sec (0.391588/0 sec, 1.34443/1 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.886331/0 sec (0.168287/0.168287 sec, 0.718044/0.718044 sec )
[LOG] Total clause minimization time: 0.754496/1 sec (0.152589/0.152589 sec, 0.601907/0.601907 sec )
[LOG] Total clause size reduction: 14157 --> 26 (14144 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 524.333 --> 0.962963 (1010.29 --> 0.928571, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.802736/0 sec (0.802736/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 1.08684/0 sec (0.433751/0.433751 sec, 0.65309/0.65309 sec )
[LOG] Total clause minimization time: 1.02676/0 sec (0.36516/0.36516 sec, 0.661603/0.661603 sec )
[LOG] Total clause size reduction: 1544 --> 32 (1528 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 90.8235 --> 1.88235 (169.778 --> 1.77778, 2 --> 2 )
[LOG] Overall execution time: 5.75398 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
[DBG] Resident set: 93628 kB.
[DBG] Virtual Memory: 243640 kB.
[DBG] Max memory usage: 101920 kB.
Synthesis time: 4.37 sec (Real time) / 5.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.75646 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.430061/0 sec (0.18761/0 sec, 0.242451/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.195415/0 sec (0.072895/0.072895 sec, 0.12252/0.12252 sec )
[LOG] Total clause minimization time: 0.181873/0 sec (0.069033/0.069033 sec, 0.11284/0.11284 sec )
[LOG] Total clause size reduction: 2073 --> 6 (2070 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 296.143 --> 0.857143 (517.5 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.290686/0 sec (0.290686/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.266124/0 sec (0.165612/0.165612 sec, 0.100512/0.100512 sec )
[LOG] Total clause minimization time: 0.273656/0 sec (0.124509/0.124509 sec, 0.149147/0.149147 sec )
[LOG] Total clause size reduction: 440 --> 16 (432 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 48.8889 --> 1.77778 (86.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 3.76327 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 21400 kB.
[DBG] Virtual Memory: 173824 kB.
[DBG] Max memory usage: 24276 kB.
Synthesis time: 3.50 sec (Real time) / 4.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.654739 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.179058/0 sec (0.179058/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.063449/0 sec (0.063449/0.063449 sec )
[LOG] Total clause minimization time: 0.072084/0 sec (0.072084/0.072084 sec )
[LOG] Total clause size reduction: 1030 --> 2 (1030 --> 2 )
[LOG] Average clause size reduction: 343.333 --> 0.666667 (343.333 --> 0.666667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.25193/0 sec (0.25193/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.140967/0 sec (0.140967/0.140967 sec )
[LOG] Total clause minimization time: 0.110684/0 sec (0.110684/0.110684 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 0.660417 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 29444 kB.
[DBG] Virtual Memory: 171008 kB.
[DBG] Max memory usage: 34880 kB.
Synthesis time: 0.53 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.0937 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.39828/0 sec (0.186649/0 sec, 0.211631/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.165487/0 sec (0.073697/0.073697 sec, 0.09179/0.09179 sec )
[LOG] Total clause minimization time: 0.190555/0 sec (0.078758/0.078758 sec, 0.111797/0.111797 sec )
[LOG] Total clause size reduction: 1582 --> 4 (1580 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 316.4 --> 0.8 (526.667 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.320868/0 sec (0.320868/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.306248/1 sec (0.184375/0.184375 sec, 0.121873/0.121873 sec )
[LOG] Total clause minimization time: 0.253718/0 sec (0.135743/0.135743 sec, 0.117975/0.117975 sec )
[LOG] Total clause size reduction: 460 --> 16 (452 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 51.1111 --> 1.77778 (90.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 4.10093 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 24128 kB.
[DBG] Virtual Memory: 174536 kB.
[DBG] Max memory usage: 27552 kB.
Synthesis time: 3.79 sec (Real time) / 4.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.33584 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.38505/1 sec (0.204307/0 sec, 0.4526/1 sec, 0.216328/0 sec, 0.227118/0 sec, 0.146732/0 sec, 0.13797/0 sec )
[LOG] Nr of iterations: 52 (10, 16, 7, 4, 9, 6 )
[LOG] Total clause computation time: 0.460422/0 sec (0.058401/0.058401 sec, 0.170072/0.170072 sec, 0.088002/0.088002 sec, 0.047718/0.047718 sec, 0.045177/0.045177 sec, 0.051052/0.051052 sec )
[LOG] Total clause minimization time: 0.7747/1 sec (0.09921/0.09921 sec, 0.244291/0.244291 sec, 0.094101/0.094101 sec, 0.16545/0.16545 sec, 0.091683/0.091683 sec, 0.079965/0.079965 sec )
[LOG] Total clause size reduction: 18844 --> 93 (6714 --> 16, 9030 --> 40, 3066 --> 8, 5 --> 4, 21 --> 17, 8 --> 8 )
[LOG] Average clause size reduction: 362.385 --> 1.78846 (671.4 --> 1.6, 564.375 --> 2.5, 438 --> 1.14286, 1.25 --> 1, 2.33333 --> 1.88889, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.642363/1 sec (0.362142/0 sec, 0.236374/1 sec, 0.043847/0 sec )
[LOG] Nr of iterations: 52 (7, 17, 7, 6, 9, 6 )
[LOG] Total clause computation time: 0.389604/1 sec (0.123693/0.123693 sec, 0.114818/0.114818 sec, 0.015175/0.015175 sec, 0.079223/0.079223 sec, 0.038365/0.038365 sec, 0.01833/0.01833 sec )
[LOG] Total clause minimization time: 0.53567/0 sec (0.236952/0.236952 sec, 0.118303/0.118303 sec, 0.027551/0.027551 sec, 0.091107/0.091107 sec, 0.043854/0.043854 sec, 0.017903/0.017903 sec )
[LOG] Total clause size reduction: 4950 --> 107 (1056 --> 20, 2800 --> 41, 1044 --> 10, 20 --> 8, 20 --> 18, 10 --> 10 )
[LOG] Average clause size reduction: 95.1923 --> 2.05769 (150.857 --> 2.85714, 164.706 --> 2.41176, 149.143 --> 1.42857, 3.33333 --> 1.33333, 2.22222 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 4.3429 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 29244 kB.
[DBG] Virtual Memory: 175356 kB.
[DBG] Max memory usage: 35276 kB.
Synthesis time: 3.54 sec (Real time) / 4.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1309 1 172 1 1134
=====================  ltl2dpa_02_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.795646 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.291045/0 sec (0.06895/0 sec, 0.101705/0 sec, 0.060916/0 sec, 0.059474/0 sec )
[LOG] Nr of iterations: 16 (8, 3, 3, 2 )
[LOG] Total clause computation time: 0.130018/0 sec (0.0246/0.0246 sec, 0.049912/0.049912 sec, 0.030093/0.030093 sec, 0.025413/0.025413 sec )
[LOG] Total clause minimization time: 0.13086/0 sec (0.029414/0.029414 sec, 0.041756/0.041756 sec, 0.027803/0.027803 sec, 0.031887/0.031887 sec )
[LOG] Total clause size reduction: 2344 --> 20 (1820 --> 13, 518 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 146.5 --> 1.25 (227.5 --> 1.625, 172.667 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.765932/1 sec (0.560223/0 sec, 0.205709/1 sec )
[LOG] Nr of iterations: 11 (5, 6 )
[LOG] Total clause computation time: 0.046787/0 sec (0.034137/0.034137 sec, 0.01265/0.01265 sec )
[LOG] Total clause minimization time: 0.702836/1 sec (0.512035/0.512035 sec, 0.190801/0.190801 sec )
[LOG] Total clause size reduction: 558 --> 20 (248 --> 10, 310 --> 10 )
[LOG] Average clause size reduction: 50.7273 --> 1.81818 (49.6 --> 2, 51.6667 --> 1.66667 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.142447/0 sec (0.132797/0 sec, 0.00965/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.103397/0 sec (0.067845/0.067845 sec, 0.00532/0.00532 sec, 0.027355/0.027355 sec, 0.002877/0.002877 sec )
[LOG] Total clause minimization time: 0.095634/0 sec (0.064514/0.064514 sec, 0.004098/0.004098 sec, 0.025254/0.025254 sec, 0.001768/0.001768 sec )
[LOG] Total clause size reduction: 642 --> 21 (384 --> 12, 252 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 37.7647 --> 1.23529 (54.8571 --> 1.71429, 50.4 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.798327 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 10708 kB.
[DBG] Virtual Memory: 171052 kB.
[DBG] Max memory usage: 11316 kB.
Synthesis time: 0.93 sec (Real time) / 1.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 388 2 60 1 325
=====================  ltl2dpa_03_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1104.66 sec CPU time.
[LOG] Relation determinization time: 609 sec real time.
[LOG] Final circuit size: 263 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 643 AND gates.
[LOG] Size after ABC: 418 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1090.23/594 sec (4.91147/2 sec, 146.731/74 sec, 171.673/86 sec, 290.143/145 sec, 283.427/142 sec, 193.339/145 sec )
[LOG] Nr of iterations: 329 (11, 69, 93, 8, 65, 83 )
[LOG] Total clause computation time: 209.154/145 sec (0.912018/0.912018 sec, 5.79808/5.79808 sec, 15.7215/15.7215 sec, 96.8095/96.8095 sec, 9.18683/9.18683 sec, 80.7258/80.7258 sec )
[LOG] Total clause minimization time: 879.999/449 sec (3.81282/3.81282 sec, 140.695/140.695 sec, 155.663/155.663 sec, 193.237/193.237 sec, 274.103/274.103 sec, 112.488/112.488 sec )
[LOG] Total clause size reduction: 183216 --> 995 (13600 --> 20, 77520 --> 190, 91632 --> 339, 14 --> 12, 174 --> 158, 276 --> 276 )
[LOG] Average clause size reduction: 556.888 --> 3.02432 (1236.36 --> 1.81818, 1123.48 --> 2.75362, 985.29 --> 3.64516, 1.75 --> 1.5, 2.67692 --> 2.43077, 3.3253 --> 3.3253 )
[LOG] Final circuit size: 263 new AND gates.
[LOG] Size before ABC: 464 AND gates.
[LOG] Size after ABC: 263 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 587.657/294 sec (228.687/114 sec, 32.922/17 sec, 326.047/163 sec )
[LOG] Nr of iterations: 329 (21, 51, 102, 12, 48, 95 )
[LOG] Total clause computation time: 208.982/103 sec (8.04205/8.04205 sec, 22.8187/22.8187 sec, 15.1568/15.1568 sec, 137.449/137.449 sec, 10.4462/10.4462 sec, 15.0688/15.0688 sec )
[LOG] Total clause minimization time: 784.147/394 sec (220.609/220.609 sec, 10.0116/10.0116 sec, 310.702/310.702 sec, 178.155/178.155 sec, 46.3461/46.3461 sec, 18.324/18.324 sec )
[LOG] Total clause size reduction: 49120 --> 1010 (5720 --> 70, 14250 --> 142, 28684 --> 334, 29 --> 29, 134 --> 132, 303 --> 303 )
[LOG] Average clause size reduction: 149.301 --> 3.06991 (272.381 --> 3.33333, 279.412 --> 2.78431, 281.216 --> 3.27451, 2.41667 --> 2.41667, 2.79167 --> 2.75, 3.18947 --> 3.18947 )
[LOG] Overall execution time: 1104.73 sec CPU time.
[LOG] Overall execution time: 609 sec real time.
[DBG] Resident set: 112588 kB.
[DBG] Virtual Memory: 257252 kB.
[DBG] Max memory usage: 231852 kB.
Synthesis time: 608.85 sec (Real time) / 1050.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2475 3 280 1 2189
=====================  ltl2dpa_04_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.346482 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.194517/0 sec (0.039748/0 sec, 0.07104/0 sec, 0.027411/0 sec, 0.056318/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.082368/0 sec (0.009507/0.009507 sec, 0.038371/0.038371 sec, 0.006482/0.006482 sec, 0.028008/0.028008 sec )
[LOG] Total clause minimization time: 0.086611/0 sec (0.016308/0.016308 sec, 0.024899/0.024899 sec, 0.018862/0.018862 sec, 0.026542/0.026542 sec )
[LOG] Total clause size reduction: 1721 --> 21 (1032 --> 12, 684 --> 4, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 101.235 --> 1.23529 (147.429 --> 1.71429, 136.8 --> 0.8, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.304208/0 sec (0.151884/0 sec, 0.152324/0 sec )
[LOG] Nr of iterations: 11 (4, 7 )
[LOG] Total clause computation time: 0.030537/0 sec (0.016124/0.016124 sec, 0.014413/0.014413 sec )
[LOG] Total clause minimization time: 0.261204/0 sec (0.125679/0.125679 sec, 0.135525/0.135525 sec )
[LOG] Total clause size reduction: 450 --> 22 (150 --> 12, 300 --> 10 )
[LOG] Average clause size reduction: 40.9091 --> 2 (37.5 --> 3, 42.8571 --> 1.42857 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.087113/0 sec (0.081675/0 sec, 0.005438/0 sec )
[LOG] Nr of iterations: 18 (8, 5, 1, 4 )
[LOG] Total clause computation time: 0.047585/0 sec (0.034617/0.034617 sec, 0.002505/0.002505 sec, 0.009945/0.009945 sec, 0.000518/0.000518 sec )
[LOG] Total clause minimization time: 0.079432/0 sec (0.04657/0.04657 sec, 0.002717/0.002717 sec, 0.029539/0.029539 sec, 0.000606/0.000606 sec )
[LOG] Total clause size reduction: 574 --> 28 (364 --> 19, 204 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 31.8889 --> 1.55556 (45.5 --> 2.375, 40.8 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.348981 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8240 kB.
[DBG] Virtual Memory: 170460 kB.
[DBG] Max memory usage: 8624 kB.
Synthesis time: 0.60 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 292 2 48 1 241
=====================  ltl2dpa_05_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.109531 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.078513/0 sec (0.020453/0 sec, 0.05806/0 sec )
[LOG] Nr of iterations: 10 (7, 3, 0 )
[LOG] Total clause computation time: 0.045201/0 sec (0.006548/0.006548 sec, 0.038653/0.038653 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.022306/0 sec (0.007694/0.007694 sec, 0.014612/0.014612 sec, 0/0 sec )
[LOG] Total clause size reduction: 1502 --> 12 (1128 --> 10, 374 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 150.2 --> 1.2 (161.143 --> 1.42857, 124.667 --> 0.666667, 0 --> 0 )
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.095313/1 sec (0.042605/0 sec, 0.052708/1 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.011096/0 sec (0.006573/0.006573 sec, 0.004523/0.004523 sec )
[LOG] Total clause minimization time: 0.07483/1 sec (0.029747/0.029747 sec, 0.045083/0.045083 sec )
[LOG] Total clause size reduction: 162 --> 4 (54 --> 2, 108 --> 2 )
[LOG] Average clause size reduction: 32.4 --> 0.8 (27 --> 1, 36 --> 0.666667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.040904/0 sec (0.039098/0 sec, 0.001806/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.016549/0 sec (0.015845/0.015845 sec, 0.000704/0.000704 sec )
[LOG] Total clause minimization time: 0.023944/0 sec (0.022945/0.022945 sec, 0.000999/0.000999 sec )
[LOG] Total clause size reduction: 334 --> 14 (224 --> 12, 110 --> 2 )
[LOG] Average clause size reduction: 41.75 --> 1.75 (44.8 --> 2.4, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.111162 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7836 kB.
[DBG] Virtual Memory: 170292 kB.
[DBG] Max memory usage: 8032 kB.
Synthesis time: 0.22 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.285239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.128497/0 sec (0.024771/0 sec, 0.070998/0 sec, 0.01829/0 sec, 0.014438/0 sec )
[LOG] Nr of iterations: 19 (9, 4, 3, 3 )
[LOG] Total clause computation time: 0.034403/0 sec (0.007534/0.007534 sec, 0.018522/0.018522 sec, 0.004365/0.004365 sec, 0.003982/0.003982 sec )
[LOG] Total clause minimization time: 0.055989/0 sec (0.010696/0.010696 sec, 0.023356/0.023356 sec, 0.01219/0.01219 sec, 0.009747/0.009747 sec )
[LOG] Total clause size reduction: 1786 --> 24 (1296 --> 15, 483 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 94 --> 1.26316 (144 --> 1.66667, 120.75 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22166/0 sec (0.090112/0 sec, 0.131548/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.021205/0 sec (0.010089/0.010089 sec, 0.011116/0.011116 sec )
[LOG] Total clause minimization time: 0.189328/0 sec (0.073567/0.073567 sec, 0.115761/0.115761 sec )
[LOG] Total clause size reduction: 376 --> 17 (94 --> 5, 282 --> 12 )
[LOG] Average clause size reduction: 37.6 --> 1.7 (31.3333 --> 1.66667, 40.2857 --> 1.71429 )
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.078095/0 sec (0.07585/0 sec, 0.002245/0 sec )
[LOG] Nr of iterations: 13 (5, 3, 3, 2 )
[LOG] Total clause computation time: 0.050413/0 sec (0.035292/0.035292 sec, 0.001197/0.001197 sec, 0.012729/0.012729 sec, 0.001195/0.001195 sec )
[LOG] Total clause minimization time: 0.051601/0 sec (0.040167/0.040167 sec, 0.000987/0.000987 sec, 0.009329/0.009329 sec, 0.001118/0.001118 sec )
[LOG] Total clause size reduction: 299 --> 17 (196 --> 9, 96 --> 2, 5 --> 4, 2 --> 2 )
[LOG] Average clause size reduction: 23 --> 1.30769 (39.2 --> 1.8, 32 --> 0.666667, 1.66667 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.287037 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7620 kB.
[DBG] Virtual Memory: 170224 kB.
[DBG] Max memory usage: 7932 kB.
Synthesis time: 0.61 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.596178 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.278702/1 sec (0.041282/0 sec, 0.107885/1 sec, 0.064959/0 sec, 0.064576/0 sec )
[LOG] Nr of iterations: 16 (8, 3, 3, 2 )
[LOG] Total clause computation time: 0.101634/1 sec (0.008829/0.008829 sec, 0.045236/0.045236 sec, 0.01991/0.01991 sec, 0.027659/0.027659 sec )
[LOG] Total clause minimization time: 0.150067/0 sec (0.02196/0.02196 sec, 0.052488/0.052488 sec, 0.041015/0.041015 sec, 0.034604/0.034604 sec )
[LOG] Total clause size reduction: 2380 --> 19 (1848 --> 12, 526 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 148.75 --> 1.1875 (231 --> 1.5, 175.333 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.569166/1 sec (0.288908/1 sec, 0.280258/0 sec )
[LOG] Nr of iterations: 9 (4, 5 )
[LOG] Total clause computation time: 0.060317/0 sec (0.043203/0.043203 sec, 0.017114/0.017114 sec )
[LOG] Total clause minimization time: 0.498225/1 sec (0.237425/0.237425 sec, 0.2608/0.2608 sec )
[LOG] Total clause size reduction: 441 --> 16 (189 --> 10, 252 --> 6 )
[LOG] Average clause size reduction: 49 --> 1.77778 (47.25 --> 2.5, 50.4 --> 1.2 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.145204/1 sec (0.138746/1 sec, 0.006458/0 sec )
[LOG] Nr of iterations: 23 (11, 6, 1, 5 )
[LOG] Total clause computation time: 0.108822/0 sec (0.057474/0.057474 sec, 0.003115/0.003115 sec, 0.042729/0.042729 sec, 0.005504/0.005504 sec )
[LOG] Total clause minimization time: 0.114931/1 sec (0.080332/0.080332 sec, 0.003135/0.003135 sec, 0.02705/0.02705 sec, 0.004414/0.004414 sec )
[LOG] Total clause size reduction: 977 --> 59 (650 --> 48, 320 --> 5, 2 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 42.4783 --> 2.56522 (59.0909 --> 4.36364, 53.3333 --> 0.833333, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.598633 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9852 kB.
[DBG] Virtual Memory: 170960 kB.
[DBG] Max memory usage: 10508 kB.
Synthesis time: 0.67 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 395 3 60 1 331
=====================  ltl2dpa_08_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.77345 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.333061/1 sec (0.034162/0 sec, 0.130747/0 sec, 0.079552/1 sec, 0.0886/0 sec )
[LOG] Nr of iterations: 17 (7, 4, 3, 3 )
[LOG] Total clause computation time: 0.150924/1 sec (0.008466/0.008466 sec, 0.059826/0.059826 sec, 0.045499/0.045499 sec, 0.037133/0.037133 sec )
[LOG] Total clause minimization time: 0.150327/0 sec (0.014402/0.014402 sec, 0.058606/0.058606 sec, 0.030921/0.030921 sec, 0.046398/0.046398 sec )
[LOG] Total clause size reduction: 2498 --> 21 (1662 --> 10, 828 --> 4, 4 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 146.941 --> 1.23529 (237.429 --> 1.42857, 207 --> 1, 1.33333 --> 1, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.7366/2 sec (0.83294/1 sec, 0.903658/1 sec )
[LOG] Nr of iterations: 25 (8, 17 )
[LOG] Total clause computation time: 0.095663/0 sec (0.059477/0.059477 sec, 0.036186/0.036186 sec )
[LOG] Total clause minimization time: 1.62941/2 sec (0.764555/0.764555 sec, 0.864852/0.864852 sec )
[LOG] Total clause size reduction: 1610 --> 73 (490 --> 32, 1120 --> 41 )
[LOG] Average clause size reduction: 64.4 --> 2.92 (61.25 --> 4, 65.8824 --> 2.41176 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.151875/0 sec (0.136333/0 sec, 0.015542/0 sec )
[LOG] Nr of iterations: 24 (8, 8, 1, 7 )
[LOG] Total clause computation time: 0.124808/0 sec (0.055547/0.055547 sec, 0.009132/0.009132 sec, 0.049427/0.049427 sec, 0.010702/0.010702 sec )
[LOG] Total clause minimization time: 0.145544/1 sec (0.080167/0.080167 sec, 0.006056/0.006056 sec, 0.053424/0.053424 sec, 0.005897/0.005897 sec )
[LOG] Total clause size reduction: 1010 --> 37 (504 --> 22, 497 --> 7, 2 --> 1, 7 --> 7 )
[LOG] Average clause size reduction: 42.0833 --> 1.54167 (63 --> 2.75, 62.125 --> 0.875, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.77627 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 11480 kB.
[DBG] Virtual Memory: 171128 kB.
[DBG] Max memory usage: 12008 kB.
Synthesis time: 1.72 sec (Real time) / 2.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_09_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.732062 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.358412/0 sec (0.049345/0 sec, 0.116504/0 sec, 0.097701/0 sec, 0.094862/0 sec )
[LOG] Nr of iterations: 18 (6, 5, 3, 4 )
[LOG] Total clause computation time: 0.149201/0 sec (0.009036/0.009036 sec, 0.051454/0.051454 sec, 0.048327/0.048327 sec, 0.040384/0.040384 sec )
[LOG] Total clause minimization time: 0.180946/0 sec (0.029432/0.029432 sec, 0.053977/0.053977 sec, 0.04658/0.04658 sec, 0.050957/0.050957 sec )
[LOG] Total clause size reduction: 2398 --> 19 (1330 --> 8, 1060 --> 4, 4 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 133.222 --> 1.05556 (221.667 --> 1.33333, 212 --> 0.8, 1.33333 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.700557/1 sec (0.470098/0 sec, 0.230459/1 sec )
[LOG] Nr of iterations: 10 (5, 5 )
[LOG] Total clause computation time: 0.078385/0 sec (0.057082/0.057082 sec, 0.021303/0.021303 sec )
[LOG] Total clause minimization time: 0.606854/1 sec (0.404664/0.404664 sec, 0.20219/0.20219 sec )
[LOG] Total clause size reduction: 504 --> 19 (252 --> 11, 252 --> 8 )
[LOG] Average clause size reduction: 50.4 --> 1.9 (50.4 --> 2.2, 50.4 --> 1.6 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.173437/0 sec (0.166896/0 sec, 0.006541/0 sec )
[LOG] Nr of iterations: 24 (13, 4, 4, 3 )
[LOG] Total clause computation time: 0.140964/0 sec (0.077454/0.077454 sec, 0.004005/0.004005 sec, 0.054084/0.054084 sec, 0.005421/0.005421 sec )
[LOG] Total clause minimization time: 0.143141/0 sec (0.088105/0.088105 sec, 0.002318/0.002318 sec, 0.046777/0.046777 sec, 0.005941/0.005941 sec )
[LOG] Total clause size reduction: 984 --> 61 (780 --> 46, 192 --> 4, 8 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 41 --> 2.54167 (60 --> 3.53846, 48 --> 1, 2 --> 1.75, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.73522 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 10304 kB.
[DBG] Virtual Memory: 171048 kB.
[DBG] Max memory usage: 10940 kB.
Synthesis time: 0.71 sec (Real time) / 1.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 400 3 60 1 335
=====================  ltl2dpa_10_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.16545 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.10531/1 sec (0.31768/0 sec, 0.672903/1 sec, 0.278832/0 sec, 0.361656/0 sec, 0.258574/0 sec, 0.215669/0 sec )
[LOG] Nr of iterations: 55 (8, 21, 7, 1, 12, 6 )
[LOG] Total clause computation time: 0.703076/0 sec (0.097191/0.097191 sec, 0.266145/0.266145 sec, 0.106965/0.106965 sec, 0.06399/0.06399 sec, 0.093163/0.093163 sec, 0.075622/0.075622 sec )
[LOG] Total clause minimization time: 1.18525/1 sec (0.144131/0.144131 sec, 0.351074/0.351074 sec, 0.125101/0.125101 sec, 0.280964/0.280964 sec, 0.154388/0.154388 sec, 0.129597/0.129597 sec )
[LOG] Total clause size reduction: 29764 --> 105 (7441 --> 16, 17640 --> 51, 4650 --> 9, 1 --> 1, 23 --> 19, 9 --> 9 )
[LOG] Average clause size reduction: 541.164 --> 1.90909 (930.125 --> 2, 840 --> 2.42857, 664.286 --> 1.28571, 1 --> 1, 1.91667 --> 1.58333, 1.5 --> 1.5 )
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.957973/1 sec (0.53613/1 sec, 0.309016/0 sec, 0.112827/0 sec )
[LOG] Nr of iterations: 65 (10, 17, 8, 7, 16, 7 )
[LOG] Total clause computation time: 0.537598/0 sec (0.192437/0.192437 sec, 0.132153/0.132153 sec, 0.030479/0.030479 sec, 0.097455/0.097455 sec, 0.06108/0.06108 sec, 0.023994/0.023994 sec )
[LOG] Total clause minimization time: 0.889582/1 sec (0.341281/0.341281 sec, 0.17276/0.17276 sec, 0.080251/0.080251 sec, 0.16987/0.16987 sec, 0.086699/0.086699 sec, 0.038721/0.038721 sec )
[LOG] Total clause size reduction: 7749 --> 129 (2169 --> 22, 3840 --> 40, 1673 --> 11, 16 --> 14, 40 --> 31, 11 --> 11 )
[LOG] Average clause size reduction: 119.215 --> 1.98462 (216.9 --> 2.2, 225.882 --> 2.35294, 209.125 --> 1.375, 2.28571 --> 2, 2.5 --> 1.9375, 1.57143 --> 1.57143 )
[LOG] Overall execution time: 5.17608 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 39452 kB.
[DBG] Virtual Memory: 177392 kB.
[DBG] Max memory usage: 47436 kB.
Synthesis time: 3.81 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1761 2 236 1 1520
=====================  ltl2dpa_11_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.73746 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.337059/0 sec (0.077791/0 sec, 0.134585/0 sec, 0.057787/0 sec, 0.066896/0 sec )
[LOG] Nr of iterations: 45 (9, 20, 5, 11 )
[LOG] Total clause computation time: 0.127461/0 sec (0.02439/0.02439 sec, 0.052839/0.052839 sec, 0.024213/0.024213 sec, 0.026019/0.026019 sec )
[LOG] Total clause minimization time: 0.173963/0 sec (0.036691/0.036691 sec, 0.069567/0.069567 sec, 0.029707/0.029707 sec, 0.037998/0.037998 sec )
[LOG] Total clause size reduction: 7355 --> 95 (2176 --> 13, 5149 --> 53, 6 --> 5, 24 --> 24 )
[LOG] Average clause size reduction: 163.444 --> 2.11111 (241.778 --> 1.44444, 257.45 --> 2.65, 1.2 --> 1, 2.18182 --> 2.18182 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 86 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.69837/2 sec (0.723795/1 sec, 0.97458/1 sec )
[LOG] Nr of iterations: 31 (6, 25 )
[LOG] Total clause computation time: 0.081197/0 sec (0.039147/0.039147 sec, 0.04205/0.04205 sec )
[LOG] Total clause minimization time: 1.59875/2 sec (0.668926/0.668926 sec, 0.929821/0.929821 sec )
[LOG] Total clause size reduction: 2059 --> 86 (355 --> 20, 1704 --> 66 )
[LOG] Average clause size reduction: 66.4194 --> 2.77419 (59.1667 --> 3.33333, 68.16 --> 2.64 )
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.165408/0 sec (0.139037/0 sec, 0.026371/0 sec )
[LOG] Nr of iterations: 36 (16, 10, 1, 9 )
[LOG] Total clause computation time: 0.09475/0 sec (0.051568/0.051568 sec, 0.011349/0.011349 sec, 0.023333/0.023333 sec, 0.0085/0.0085 sec )
[LOG] Total clause minimization time: 0.133375/0 sec (0.086215/0.086215 sec, 0.014274/0.014274 sec, 0.02695/0.02695 sec, 0.005936/0.005936 sec )
[LOG] Total clause size reduction: 1762 --> 87 (1095 --> 52, 648 --> 17, 2 --> 1, 17 --> 17 )
[LOG] Average clause size reduction: 48.9444 --> 2.41667 (68.4375 --> 3.25, 64.8 --> 1.7, 2 --> 1, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 1.74048 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 11684 kB.
[DBG] Virtual Memory: 171040 kB.
[DBG] Max memory usage: 12384 kB.
Synthesis time: 1.78 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 420 3 68 1 348
=====================  ltl2dpa_12_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.2518 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.22089/1 sec (0.391532/0 sec, 1.04566/1 sec, 0.517412/0 sec, 0.960917/0 sec, 0.295307/0 sec, 0.38651/0 sec, 0.266263/0 sec, 0.357292/0 sec )
[LOG] Nr of iterations: 115 (16, 29, 14, 8, 8, 22, 11, 7 )
[LOG] Total clause computation time: 1.5412/1 sec (0.111098/0.111098 sec, 0.297374/0.297374 sec, 0.207964/0.207964 sec, 0.496492/0.496492 sec, 0.074959/0.074959 sec, 0.1269/0.1269 sec, 0.071853/0.071853 sec, 0.154558/0.154558 sec )
[LOG] Total clause minimization time: 2.42298/0 sec (0.201604/0.201604 sec, 0.692348/0.692348 sec, 0.276408/0.276408 sec, 0.41664/0.41664 sec, 0.209012/0.209012 sec, 0.249035/0.249035 sec, 0.184748/0.184748 sec, 0.193183/0.193183 sec )
[LOG] Total clause size reduction: 55607 --> 220 (16170 --> 28, 24024 --> 76, 9958 --> 23, 5355 --> 13, 12 --> 8, 56 --> 43, 19 --> 16, 13 --> 13 )
[LOG] Average clause size reduction: 483.539 --> 1.91304 (1010.62 --> 1.75, 828.414 --> 2.62069, 711.286 --> 1.64286, 669.375 --> 1.625, 1.5 --> 1, 2.54545 --> 1.95455, 1.72727 --> 1.45455, 1.85714 --> 1.85714 )
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.32615/1 sec (0.684094/1 sec, 0.277943/0 sec, 0.158785/0 sec, 0.205332/0 sec )
[LOG] Nr of iterations: 96 (20, 13, 12, 14, 2, 12, 11, 12 )
[LOG] Total clause computation time: 0.909537/0 sec (0.228802/0.228802 sec, 0.155326/0.155326 sec, 0.050166/0.050166 sec, 0.095219/0.095219 sec, 0.12615/0.12615 sec, 0.158109/0.158109 sec, 0.022821/0.022821 sec, 0.072944/0.072944 sec )
[LOG] Total clause minimization time: 1.30179/1 sec (0.450982/0.450982 sec, 0.11956/0.11956 sec, 0.106025/0.106025 sec, 0.107216/0.107216 sec, 0.375438/0.375438 sec, 0.060966/0.060966 sec, 0.02937/0.02937 sec, 0.05223/0.05223 sec )
[LOG] Total clause size reduction: 12872 --> 174 (4446 --> 37, 2796 --> 28, 2552 --> 21, 3003 --> 26, 3 --> 2, 28 --> 23, 21 --> 14, 23 --> 23 )
[LOG] Average clause size reduction: 134.083 --> 1.8125 (222.3 --> 1.85, 215.077 --> 2.15385, 212.667 --> 1.75, 214.5 --> 1.85714, 1.5 --> 1, 2.33333 --> 1.91667, 1.90909 --> 1.27273, 1.91667 --> 1.91667 )
[LOG] Overall execution time: 6.26296 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 29532 kB.
[DBG] Virtual Memory: 177664 kB.
[DBG] Max memory usage: 46992 kB.
Synthesis time: 3.92 sec (Real time) / 5.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1728 2 228 1 1494
=====================  ltl2dpa_13_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 32.2531 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 396 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, false, 
[LOG] Final circuit size: 396 new AND gates.
[LOG] Size before ABC: 656 AND gates.
[LOG] Size after ABC: 396 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.7045/7 sec (1.51381/0 sec, 1.62644/1 sec, 2.42023/1 sec, 12.1335/4 sec, 1.41902/0 sec, 1.59144/1 sec )
[LOG] Nr of iterations: 302 (60, 73, 43, 16, 68, 42 )
[LOG] Total clause computation time: 2.8384/2 sec (0.322892/0.322892 sec, 0.412357/0.412357 sec, 0.737192/0.737192 sec, 0.201237/0.201237 sec, 0.213288/0.213288 sec, 0.95143/0.95143 sec )
[LOG] Total clause minimization time: 17.4087/5 sec (1.05386/1.05386 sec, 1.10499/1.10499 sec, 1.5709/1.5709 sec, 11.8994/11.8994 sec, 1.17329/1.17329 sec, 0.606286/0.606286 sec )
[LOG] Total clause size reduction: 220321 --> 886 (77231 --> 208, 93672 --> 171, 49056 --> 175, 32 --> 30, 155 --> 127, 175 --> 175 )
[LOG] Average clause size reduction: 729.54 --> 2.93377 (1287.18 --> 3.46667, 1283.18 --> 2.34247, 1140.84 --> 4.06977, 2 --> 1.875, 2.27941 --> 1.86765, 4.16667 --> 4.16667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 780 AND gates.
[LOG] Size after ABC: 401 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.26628/3 sec (2.7532/1 sec, 0.837108/0 sec, 4.67597/2 sec )
[LOG] Nr of iterations: 261 (33, 18, 89, 26, 8, 87 )
[LOG] Total clause computation time: 3.45774/2 sec (0.432372/0.432372 sec, 0.085569/0.085569 sec, 1.12413/1.12413 sec, 0.323865/0.323865 sec, 1.09072/1.09072 sec, 0.401081/0.401081 sec )
[LOG] Total clause minimization time: 26.5615/10 sec (2.30163/2.30163 sec, 0.74147/0.74147 sec, 3.50623/3.50623 sec, 19.1759/19.1759 sec, 0.180564/0.180564 sec, 0.655694/0.655694 sec )
[LOG] Total clause size reduction: 52592 --> 1270 (12192 --> 380, 6460 --> 81, 33352 --> 319, 258 --> 165, 16 --> 11, 314 --> 314 )
[LOG] Average clause size reduction: 201.502 --> 4.8659 (369.455 --> 11.5152, 358.889 --> 4.5, 374.742 --> 3.58427, 9.92308 --> 6.34615, 2 --> 1.375, 3.6092 --> 3.6092 )
[LOG] Overall execution time: 32.2722 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
[DBG] Resident set: 65936 kB.
[DBG] Virtual Memory: 189040 kB.
[DBG] Max memory usage: 84216 kB.
Synthesis time: 13.53 sec (Real time) / 29.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3247 2 376 1 2866
=====================  ltl2dpa_14_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.55592 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.2922/0 sec (0.245158/0 sec, 0.393827/0 sec, 0.20128/0 sec, 0.151741/0 sec, 0.156143/0 sec, 0.14405/0 sec )
[LOG] Nr of iterations: 49 (9, 15, 7, 4, 8, 6 )
[LOG] Total clause computation time: 0.458359/0 sec (0.078829/0.078829 sec, 0.146278/0.146278 sec, 0.080468/0.080468 sec, 0.041953/0.041953 sec, 0.057975/0.057975 sec, 0.052856/0.052856 sec )
[LOG] Total clause minimization time: 0.658391/0 sec (0.101435/0.101435 sec, 0.204824/0.204824 sec, 0.081438/0.081438 sec, 0.096995/0.096995 sec, 0.090277/0.090277 sec, 0.083422/0.083422 sec )
[LOG] Total clause size reduction: 23199 --> 86 (8016 --> 14, 10990 --> 39, 4164 --> 7, 5 --> 4, 17 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 473.449 --> 1.7551 (890.667 --> 1.55556, 732.667 --> 2.6, 594.857 --> 1, 1.25 --> 1, 2.125 --> 1.875, 1.16667 --> 1.16667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.594978/0 sec (0.362294/0 sec, 0.1725/0 sec, 0.060184/0 sec )
[LOG] Nr of iterations: 68 (14, 19, 7, 11, 11, 6 )
[LOG] Total clause computation time: 0.336292/0 sec (0.157161/0.157161 sec, 0.053449/0.053449 sec, 0.032532/0.032532 sec, 0.061188/0.061188 sec, 0.019959/0.019959 sec, 0.012003/0.012003 sec )
[LOG] Total clause minimization time: 0.470781/0 sec (0.203026/0.203026 sec, 0.116066/0.116066 sec, 0.026467/0.026467 sec, 0.082305/0.082305 sec, 0.025495/0.025495 sec, 0.017422/0.017422 sec )
[LOG] Total clause size reduction: 8167 --> 131 (2860 --> 25, 3942 --> 47, 1308 --> 10, 21 --> 17, 26 --> 22, 10 --> 10 )
[LOG] Average clause size reduction: 120.103 --> 1.92647 (204.286 --> 1.78571, 207.474 --> 2.47368, 186.857 --> 1.42857, 1.90909 --> 1.54545, 2.36364 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 4.56546 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 25464 kB.
[DBG] Virtual Memory: 176476 kB.
[DBG] Max memory usage: 36392 kB.
Synthesis time: 4.13 sec (Real time) / 4.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1580 1 216 1 1361
=====================  ltl2dpa_15_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.07367 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, true, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.346601/0 sec (0.060929/0 sec, 0.129522/0 sec, 0.06395/0 sec, 0.0922/0 sec )
[LOG] Nr of iterations: 31 (11, 8, 5, 7 )
[LOG] Total clause computation time: 0.135509/0 sec (0.016901/0.016901 sec, 0.05206/0.05206 sec, 0.031092/0.031092 sec, 0.035456/0.035456 sec )
[LOG] Total clause minimization time: 0.182353/0 sec (0.03246/0.03246 sec, 0.067089/0.067089 sec, 0.029787/0.029787 sec, 0.053017/0.053017 sec )
[LOG] Total clause size reduction: 4589 --> 59 (2690 --> 20, 1876 --> 17, 6 --> 5, 17 --> 17 )
[LOG] Average clause size reduction: 148.032 --> 1.90323 (244.545 --> 1.81818, 234.5 --> 2.125, 1.2 --> 1, 2.42857 --> 2.42857 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.04293/1 sec (0.632123/1 sec, 0.410805/0 sec )
[LOG] Nr of iterations: 16 (7, 9 )
[LOG] Total clause computation time: 0.056933/0 sec (0.039098/0.039098 sec, 0.017835/0.017835 sec )
[LOG] Total clause minimization time: 0.97447/1 sec (0.584156/0.584156 sec, 0.390314/0.390314 sec )
[LOG] Total clause size reduction: 980 --> 37 (420 --> 18, 560 --> 19 )
[LOG] Average clause size reduction: 61.25 --> 2.3125 (60 --> 2.57143, 62.2222 --> 2.11111 )
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.171459/0 sec (0.14835/0 sec, 0.023109/0 sec )
[LOG] Nr of iterations: 32 (14, 8, 3, 7 )
[LOG] Total clause computation time: 0.12752/0 sec (0.066784/0.066784 sec, 0.009971/0.009971 sec, 0.038516/0.038516 sec, 0.012249/0.012249 sec )
[LOG] Total clause minimization time: 0.155213/0 sec (0.080521/0.080521 sec, 0.012669/0.012669 sec, 0.051688/0.051688 sec, 0.010335/0.010335 sec )
[LOG] Total clause size reduction: 1453 --> 67 (936 --> 34, 497 --> 14, 6 --> 5, 14 --> 14 )
[LOG] Average clause size reduction: 45.4062 --> 2.09375 (66.8571 --> 2.42857, 62.125 --> 1.75, 2 --> 1.66667, 2 --> 2 )
[LOG] Overall execution time: 1.07669 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 10404 kB.
[DBG] Virtual Memory: 171136 kB.
[DBG] Max memory usage: 11220 kB.
Synthesis time: 1.10 sec (Real time) / 1.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 415 2 68 1 343
=====================  ltl2dpa_16_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.5549 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.698757/0 sec (0.10534/0 sec, 0.21958/0 sec, 0.154667/0 sec, 0.21917/0 sec )
[LOG] Nr of iterations: 41 (10, 14, 4, 13 )
[LOG] Total clause computation time: 0.28355/0 sec (0.03562/0.03562 sec, 0.096333/0.096333 sec, 0.069589/0.069589 sec, 0.082008/0.082008 sec )
[LOG] Total clause minimization time: 0.357755/0 sec (0.040975/0.040975 sec, 0.105072/0.105072 sec, 0.080696/0.080696 sec, 0.131012/0.131012 sec )
[LOG] Total clause size reduction: 8174 --> 59 (3339 --> 15, 4810 --> 20, 5 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 199.366 --> 1.43902 (333.9 --> 1.5, 343.571 --> 1.42857, 1.25 --> 1, 1.53846 --> 1.53846 )
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.387003/0 sec (0.36654/0 sec, 0.020463/0 sec )
[LOG] Nr of iterations: 36 (20, 8, 1, 7 )
[LOG] Total clause computation time: 0.331459/0 sec (0.139464/0.139464 sec, 0.009133/0.009133 sec, 0.141504/0.141504 sec, 0.041358/0.041358 sec )
[LOG] Total clause minimization time: 0.411141/0 sec (0.224794/0.224794 sec, 0.010949/0.010949 sec, 0.147261/0.147261 sec, 0.028137/0.028137 sec )
[LOG] Total clause size reduction: 2296 --> 121 (1672 --> 94, 609 --> 13, 2 --> 1, 13 --> 13 )
[LOG] Average clause size reduction: 63.7778 --> 3.36111 (83.6 --> 4.7, 76.125 --> 1.625, 2 --> 1, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 3.55866 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 19732 kB.
[DBG] Virtual Memory: 172256 kB.
[DBG] Max memory usage: 22372 kB.
Synthesis time: 3.10 sec (Real time) / 3.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 624 3 84 1 536
=====================  ltl2dpa_17_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 276.949 sec CPU time.
[LOG] Relation determinization time: 105 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 237.984/79 sec (0.750257/0 sec, 2.46702/1 sec, 117.141/39 sec, 117.626/39 sec )
[LOG] Nr of iterations: 85 (9, 38, 5, 33 )
[LOG] Total clause computation time: 5.10955/0 sec (0.244601/0.244601 sec, 1.26471/1.26471 sec, 1.59492/1.59492 sec, 2.00532/2.00532 sec )
[LOG] Total clause minimization time: 232.505/79 sec (0.345976/0.345976 sec, 1.07881/1.07881 sec, 115.516/115.516 sec, 115.564/115.564 sec )
[LOG] Total clause size reduction: 104296 --> 155 (18536 --> 14, 85692 --> 74, 6 --> 5, 62 --> 62 )
[LOG] Average clause size reduction: 1227.01 --> 1.82353 (2059.56 --> 1.55556, 2255.05 --> 1.94737, 1.2 --> 1, 1.87879 --> 1.87879 )
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.17421/1 sec (1.86299/0 sec, 1.31122/1 sec )
[LOG] Nr of iterations: 40 (9, 16, 1, 14 )
[LOG] Total clause computation time: 119.295/44 sec (0.916854/0.916854 sec, 1.03429/1.03429 sec, 116.75/116.75 sec, 0.593711/0.593711 sec )
[LOG] Total clause minimization time: 145.373/49 sec (0.942646/0.942646 sec, 0.268247/0.268247 sec, 143.793/143.793 sec, 0.368926/0.368926 sec )
[LOG] Total clause size reduction: 6382 --> 68 (2216 --> 16, 4140 --> 27, 2 --> 1, 24 --> 24 )
[LOG] Average clause size reduction: 159.55 --> 1.7 (246.222 --> 1.77778, 258.75 --> 1.6875, 2 --> 1, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 276.983 sec CPU time.
[LOG] Overall execution time: 105 sec real time.
[DBG] Resident set: 255884 kB.
[DBG] Virtual Memory: 385452 kB.
[DBG] Max memory usage: 654972 kB.
Synthesis time: 105.07 sec (Real time) / 273.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2691 3 272 1 2415
=====================  ltl2dpa_18_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 218.736 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 205.976/73 sec (1.53606/1 sec, 60.0794/20 sec, 141.018/50 sec, 3.3427/2 sec )
[LOG] Nr of iterations: 37 (10, 11, 6, 10 )
[LOG] Total clause computation time: 4.89017/4 sec (0.737337/0.737337 sec, 1.12469/1.12469 sec, 1.6231/1.6231 sec, 1.40504/1.40504 sec )
[LOG] Total clause minimization time: 200.527/69 sec (0.5589/0.5589 sec, 58.7527/58.7527 sec, 139.326/139.326 sec, 1.8886/1.8886 sec )
[LOG] Total clause size reduction: 68488 --> 49 (32436 --> 13, 36030 --> 15, 7 --> 6, 15 --> 15 )
[LOG] Average clause size reduction: 1851.03 --> 1.32432 (3243.6 --> 1.3, 3275.45 --> 1.36364, 1.16667 --> 1, 1.5 --> 1.5 )
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.11819/2 sec (2.90721/1 sec, 3.21097/1 sec )
[LOG] Nr of iterations: 53 (11, 20, 3, 19 )
[LOG] Total clause computation time: 8.96052/3 sec (1.5838/1.5838 sec, 1.30842/1.30842 sec, 5.02762/5.02762 sec, 1.04068/1.04068 sec )
[LOG] Total clause minimization time: 177.998/59 sec (1.31823/1.31823 sec, 1.89226/1.89226 sec, 173.757/173.757 sec, 1.02974/1.02974 sec )
[LOG] Total clause size reduction: 10014 --> 69 (3450 --> 18, 6536 --> 24, 4 --> 3, 24 --> 24 )
[LOG] Average clause size reduction: 188.943 --> 1.30189 (313.636 --> 1.63636, 326.8 --> 1.2, 1.33333 --> 1, 1.26316 --> 1.26316 )
[LOG] Overall execution time: 218.768 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
[DBG] Resident set: 326392 kB.
[DBG] Virtual Memory: 459520 kB.
[DBG] Max memory usage: 454200 kB.
Synthesis time: 84.49 sec (Real time) / 215.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.13 sec (Real time) / 2.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4234 3 340 1 3889
=====================  moving_obstacle_8x8_0glitches.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 260.402 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 167 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 887 AND gates.
[LOG] Size after ABC: 809 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 215.653/76 sec (13.2604/5 sec, 34.8959/11 sec, 22.452/8 sec, 53.1818/18 sec, 2.74843/1 sec, 89.114/33 sec )
[LOG] Nr of iterations: 194 (28, 71, 26, 40, 6, 22, 1 )
[LOG] Total clause computation time: 10.3863/3 sec (1.62971/1.62971 sec, 1.1024/1.1024 sec, 1.7856/1.7856 sec, 1.46104/1.46104 sec, 1.69465/1.69465 sec, 2.30463/2.30463 sec, 0.408271/0.408271 sec )
[LOG] Total clause minimization time: 247.558/106 sec (11.487/11.487 sec, 33.6988/33.6988 sec, 20.5788/20.5788 sec, 51.6261/51.6261 sec, 0.967192/0.967192 sec, 86.753/86.753 sec, 42.4465/42.4465 sec )
[LOG] Total clause size reduction: 55336 --> 688 (9045 --> 89, 23380 --> 309, 8300 --> 75, 12909 --> 149, 1635 --> 7, 63 --> 55, 4 --> 4 )
[LOG] Average clause size reduction: 285.237 --> 3.54639 (323.036 --> 3.17857, 329.296 --> 4.35211, 319.231 --> 2.88462, 322.725 --> 3.725, 272.5 --> 1.16667, 2.86364 --> 2.5, 4 --> 4 )
[LOG] Final circuit size: 167 new AND gates.
[LOG] Size before ABC: 277 AND gates.
[LOG] Size after ABC: 167 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 101.882/34 sec (95.1849/32 sec, 4.59764/2 sec, 0.953345/0 sec, 1.09803/0 sec, 0.047855/0 sec )
[LOG] Nr of iterations: 183 (22, 32, 17, 20, 6, 16, 31, 15, 19, 5 )
[LOG] Total clause computation time: 12.2459/4 sec (1.70802/1.70802 sec, 1.75315/1.75315 sec, 0.276688/0.276688 sec, 0.279449/0.279449 sec, 0.017034/0.017034 sec, 1.03704/1.03704 sec, 2.97908/2.97908 sec, 0.580608/0.580608 sec, 1.29662/1.29662 sec, 2.31824/2.31824 sec )
[LOG] Total clause minimization time: 183.079/61 sec (93.4645/93.4645 sec, 2.82813/2.82813 sec, 0.668467/0.668467 sec, 0.808644/0.808644 sec, 0.027916/0.027916 sec, 77.491/77.491 sec, 3.74376/3.74376 sec, 1.77151/1.77151 sec, 1.30705/1.30705 sec, 0.968216/0.968216 sec )
[LOG] Total clause size reduction: 3476 --> 619 (756 --> 89, 1085 --> 128, 544 --> 50, 627 --> 66, 160 --> 9, 56 --> 47, 128 --> 116, 45 --> 39, 66 --> 66, 9 --> 9 )
[LOG] Average clause size reduction: 18.9945 --> 3.38251 (34.3636 --> 4.04545, 33.9062 --> 4, 32 --> 2.94118, 31.35 --> 3.3, 26.6667 --> 1.5, 3.5 --> 2.9375, 4.12903 --> 3.74194, 3 --> 2.6, 3.47368 --> 3.47368, 1.8 --> 1.8 )
[LOG] Overall execution time: 260.426 sec CPU time.
[LOG] Overall execution time: 111 sec real time.
[DBG] Resident set: 139844 kB.
[DBG] Virtual Memory: 249324 kB.
[DBG] Max memory usage: 222716 kB.
Synthesis time: 110.42 sec (Real time) / 259.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.25 sec (Real time) / 3.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 509 12 19 1 473
=====================  moving_obstacle_16x16_3glitches.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 9422.27 sec CPU time.
[LOG] Relation determinization time: 5310 sec real time.
[LOG] Final circuit size: 3853 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, false, 
[LOG] Final circuit size: 3853 new AND gates.
[LOG] Size before ABC: 7344 AND gates.
[LOG] Size after ABC: 3853 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8232.62/4121 sec (3698.11/1851 sec, 1307.76/655 sec, 749.666/375 sec, 2476.11/1239 sec, 0.987983/1 sec )
[LOG] Nr of iterations: 1043 (330, 391, 144, 172, 6 )
[LOG] Total clause computation time: 981.021/482 sec (353.718/353.718 sec, 177.699/177.699 sec, 271.448/271.448 sec, 177.607/177.607 sec, 0.549931/0.549931 sec )
[LOG] Total clause minimization time: 7242.64/3633 sec (3341.71/3341.71 sec, 1126.58/1126.58 sec, 476.94/476.94 sec, 2297.01/2297.01 sec, 0.394836/0.394836 sec )
[LOG] Total clause size reduction: 48615 --> 7344 (15792 --> 2463, 18330 --> 2928, 6578 --> 876, 7695 --> 1068, 220 --> 9 )
[LOG] Average clause size reduction: 46.6107 --> 7.04123 (47.8545 --> 7.46364, 46.8798 --> 7.48849, 45.6806 --> 6.08333, 44.7384 --> 6.2093, 36.6667 --> 1.5 )
[LOG] Overall execution time: 9422.54 sec CPU time.
[LOG] Overall execution time: 5310 sec real time.
[DBG] Resident set: 209396 kB.
[DBG] Virtual Memory: 355072 kB.
[DBG] Max memory usage: 1972524 kB.
Synthesis time: 5310.20 sec (Real time) / 9389.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.33 sec (Real time) / 3.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4549.72 sec (Real time) / 4537.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 4329 18 25 1 4281
=====================  driver_a8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 8.69412 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 119 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.19521/0 sec (0.537086/0 sec, 0.328537/0 sec, 0.01099/0 sec, 0.007586/0 sec, 0.001275/0 sec, 0.008934/0 sec, 0.007772/0 sec, 0.005589/0 sec, 0.00568/0 sec, 0.000771/0 sec, 0.000248/0 sec, 0.005695/0 sec, 0.005612/0 sec, 0.005487/0 sec, 0.005517/0 sec, 0.005561/0 sec, 0.005482/0 sec, 0.005373/0 sec, 0.000467/0 sec, 0.150672/0 sec, 0.010435/0 sec, 0.004538/0 sec, 0.019831/0 sec, 0.001318/0 sec, 0.000195/0 sec, 0.000194/0 sec, 0.000195/0 sec, 0.000193/0 sec, 0.000194/0 sec, 0.000193/0 sec, 0.000193/0 sec, 0.000194/0 sec, 0.000193/0 sec, 0.000193/0 sec, 0.000193/0 sec, 0.000194/0 sec, 0.000193/0 sec, 0.000194/0 sec, 0.000193/0 sec, 0.000554/0 sec, 0.000298/0 sec, 0.000193/0 sec, 0.000198/0 sec, 0.000193/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000193/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000193/0 sec, 0.000191/0 sec, 0.000192/0 sec, 0.000191/0 sec, 0.000191/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000191/0 sec, 0.000192/0 sec, 0.000191/0 sec, 0.000218/0 sec, 0.000192/0 sec, 0.000192/0 sec, 0.000191/0 sec, 0.000191/0 sec, 0.000191/0 sec, 0.000192/0 sec, 0.00019/0 sec, 0.000192/0 sec, 0.000191/0 sec, 0.000192/0 sec, 0.011763/0 sec, 0.000261/0 sec, 0.00525/0 sec, 0.00507/0 sec, 0.004916/0 sec, 0.004907/0 sec, 0.004926/0 sec, 0.007737/0 sec )
[LOG] Nr of iterations: 183 (11, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 10, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 9, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 9, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.62286/0 sec (0.251711/0.251711 sec, 0.074854/0.074854 sec, 0.006771/0.006771 sec, 0.005442/0.005442 sec, 0.001226/0.001226 sec, 0.006745/0.006745 sec, 0.005661/0.005661 sec, 0.003509/0.003509 sec, 0.003541/0.003541 sec, 0.00072/0.00072 sec, 0.000203/0.000203 sec, 0.003569/0.003569 sec, 0.003548/0.003548 sec, 0.003459/0.003459 sec, 0.003487/0.003487 sec, 0.003478/0.003478 sec, 0.003483/0.003483 sec, 0.003449/0.003449 sec, 0.000421/0.000421 sec, 0.030669/0.030669 sec, 0.00368/0.00368 sec, 0.003512/0.003512 sec, 0.00709/0.00709 sec, 0.001269/0.001269 sec, 0.000151/0.000151 sec, 0.000151/0.000151 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.000149/0.000149 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.00015/0.00015 sec, 0.000149/0.000149 sec, 0.000149/0.000149 sec, 0.000509/0.000509 sec, 0.000253/0.000253 sec, 0.000149/0.000149 sec, 0.000149/0.000149 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000149/0.000149 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000149/0.000149 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000147/0.000147 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000148/0.000148 sec, 0.000174/0.000174 sec, 0.000148/0.000148 sec, 0.000147/0.000147 sec, 0.000147/0.000147 sec, 0.000148/0.000148 sec, 0.000147/0.000147 sec, 0.000147/0.000147 sec, 0.000147/0.000147 sec, 0.000148/0.000148 sec, 0.000147/0.000147 sec, 0.000147/0.000147 sec, 0.003388/0.003388 sec, 0.000215/0.000215 sec, 0.003184/0.003184 sec, 0.003085/0.003085 sec, 0.003089/0.003089 sec, 0.003082/0.003082 sec, 0.00309/0.00309 sec, 0.003098/0.003098 sec, 0.127322/0.127322 sec, 0.000148/0.000148 sec, 0.000154/0.000154 sec, 0.000152/0.000152 sec, 0/0 sec, 0.000153/0.000153 sec, 0.000152/0.000152 sec, 0.000152/0.000152 sec, 0.000191/0.000191 sec, 0/0 sec, 0/0 sec, 0.000155/0.000155 sec, 0.000152/0.000152 sec, 0.000153/0.000153 sec, 0.000156/0.000156 sec, 0.000158/0.000158 sec, 0.000152/0.000152 sec, 0.000151/0.000151 sec, 0/0 sec, 0.023677/0.023677 sec, 0.000206/0.000206 sec, 0.000148/0.000148 sec, 0.006377/0.006377 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000403/0.000403 sec, 0/0 sec, 0.000149/0.000149 sec, 0.000154/0.000154 sec, 0.000153/0.000153 sec, 0.000153/0.000153 sec, 0.000153/0.000153 sec, 0.000289/0.000289 sec )
[LOG] Total clause minimization time: 0.9666/0 sec (0.283004/0.283004 sec, 0.249484/0.249484 sec, 0.0038/0.0038 sec, 0.001753/0.001753 sec, 0/0 sec, 0.001828/0.001828 sec, 0.001731/0.001731 sec, 0.001716/0.001716 sec, 0.001743/0.001743 sec, 0/0 sec, 0/0 sec, 0.001742/0.001742 sec, 0.001717/0.001717 sec, 0.001681/0.001681 sec, 0.001684/0.001684 sec, 0.001724/0.001724 sec, 0.001657/0.001657 sec, 0.001574/0.001574 sec, 0/0 sec, 0.117524/0.117524 sec, 0.006455/0.006455 sec, 0.000557/0.000557 sec, 0.012161/0.012161 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008124/0.008124 sec, 0/0 sec, 0.001792/0.001792 sec, 0.001711/0.001711 sec, 0.001563/0.001563 sec, 0.001561/0.001561 sec, 0.001561/0.001561 sec, 0.004279/0.004279 sec, 0.14074/0.14074 sec, 0.0015/0.0015 sec, 0.000514/0.000514 sec, 0.000187/0.000187 sec, 0/0 sec, 0.000182/0.000182 sec, 0.000177/0.000177 sec, 0.000176/0.000176 sec, 0.000178/0.000178 sec, 0/0 sec, 0/0 sec, 0.000187/0.000187 sec, 0.000173/0.000173 sec, 0.000172/0.000172 sec, 0.000177/0.000177 sec, 0.000181/0.000181 sec, 0.00017/0.00017 sec, 0.000169/0.000169 sec, 0/0 sec, 0.086154/0.086154 sec, 0.003604/0.003604 sec, 0.000404/0.000404 sec, 0.009544/0.009544 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003957/0.003957 sec, 0/0 sec, 0.000273/0.000273 sec, 0.000198/0.000198 sec, 0.000168/0.000168 sec, 0.000167/0.000167 sec, 0.000267/0.000267 sec, 0.002855/0.002855 sec )
[LOG] Total clause size reduction: 28962 --> 137 (5060 --> 10, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 4383 --> 29, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1, 9 --> 9, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 29, 1 --> 1, 0 --> 0, 3 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 158.262 --> 0.748634 (460 --> 0.909091, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 438.3 --> 2.9, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5, 1 --> 1, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.22222 --> 3.22222, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 8.7066 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
[DBG] Resident set: 20776 kB.
[DBG] Virtual Memory: 178892 kB.
[DBG] Max memory usage: 33100 kB.
Synthesis time: 4.15 sec (Real time) / 8.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2468 98 327 1 2040
=====================  driver_b8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.33495 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 105 new AND gates.
[LOG] Done: false, false, true, 
[LOG] Second run: false, false, true, 
[LOG] Final circuit size: 105 new AND gates.
[LOG] Size before ABC: 136 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.06848/1 sec (0.510953/1 sec, 0.118427/0 sec, 0.005335/0 sec, 0.005116/0 sec, 0.005087/0 sec, 0.005044/0 sec, 0.005025/0 sec, 0.00507/0 sec, 0.015003/0 sec, 0.001342/0 sec, 0.007993/0 sec, 0.007142/0 sec, 0.008153/0 sec, 0.006188/0 sec, 0.007774/0 sec, 0.029964/0 sec, 0.002217/0 sec, 0.000168/0 sec, 0.000168/0 sec, 0.000172/0 sec, 0.000168/0 sec, 0.000166/0 sec, 0.000167/0 sec, 0.000163/0 sec, 0.000166/0 sec, 0.000166/0 sec, 0.000166/0 sec, 0.000166/0 sec, 0.000167/0 sec, 0.000165/0 sec, 0.000168/0 sec, 0.000167/0 sec, 0.000166/0 sec, 0.000166/0 sec, 0.000164/0 sec, 0.000167/0 sec, 0.000167/0 sec, 0.000166/0 sec, 0.000169/0 sec, 0.000166/0 sec, 0.000165/0 sec, 0.000164/0 sec, 0.000164/0 sec, 0.000164/0 sec, 0.000165/0 sec, 0.000164/0 sec, 0.000165/0 sec, 0.000163/0 sec, 0.000164/0 sec, 0.007419/0 sec, 0.006869/0 sec, 0.00667/0 sec, 0.000834/0 sec, 0.004624/0 sec, 0.004575/0 sec, 0.004513/0 sec, 0.004523/0 sec, 0.001201/0 sec, 0.000449/0 sec, 0.000164/0 sec, 0.000167/0 sec, 0.000163/0 sec, 0.000164/0 sec, 0.000162/0 sec, 0.000162/0 sec, 0.000162/0 sec, 0.000162/0 sec, 0.000161/0 sec, 0.000163/0 sec, 0.000162/0 sec, 0.00016/0 sec, 0.000161/0 sec, 0.000163/0 sec, 0.000162/0 sec, 0.000162/0 sec, 0.000162/0 sec, 0.164025/0 sec, 0.008415/0 sec, 0.003427/0 sec, 0.095422/0 sec, 0.001611/0 sec )
[LOG] Nr of iterations: 186 (6, 10, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 2, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 1, 1, 10, 0 )
[LOG] Total clause computation time: 0.529417/0 sec (0.199213/0.199213 sec, 0.026116/0.026116 sec, 0.002906/0.002906 sec, 0.002873/0.002873 sec, 0.002841/0.002841 sec, 0.002865/0.002865 sec, 0.002852/0.002852 sec, 0.0029/0.0029 sec, 0.003974/0.003974 sec, 0.001297/0.001297 sec, 0.004869/0.004869 sec, 0.004554/0.004554 sec, 0.005398/0.005398 sec, 0.003524/0.003524 sec, 0.005324/0.005324 sec, 0.009664/0.009664 sec, 0.002174/0.002174 sec, 0.000128/0.000128 sec, 0.000127/0.000127 sec, 0.000128/0.000128 sec, 0.000127/0.000127 sec, 0.000127/0.000127 sec, 0.000126/0.000126 sec, 0.000124/0.000124 sec, 0.000127/0.000127 sec, 0.000126/0.000126 sec, 0.000127/0.000127 sec, 0.000127/0.000127 sec, 0.000128/0.000128 sec, 0.000126/0.000126 sec, 0.000128/0.000128 sec, 0.000127/0.000127 sec, 0.000127/0.000127 sec, 0.000126/0.000126 sec, 0.000126/0.000126 sec, 0.000129/0.000129 sec, 0.000128/0.000128 sec, 0.000127/0.000127 sec, 0.000129/0.000129 sec, 0.000128/0.000128 sec, 0.000127/0.000127 sec, 0.000127/0.000127 sec, 0.000127/0.000127 sec, 0.000126/0.000126 sec, 0.000127/0.000127 sec, 0.000126/0.000126 sec, 0.000127/0.000127 sec, 0.000126/0.000126 sec, 0.000125/0.000125 sec, 0.002849/0.002849 sec, 0.002699/0.002699 sec, 0.002689/0.002689 sec, 0.00079/0.00079 sec, 0.002689/0.002689 sec, 0.002697/0.002697 sec, 0.002646/0.002646 sec, 0.002683/0.002683 sec, 0.00116/0.00116 sec, 0.000408/0.000408 sec, 0.000126/0.000126 sec, 0.000125/0.000125 sec, 0.000125/0.000125 sec, 0.000125/0.000125 sec, 0.000125/0.000125 sec, 0.000125/0.000125 sec, 0.000125/0.000125 sec, 0.000124/0.000124 sec, 0.000124/0.000124 sec, 0.000125/0.000125 sec, 0.000124/0.000124 sec, 0.000121/0.000121 sec, 0.000124/0.000124 sec, 0.000125/0.000125 sec, 0.000124/0.000124 sec, 0.000125/0.000125 sec, 0.000124/0.000124 sec, 0.0304/0.0304 sec, 0.002699/0.002699 sec, 0.002664/0.002664 sec, 0.025541/0.025541 sec, 0.001567/0.001567 sec, 0.104129/0.104129 sec, 0.000135/0.000135 sec, 0.000131/0.000131 sec, 0.000131/0.000131 sec, 0.000131/0.000131 sec, 0.00013/0.00013 sec, 0.00013/0.00013 sec, 0.00013/0.00013 sec, 0.000569/0.000569 sec, 0/0 sec, 0.000129/0.000129 sec, 0.000131/0.000131 sec, 0.00013/0.00013 sec, 0.000132/0.000132 sec, 0.000132/0.000132 sec, 0.000773/0.000773 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000127/0.000127 sec, 0.00013/0.00013 sec, 0.000127/0.000127 sec, 0/0 sec, 0.00013/0.00013 sec, 0.000129/0.000129 sec, 0.00013/0.00013 sec, 0.00013/0.00013 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.024896/0.024896 sec, 0.000189/0.000189 sec, 0.000128/0.000128 sec, 0.022556/0.022556 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.933857/1 sec (0.310098/0.310098 sec, 0.090625/0.090625 sec, 0.002063/0.002063 sec, 0.001912/0.001912 sec, 0.001925/0.001925 sec, 0.001896/0.001896 sec, 0.001891/0.001891 sec, 0.001894/0.001894 sec, 0.010592/0.010592 sec, 0/0 sec, 0.002846/0.002846 sec, 0.00231/0.00231 sec, 0.002476/0.002476 sec, 0.002385/0.002385 sec, 0.002179/0.002179 sec, 0.019853/0.019853 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004136/0.004136 sec, 0.003885/0.003885 sec, 0.0037/0.0037 sec, 0/0 sec, 0.001671/0.001671 sec, 0.001615/0.001615 sec, 0.001611/0.001611 sec, 0.001588/0.001588 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.131304/0.131304 sec, 0.005494/0.005494 sec, 0.000461/0.000461 sec, 0.067845/0.067845 sec, 0/0 sec, 0.101492/0.101492 sec, 0.002215/0.002215 sec, 0.000217/0.000217 sec, 0.00021/0.00021 sec, 0.000195/0.000195 sec, 0.000192/0.000192 sec, 0.000194/0.000194 sec, 0.000191/0.000191 sec, 0.003412/0.003412 sec, 0/0 sec, 0.00057/0.00057 sec, 0.000167/0.000167 sec, 0.000147/0.000147 sec, 0.000148/0.000148 sec, 0.00015/0.00015 sec, 0.002891/0.002891 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000293/0.000293 sec, 0.000214/0.000214 sec, 0.000204/0.000204 sec, 0/0 sec, 0.000201/0.000201 sec, 0.000201/0.000201 sec, 0.000198/0.000198 sec, 0.000199/0.000199 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.087116/0.087116 sec, 0.003073/0.003073 sec, 0.000265/0.000265 sec, 0.051247/0.051247 sec, 0/0 sec )
[LOG] Total clause size reduction: 22489 --> 172 (2100 --> 36, 3771 --> 9, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 2, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4128 --> 40, 343 --> 1, 342 --> 0, 3410 --> 21, 0 --> 0, 2 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 40 --> 36, 1 --> 1, 0 --> 0, 21 --> 21, 0 --> 0 )
[LOG] Average clause size reduction: 120.909 --> 0.924731 (350 --> 6, 377.1 --> 0.9, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 1, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 317.538 --> 3.07692, 171.5 --> 0.5, 171 --> 0, 310 --> 1.90909, 0 --> 0, 2 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.33333 --> 3, 1 --> 1, 0 --> 0, 2.1 --> 2.1, 0 --> 0 )
[LOG] Overall execution time: 7.34671 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 15312 kB.
[DBG] Virtual Memory: 174236 kB.
[DBG] Max memory usage: 30468 kB.
Synthesis time: 3.50 sec (Real time) / 7.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2066 98 241 1 1726
=====================  driver_c8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.08115 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 149 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.46405/1 sec (0.142167/0 sec, 0.086618/0 sec, 0.068833/0 sec, 0.038756/1 sec, 0.019219/0 sec, 0.016035/0 sec, 0.01714/0 sec, 0.01632/0 sec, 0.015717/0 sec, 0.019833/0 sec, 0.036879/0 sec, 0.016154/0 sec, 0.01653/0 sec, 0.024386/0 sec, 0.024575/0 sec, 0.022761/0 sec, 0.023435/0 sec, 0.028229/0 sec, 0.037999/0 sec, 0.113259/0 sec, 0.104416/0 sec, 0.053379/0 sec, 0.066268/0 sec, 0.044765/0 sec, 0.050776/0 sec, 0.032165/0 sec, 0.031938/0 sec, 0.033478/0 sec, 0.00341/0 sec, 0.003428/0 sec, 0.003386/0 sec, 0.003447/0 sec, 0.003388/0 sec, 0.003417/0 sec, 0.003384/0 sec, 0.003399/0 sec, 0.003419/0 sec, 0.003393/0 sec, 0.003386/0 sec, 0.003421/0 sec, 0.003312/0 sec, 0.003431/0 sec, 0.003398/0 sec, 0.091895/0 sec, 0.044041/0 sec, 0.026765/0 sec, 0.044936/0 sec, 0.003366/0 sec )
[LOG] Nr of iterations: 104 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 11, 26, 2, 2, 1, 3, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 25, 1, 1, 0 )
[LOG] Total clause computation time: 0.585734/0 sec (0.050141/0.050141 sec, 0.040066/0.040066 sec, 0.0299/0.0299 sec, 0.013095/0.013095 sec, 0.010068/0.010068 sec, 0.006808/0.006808 sec, 0.007853/0.007853 sec, 0.007299/0.007299 sec, 0.006751/0.006751 sec, 0.010895/0.010895 sec, 0.027926/0.027926 sec, 0.006937/0.006937 sec, 0.007166/0.007166 sec, 0.012165/0.012165 sec, 0.011016/0.011016 sec, 0.00913/0.00913 sec, 0.009876/0.009876 sec, 0.014474/0.014474 sec, 0.026036/0.026036 sec, 0.02779/0.02779 sec, 0.042424/0.042424 sec, 0.03325/0.03325 sec, 0.027412/0.027412 sec, 0.034204/0.034204 sec, 0.026123/0.026123 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 0.00612/0.00612 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0437/0.0437 sec, 0.01548/0.01548 sec, 4.3e-05/4.3e-05 sec, 0.0215/0.0215 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.517955/1 sec (0.065852/0.065852 sec, 0.031835/0.031835 sec, 0.029182/0.029182 sec, 0.016281/0.016281 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07542/0.07542 sec, 0.043547/0.043547 sec, 0.011459/0.011459 sec, 0.029846/0.029846 sec, 0/0 sec, 0.020527/0.020527 sec, 0.028631/0.028631 sec, 0.028468/0.028468 sec, 0.023914/0.023914 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.044736/0.044736 sec, 0.024862/0.024862 sec, 0.023339/0.023339 sec, 0.020056/0.020056 sec, 0/0 sec )
[LOG] Total clause size reduction: 19850 --> 113 (1830 --> 9, 609 --> 0, 614 --> 0, 702 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4360 --> 33, 10825 --> 25, 432 --> 0, 431 --> 2, 0 --> 0, 9 --> 6, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 9, 25 --> 25, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 190.865 --> 1.08654 (457.5 --> 2.25, 304.5 --> 0, 307 --> 0, 351 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 396.364 --> 3, 416.346 --> 0.961538, 216 --> 0, 215.5 --> 1, 0 --> 0, 3 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.5 --> 2.25, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.165891/0 sec (0.104195/0 sec, 0.004479/0 sec, 0.001797/0 sec, 0.003689/0 sec, 0.000266/0 sec, 0.000359/0 sec, 5.6e-05/0 sec, 5.2e-05/0 sec, 5.5e-05/0 sec, 0.000146/0 sec, 0.000419/0 sec, 0.000174/0 sec, 5.4e-05/0 sec, 5.8e-05/0 sec, 6.4e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 0.028073/0 sec, 0.002838/0 sec, 0.001434/0 sec, 0.016449/0 sec, 0.000968/0 sec )
[LOG] Nr of iterations: 57 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 2, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 1, 1, 5, 0 )
[LOG] Total clause computation time: 0.125781/0 sec (0.055233/0.055233 sec, 0.001078/0.001078 sec, 0.001093/0.001093 sec, 0.001392/0.001392 sec, 0.00025/0.00025 sec, 0.000341/0.000341 sec, 4e-05/4e-05 sec, 3.5e-05/3.5e-05 sec, 3.8e-05/3.8e-05 sec, 0.000129/0.000129 sec, 0.000406/0.000406 sec, 0.00016/0.00016 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.7e-05/4.7e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 0.004712/0.004712 sec, 0.000984/0.000984 sec, 0.00098/0.00098 sec, 0.004682/0.004682 sec, 0.000945/0.000945 sec, 0.046206/0.046206 sec, 5.8e-05/5.8e-05 sec, 5.6e-05/5.6e-05 sec, 0.000353/0.000353 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002736/0.002736 sec, 9.7e-05/9.7e-05 sec, 5.2e-05/5.2e-05 sec, 0.003397/0.003397 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.163119/0 sec (0.048757/0.048757 sec, 0.003313/0.003313 sec, 0.000618/0.000618 sec, 0.002229/0.002229 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02276/0.02276 sec, 0.001757/0.001757 sec, 0.000325/0.000325 sec, 0.011283/0.011283 sec, 0/0 sec, 0.049067/0.049067 sec, 0.001424/0.001424 sec, 0.000107/0.000107 sec, 0.001167/0.001167 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010394/0.010394 sec, 0.001386/0.001386 sec, 0.000146/0.000146 sec, 0.008386/0.008386 sec, 0/0 sec )
[LOG] Total clause size reduction: 2135 --> 69 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 678 --> 22, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 12, 1 --> 1, 0 --> 0, 10 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 37.4561 --> 1.21053 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 96.8571 --> 3.14286, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 4.08578 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 9432 kB.
[DBG] Virtual Memory: 172184 kB.
[DBG] Max memory usage: 15944 kB.
Synthesis time: 3.37 sec (Real time) / 4.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 736 28 80 1 627
=====================  driver_d8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.27171 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Done: true, false, true, 
[LOG] Second run: true, false, true, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.03999/1 sec (0.095336/0 sec, 0.083737/0 sec, 0.053849/0 sec, 0.028867/0 sec, 0.012571/0 sec, 0.012458/0 sec, 0.011784/0 sec, 0.011527/0 sec, 0.012003/0 sec, 0.014137/0 sec, 0.030872/0 sec, 0.01397/0 sec, 0.013194/0 sec, 0.011761/0 sec, 0.011542/0 sec, 0.011624/0 sec, 0.012747/0 sec, 0.013401/0 sec, 0.030288/0 sec, 0.072337/0 sec, 0.070074/0 sec, 0.034651/0 sec, 0.043073/0 sec, 0.035404/0 sec, 0.044799/0 sec, 0.023048/1 sec, 0.022793/0 sec, 0.042117/0 sec, 0.002647/0 sec, 0.002621/0 sec, 0.002609/0 sec, 0.00262/0 sec, 0.00261/0 sec, 0.002633/0 sec, 0.002619/0 sec, 0.00262/0 sec, 0.002623/0 sec, 0.002616/0 sec, 0.002607/0 sec, 0.002632/0 sec, 0.002612/0 sec, 0.002621/0 sec, 0.002625/0 sec, 0.03589/0 sec, 0.03485/0 sec, 0.023944/0 sec, 0.029426/0 sec, 0.002597/0 sec )
[LOG] Nr of iterations: 55 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 3, 1, 2, 0 )
[LOG] Total clause computation time: 0.429461/0 sec (0.032272/0.032272 sec, 0.04123/0.04123 sec, 0.026556/0.026556 sec, 0.010155/0.010155 sec, 0.005605/0.005605 sec, 0.005459/0.005459 sec, 0.004886/0.004886 sec, 0.005057/0.005057 sec, 0.005226/0.005226 sec, 0.007685/0.007685 sec, 0.023964/0.023964 sec, 0.005508/0.005508 sec, 0.006113/0.006113 sec, 0.004981/0.004981 sec, 0.004769/0.004769 sec, 0.004835/0.004835 sec, 0.00596/0.00596 sec, 0.006635/0.006635 sec, 0.023299/0.023299 sec, 0.020666/0.020666 sec, 0.029913/0.029913 sec, 0.019286/0.019286 sec, 0.018116/0.018116 sec, 0.029572/0.029572 sec, 0.021946/0.021946 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 0.018097/0.018097 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01562/0.01562 sec, 0.014044/0.014044 sec, 3.6e-05/3.6e-05 sec, 0.011896/0.011896 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.355041/0 sec (0.042926/0.042926 sec, 0.032084/0.032084 sec, 0.018357/0.018357 sec, 0.011599/0.011599 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.042732/0.042732 sec, 0.029469/0.029469 sec, 0.006617/0.006617 sec, 0.017922/0.017922 sec, 0/0 sec, 0.019648/0.019648 sec, 0.020274/0.020274 sec, 0.020117/0.020117 sec, 0.021367/0.021367 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017604/0.017604 sec, 0.018132/0.018132 sec, 0.021291/0.021291 sec, 0.014902/0.014902 sec, 0/0 sec )
[LOG] Total clause size reduction: 6616 --> 50 (932 --> 8, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 12, 969 --> 3, 327 --> 0, 1610 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 7, 3 --> 3, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 120.291 --> 0.909091 (310.667 --> 2.66667, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2.4, 242.25 --> 0.75, 163.5 --> 0, 268.333 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.33333 --> 2.33333, 1 --> 1, 0 --> 0, 1 --> 1, 0 --> 0 )
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168448/0 sec (0.126104/0 sec, 0.003242/0 sec, 0.001659/0 sec, 0.002834/0 sec, 0.000457/0 sec, 0.000358/0 sec, 6.1e-05/0 sec, 5.8e-05/0 sec, 6e-05/0 sec, 0.000195/0 sec, 0.000388/0 sec, 0.000201/0 sec, 6e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 0.018645/0 sec, 0.002399/0 sec, 0.001129/0 sec, 0.00948/0 sec, 0.000775/0 sec )
[LOG] Nr of iterations: 55 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 1, 1, 4, 0 )
[LOG] Total clause computation time: 0.118251/0 sec (0.062029/0.062029 sec, 0.000995/0.000995 sec, 0.000878/0.000878 sec, 0.00118/0.00118 sec, 0.000438/0.000438 sec, 0.000339/0.000339 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 0.000175/0.000175 sec, 0.00037/0.00037 sec, 0.000183/0.000183 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 0.003411/0.003411 sec, 0.000832/0.000832 sec, 0.000681/0.000681 sec, 0.002953/0.002953 sec, 0.000755/0.000755 sec, 0.037136/0.037136 sec, 4.8e-05/4.8e-05 sec, 4.5e-05/4.5e-05 sec, 0.000284/0.000284 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002905/0.002905 sec, 8.8e-05/8.8e-05 sec, 4.3e-05/4.3e-05 sec, 0.002062/0.002062 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.151207/0 sec (0.063803/0.063803 sec, 0.002128/0.002128 sec, 0.000668/0.000668 sec, 0.001562/0.001562 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014747/0.014747 sec, 0.001481/0.001481 sec, 0.000345/0.000345 sec, 0.006139/0.006139 sec, 0/0 sec, 0.039726/0.039726 sec, 0.001794/0.001794 sec, 0.000101/0.000101 sec, 0.000939/0.000939 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010997/0.010997 sec, 0.001361/0.001361 sec, 0.000144/0.000144 sec, 0.005272/0.005272 sec, 0/0 sec )
[LOG] Total clause size reduction: 1338 --> 66 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 17, 1 --> 1, 0 --> 0, 8 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 24.3273 --> 1.2 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.6 --> 3.4, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 3.27549 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 10108 kB.
[DBG] Virtual Memory: 169940 kB.
[DBG] Max memory usage: 14028 kB.
Synthesis time: 2.83 sec (Real time) / 3.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 553 16 56 1 480


