#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Feb  4 09:17:29 2020
# Process ID: 12340
# Current directory: D:/FPGA/ejercicios/EF31/UART_TB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12100 D:\FPGA\ejercicios\EF31\UART_TB\UART_TB.xpr
# Log file: D:/FPGA/ejercicios/EF31/UART_TB/vivado.log
# Journal file: D:/FPGA/ejercicios/EF31/UART_TB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source TOP.tcl
cd d:/FPGA/ejercicios/EF31/SRC
source UART_tb.tcl
source UART_tb.tcl
update_files -from_files D:/FPGA/ejercicios/EF31/SRC/FIFO.vhd -to_files D:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd -filesets [get_filesets *]
relaunch_sim
