// Seed: 1375180897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wand id_4;
  input wire id_3;
  output wire id_2;
  output tri0 id_1;
  assign id_4 = -1;
  assign id_1 = -1 ? id_4 : 1 ? 1 & -1 & 1 : !id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_8
  );
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_10 = 1;
endmodule
