

================================================================
== Vivado HLS Report for 'divide'
================================================================
* Date:           Mon May 18 11:05:50 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Divide
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.259 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       17| 10.000 ns | 0.170 us |    1|   17|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %N) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %D) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Q) nounwind, !map !17"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %R) nounwind, !map !23"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @divide_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%D_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %D) nounwind" [Divide/div.cpp:1]   --->   Operation 9 'read' 'D_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%N_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %N) nounwind" [Divide/div.cpp:1]   --->   Operation 10 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.12ns)   --->   "%icmp_ln3 = icmp eq i8 %D_read, 0" [Divide/div.cpp:3]   --->   Operation 11 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln3, label %.loopexit, label %1" [Divide/div.cpp:3]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%R_load = alloca i8"   --->   Operation 13 'alloca' 'R_load' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Q_load = alloca i8"   --->   Operation 14 'alloca' 'Q_load' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %Q, i8 0) nounwind" [Divide/div.cpp:5]   --->   Operation 15 'write' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %R, i8 0) nounwind" [Divide/div.cpp:6]   --->   Operation 16 'write' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.18ns)   --->   "store i8 0, i8* %Q_load" [Divide/div.cpp:8]   --->   Operation 17 'store' <Predicate = (!icmp_ln3)> <Delay = 1.18>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "store i8 0, i8* %R_load" [Divide/div.cpp:8]   --->   Operation 18 'store' <Predicate = (!icmp_ln3)> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.18ns)   --->   "br label %2" [Divide/div.cpp:8]   --->   Operation 19 'br' <Predicate = (!icmp_ln3)> <Delay = 1.18>

State 2 <SV = 1> <Delay = 6.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 7, %1 ], [ %i, %._crit_edge ]"   --->   Operation 20 'phi' 'i_0' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i4 %i_0 to i8" [Divide/div.cpp:8]   --->   Operation 21 'sext' 'sext_ln8' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_0, i32 3)" [Divide/div.cpp:8]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit.loopexit, label %3" [Divide/div.cpp:8]   --->   Operation 24 'br' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%R_load_1 = load i8* %R_load" [Divide/div.cpp:14]   --->   Operation 25 'load' 'R_load_1' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%shl_ln12 = shl i8 1, %sext_ln8" [Divide/div.cpp:12]   --->   Operation 26 'shl' 'shl_ln12' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 1.61> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node iBitN)   --->   "%and_ln12 = and i8 %shl_ln12, %N_read" [Divide/div.cpp:12]   --->   Operation 27 'and' 'and_ln12' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.01ns) (out node of the LUT)   --->   "%iBitN = lshr i8 %and_ln12, %sext_ln8" [Divide/div.cpp:12]   --->   Operation 28 'lshr' 'iBitN' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 2.01> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i8 %iBitN to i1" [Divide/div.cpp:14]   --->   Operation 29 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i8 %R_load_1 to i7" [Divide/div.cpp:14]   --->   Operation 30 'trunc' 'trunc_ln14_1' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %trunc_ln14_1, i1 %trunc_ln14)" [Divide/div.cpp:14]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %R, i8 %or_ln) nounwind" [Divide/div.cpp:14]   --->   Operation 32 'write' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.12ns)   --->   "%icmp_ln16 = icmp ult i8 %or_ln, %D_read" [Divide/div.cpp:16]   --->   Operation 33 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.._crit_edge_crit_edge, label %4" [Divide/div.cpp:16]   --->   Operation 34 'br' <Predicate = (!icmp_ln3 & !tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%Q_load_1 = load i8* %Q_load" [Divide/div.cpp:19]   --->   Operation 35 'load' 'Q_load_1' <Predicate = (!icmp_ln3 & !tmp & !icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.39ns)   --->   "%sub_ln18 = sub i8 %or_ln, %D_read" [Divide/div.cpp:18]   --->   Operation 36 'sub' 'sub_ln18' <Predicate = (!icmp_ln3 & !tmp & !icmp_ln16)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.66ns)   --->   "%or_ln19 = or i8 %Q_load_1, %shl_ln12" [Divide/div.cpp:19]   --->   Operation 37 'or' 'or_ln19' <Predicate = (!icmp_ln3 & !tmp & !icmp_ln16)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %Q, i8 %or_ln19) nounwind" [Divide/div.cpp:19]   --->   Operation 38 'write' <Predicate = (!icmp_ln3 & !tmp & !icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.18ns)   --->   "store i8 %or_ln19, i8* %Q_load" [Divide/div.cpp:20]   --->   Operation 39 'store' <Predicate = (!icmp_ln3 & !tmp & !icmp_ln16)> <Delay = 1.18>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "store i8 %sub_ln18, i8* %R_load" [Divide/div.cpp:20]   --->   Operation 40 'store' <Predicate = (!icmp_ln3 & !tmp & !icmp_ln16)> <Delay = 1.23>
ST_2 : Operation 41 [1/1] (1.23ns)   --->   "store i8 %or_ln, i8* %R_load" [Divide/div.cpp:16]   --->   Operation 41 'store' <Predicate = (!icmp_ln3 & !tmp & icmp_ln16)> <Delay = 1.23>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Divide/div.cpp:16]   --->   Operation 42 'br' <Predicate = (!icmp_ln3 & !tmp & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 43 'br' <Predicate = (!icmp_ln3 & tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [Divide/div.cpp:23]   --->   Operation 44 'ret' <Predicate = (tmp) | (icmp_ln3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %R, i8 %sub_ln18) nounwind" [Divide/div.cpp:18]   --->   Operation 45 'write' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Divide/div.cpp:20]   --->   Operation 46 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.36ns)   --->   "%i = add i4 %i_0, -1" [Divide/div.cpp:8]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [Divide/div.cpp:8]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
D_read            (read             ) [ 0011]
N_read            (read             ) [ 0011]
icmp_ln3          (icmp             ) [ 0111]
br_ln3            (br               ) [ 0000]
R_load            (alloca           ) [ 0111]
Q_load            (alloca           ) [ 0111]
write_ln5         (write            ) [ 0000]
write_ln6         (write            ) [ 0000]
store_ln8         (store            ) [ 0000]
store_ln8         (store            ) [ 0000]
br_ln8            (br               ) [ 0111]
i_0               (phi              ) [ 0011]
sext_ln8          (sext             ) [ 0000]
tmp               (bitselect        ) [ 0011]
empty             (speclooptripcount) [ 0000]
br_ln8            (br               ) [ 0000]
R_load_1          (load             ) [ 0000]
shl_ln12          (shl              ) [ 0000]
and_ln12          (and              ) [ 0000]
iBitN             (lshr             ) [ 0000]
trunc_ln14        (trunc            ) [ 0000]
trunc_ln14_1      (trunc            ) [ 0000]
or_ln             (bitconcatenate   ) [ 0000]
write_ln14        (write            ) [ 0000]
icmp_ln16         (icmp             ) [ 0011]
br_ln16           (br               ) [ 0000]
Q_load_1          (load             ) [ 0000]
sub_ln18          (sub              ) [ 0001]
or_ln19           (or               ) [ 0000]
write_ln19        (write            ) [ 0000]
store_ln20        (store            ) [ 0000]
store_ln20        (store            ) [ 0000]
store_ln16        (store            ) [ 0000]
br_ln16           (br               ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln23          (ret              ) [ 0000]
write_ln18        (write            ) [ 0000]
br_ln20           (br               ) [ 0000]
i                 (add              ) [ 0111]
br_ln8            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="D">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="divide_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="R_load_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_load/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="Q_load_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_load/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="D_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="N_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln5/1 write_ln19/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/1 write_ln14/2 write_ln18/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="1"/>
<pin id="76" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_0_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="4" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln8_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln8_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln8_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="R_load_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_load_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln12_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln12/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="and_ln12_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="1"/>
<pin id="126" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="iBitN_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="iBitN/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln14_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln14_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="or_ln_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln16_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Q_load_1_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_load_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln18_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="1"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="or_ln19_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln20_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln20_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln16_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="D_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="N_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln3_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="R_load_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="R_load "/>
</bind>
</comp>

<comp id="215" class="1005" name="Q_load_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="Q_load "/>
</bind>
</comp>

<comp id="225" class="1005" name="icmp_ln16_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="229" class="1005" name="sub_ln18_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="90"><net_src comp="46" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="78" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="78" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="102" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="102" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="114" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="134" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="155"><net_src comp="142" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="142" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="156" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="117" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="159" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="142" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="74" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="46" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="201"><net_src comp="52" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="206"><net_src comp="86" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="38" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="218"><net_src comp="42" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="228"><net_src comp="151" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="159" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="237"><net_src comp="186" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q | {1 2 }
	Port: R | {1 2 3 }
 - Input state : 
	Port: divide : N | {1 }
	Port: divide : D | {1 }
  - Chain level:
	State 1
		br_ln3 : 1
		store_ln8 : 1
		store_ln8 : 1
	State 2
		sext_ln8 : 1
		tmp : 1
		br_ln8 : 2
		shl_ln12 : 2
		and_ln12 : 3
		iBitN : 3
		trunc_ln14 : 4
		trunc_ln14_1 : 1
		or_ln : 5
		write_ln14 : 6
		icmp_ln16 : 6
		br_ln16 : 7
		sub_ln18 : 6
		or_ln19 : 3
		write_ln19 : 3
		store_ln20 : 3
		store_ln20 : 7
		store_ln16 : 6
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |    icmp_ln3_fu_86   |    0    |    11   |
|          |   icmp_ln16_fu_151  |    0    |    11   |
|----------|---------------------|---------|---------|
|   lshr   |     iBitN_fu_128    |    0    |    19   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln18_fu_159   |    0    |    15   |
|----------|---------------------|---------|---------|
|    add   |       i_fu_186      |    0    |    13   |
|----------|---------------------|---------|---------|
|    shl   |   shl_ln12_fu_117   |    0    |    11   |
|----------|---------------------|---------|---------|
|    and   |   and_ln12_fu_123   |    0    |    8    |
|----------|---------------------|---------|---------|
|    or    |    or_ln19_fu_164   |    0    |    8    |
|----------|---------------------|---------|---------|
|   read   |  D_read_read_fu_46  |    0    |    0    |
|          |  N_read_read_fu_52  |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_58   |    0    |    0    |
|          |   grp_write_fu_66   |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln8_fu_102   |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_106     |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln14_fu_134  |    0    |    0    |
|          | trunc_ln14_1_fu_138 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     or_ln_fu_142    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    96   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  D_read_reg_192 |    8   |
|  N_read_reg_198 |    8   |
|  Q_load_reg_215 |    8   |
|  R_load_reg_207 |    8   |
|    i_0_reg_74   |    4   |
|    i_reg_234    |    4   |
|icmp_ln16_reg_225|    1   |
| icmp_ln3_reg_203|    1   |
| sub_ln18_reg_229|    8   |
+-----------------+--------+
|      Total      |   50   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_58 |  p2  |   2  |   8  |   16   ||    9    |
| grp_write_fu_66 |  p2  |   3  |   8  |   24   ||    15   |
|    i_0_reg_74   |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   ||  3.6055 ||    33   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   33   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   50   |   129  |
+-----------+--------+--------+--------+
