# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sim_1/imports/completed_files/tb_uart_driver.vhd" \

# Do not sort compile order
nosort
