verilog work "../source/asic_core.v"
