 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_N10_mem32K_40nm.xml	  multiclock.blif	  common_-sdc_file_sdc/samples/A.sdc	  0.30	  vpr	  66.07 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  67656	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  27.7 MiB	  0.00	  22	  20	  370	  90	  177	  103	  66.1 MiB	  0.00	  0.00	  0.814658	  0.814658	  -2.77132	  -0.814658	  0.571	  0.01	  2.9443e-05	  2.3962e-05	  0.0012498	  0.00101955	  -1	  -1	  -1	  -1	  8	  15	  3	  107788	  107788	  4794.78	  299.674	  0.01	  0.00228835	  0.00195386	  564	  862	  -1	  24	  3	  14	  14	  524	  362	  0.739641	  0.571	  -2.62128	  -0.739641	  0	  0	  5401.54	  337.596	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.000912704	  0.000837767	 
 k6_N10_mem32K_40nm.xml	  multiclock.blif	  common_-sdc_file_sdc/samples/B.sdc	  0.27	  vpr	  66.44 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  68036	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  27.8 MiB	  0.00	  22	  20	  430	  104	  172	  154	  66.4 MiB	  0.00	  0.00	  0.571	  0.571	  0	  0	  0.571	  0.01	  1.9614e-05	  1.5415e-05	  0.0010293	  0.000819149	  -1	  -1	  -1	  -1	  8	  11	  3	  107788	  107788	  4794.78	  299.674	  0.01	  0.00205952	  0.00175874	  564	  862	  -1	  20	  5	  13	  13	  309	  150	  0.571	  0.571	  0	  0	  0	  0	  5401.54	  337.596	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.000952502	  0.000872239	 
 k6_N10_mem32K_40nm.xml	  multiclock.blif	  common_-sdc_file_sdc/samples/C.sdc	  0.28	  vpr	  66.32 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  67912	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  27.9 MiB	  0.01	  22	  20	  410	  113	  223	  74	  66.3 MiB	  0.00	  0.00	  0.646297	  0.645978	  -2.18937	  -0.645978	  0.571	  0.01	  3.0873e-05	  2.4578e-05	  0.00151287	  0.0011723	  -1	  -1	  -1	  -1	  8	  17	  8	  107788	  107788	  4794.78	  299.674	  0.01	  0.00299477	  0.00247792	  564	  862	  -1	  12	  8	  25	  25	  377	  165	  0.592131	  0.571	  -2.01022	  -0.592131	  0	  0	  5401.54	  337.596	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00119501	  0.00106059	 
 k6_N10_mem32K_40nm.xml	  multiclock.blif	  common_-sdc_file_sdc/samples/D.sdc	  0.28	  vpr	  66.44 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  68036	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  28.1 MiB	  0.00	  22	  20	  390	  106	  205	  79	  66.4 MiB	  0.00	  0.00	  1.64604	  1.64598	  -5.31933	  -1.64598	  0.571	  0.01	  2.9203e-05	  2.1796e-05	  0.00119597	  0.000863886	  -1	  -1	  -1	  -1	  8	  23	  7	  107788	  107788	  4794.78	  299.674	  0.01	  0.00259145	  0.00208601	  564	  862	  -1	  9	  4	  11	  11	  190	  81	  1.57153	  0.571	  -4.89933	  -1.57153	  0	  0	  5401.54	  337.596	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00102744	  0.000926089	 
 k6_N10_mem32K_40nm.xml	  multiclock.blif	  common_-sdc_file_sdc/samples/E.sdc	  0.27	  vpr	  66.20 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  67784	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  27.8 MiB	  0.00	  22	  22	  30	  10	  12	  8	  66.2 MiB	  0.00	  0.00	  1.44967	  1.44903	  -2.90973	  -1.44903	  0.571	  0.01	  4.8819e-05	  3.7e-05	  0.000215878	  0.000169501	  -1	  -1	  -1	  -1	  8	  24	  5	  107788	  107788	  4794.78	  299.674	  0.01	  0.00143114	  0.00122243	  564	  862	  -1	  19	  5	  18	  18	  404	  200	  1.37578	  0.571	  -2.70755	  -1.37578	  0	  0	  5401.54	  337.596	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00113405	  0.00101135	 
 k6_N10_mem32K_40nm.xml	  multiclock.blif	  common_-sdc_file_sdc/samples/F.sdc	  0.27	  vpr	  66.13 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  67720	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  27.7 MiB	  0.00	  22	  20	  370	  95	  153	  122	  66.1 MiB	  0.00	  0.00	  0.146298	  0.145978	  0	  0	  0.571	  0.01	  3.0867e-05	  2.5256e-05	  0.00131289	  0.00106875	  -1	  -1	  -1	  -1	  8	  11	  2	  107788	  107788	  4794.78	  299.674	  0.01	  0.00229577	  0.00196649	  564	  862	  -1	  17	  5	  13	  13	  264	  119	  0.0706414	  0.571	  0	  0	  0	  0	  5401.54	  337.596	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00109453	  0.000995331	 
