{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575389758998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575389759001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:15:58 2019 " "Processing started: Tue Dec  3 13:15:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575389759001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575389759001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map socorro -c socorro --generate_functional_sim_netlist " "Command: quartus_map socorro -c socorro --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575389759003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575389759312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pre_projeto " "Found entity 1: pre_projeto" {  } { { "pre_projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive.v 1 1 " "Found 1 design units, including 1 entities, in source file positive.v" { { "Info" "ISGN_ENTITY_NAME" "1 positive_conv " "Found entity 1: positive_conv" {  } { { "positive.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/positive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759456 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux muxie.v " "Entity \"mux\" obtained from \"muxie.v\" instead of from Quartus II megafunction library" {  } { { "muxie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/muxie.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575389759458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxie.v 1 1 " "Found 1 design units, including 1 entities, in source file muxie.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "muxie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/muxie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddie.v 1 1 " "Found 1 design units, including 1 entities, in source file leddie.v" { { "Info" "ISGN_ENTITY_NAME" "1 process_led " "Found entity 1: process_led" {  } { { "leddie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/leddie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter_wrapper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter_wrapper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_wrapper " "Found entity 1: bcd_converter_wrapper" {  } { { "bcd_converter_wrapper.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file change_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 change_sign " "Found entity 1: change_sign" {  } { { "change_sign.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/change_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat.sv 1 1 " "Found 1 design units, including 1 entities, in source file concat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "concat.sv" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/concat.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575389759463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575389759463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575389759558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_projeto pre_projeto:inst " "Elaborating entity \"pre_projeto\" for hierarchy \"pre_projeto:inst\"" {  } { { "calculator.bdf" "inst" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 64 456 624 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process_led pre_projeto:inst\|process_led:inst19 " "Elaborating entity \"process_led\" for hierarchy \"pre_projeto:inst\|process_led:inst19\"" {  } { { "pre_projeto.bdf" "inst19" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 176 680 856 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 7 leddie.v(33) " "Verilog HDL assignment warning at leddie.v(33): truncated value with size 28 to match size of target (7)" {  } { { "leddie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/leddie.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575389759600 "|calculator|pre_projeto:inst|process_led:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_sign pre_projeto:inst\|change_sign:inst11 " "Elaborating entity \"change_sign\" for hierarchy \"pre_projeto:inst\|change_sign:inst11\"" {  } { { "pre_projeto.bdf" "inst11" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 360 96 256 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 change_sign.v(7) " "Verilog HDL assignment warning at change_sign.v(7): truncated value with size 32 to match size of target (8)" {  } { { "change_sign.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/change_sign.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575389759626 "|calculator|pre_projeto:inst|change_sign:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador pre_projeto:inst\|somador:inst " "Elaborating entity \"somador\" for hierarchy \"pre_projeto:inst\|somador:inst\"" {  } { { "pre_projeto.bdf" "inst" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 112 296 464 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout adder.v(8) " "Verilog HDL or VHDL warning at adder.v(8): object \"Cout\" assigned a value but never read" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575389759631 "|calculator|pre_projeto:inst|somador:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(10) " "Verilog HDL assignment warning at adder.v(10): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575389759632 "|calculator|pre_projeto:inst|somador:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder.v(12) " "Verilog HDL assignment warning at adder.v(12): truncated value with size 32 to match size of target (1)" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575389759632 "|calculator|pre_projeto:inst|somador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_wrapper pre_projeto:inst\|bcd_converter_wrapper:inst9 " "Elaborating entity \"bcd_converter_wrapper\" for hierarchy \"pre_projeto:inst\|bcd_converter_wrapper:inst9\"" {  } { { "pre_projeto.bdf" "inst9" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 256 336 464 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5 " "Elaborating entity \"bcd_converter\" for hierarchy \"pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\"" {  } { { "bcd_converter_wrapper.bdf" "inst5" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { { 168 752 896 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2 " "Elaborating entity \"74185\" for hierarchy \"pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2\"" {  } { { "bcd_converter.bdf" "inst2" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter.bdf" { { 88 576 696 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2 " "Elaborated megafunction instantiation \"pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2\"" {  } { { "bcd_converter.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter.bdf" { { 88 576 696 248 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575389759700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux pre_projeto:inst\|bcd_converter_wrapper:inst9\|mux:inst4 " "Elaborating entity \"mux\" for hierarchy \"pre_projeto:inst\|bcd_converter_wrapper:inst9\|mux:inst4\"" {  } { { "bcd_converter_wrapper.bdf" "inst4" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { { 168 600 752 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positive_conv pre_projeto:inst\|bcd_converter_wrapper:inst9\|positive_conv:inst1 " "Elaborating entity \"positive_conv\" for hierarchy \"pre_projeto:inst\|bcd_converter_wrapper:inst9\|positive_conv:inst1\"" {  } { { "bcd_converter_wrapper.bdf" "inst1" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { { 112 400 552 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 positive.v(7) " "Verilog HDL assignment warning at positive.v(7): truncated value with size 32 to match size of target (8)" {  } { { "positive.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/positive.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575389759710 "|calculator|pre_projeto:inst|bcd_converter_wrapper:inst9|positive_conv:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat concat:inst2 " "Elaborating entity \"concat\" for hierarchy \"concat:inst2\"" {  } { { "calculator.bdf" "inst2" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 80 128 288 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575389759726 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key 0 " "Ignored assignment(s) for \"key\[0\]\" because \"key\" is not a bus or array" {  } { { "calculator.bdf" "key" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 120 288 456 136 "key" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1575389759864 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key 1 " "Ignored assignment(s) for \"key\[1\]\" because \"key\" is not a bus or array" {  } { { "calculator.bdf" "key" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 120 288 456 136 "key" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1575389759865 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key 2 " "Ignored assignment(s) for \"key\[2\]\" because \"key\" is not a bus or array" {  } { { "calculator.bdf" "key" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 120 288 456 136 "key" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1575389759865 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key 3 " "Ignored assignment(s) for \"key\[3\]\" because \"key\" is not a bus or array" {  } { { "calculator.bdf" "key" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 120 288 456 136 "key" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1575389759865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575389759916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:15:59 2019 " "Processing ended: Tue Dec  3 13:15:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575389759916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575389759916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575389759916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575389759916 ""}
