#ifndef RED_HW_CNT_TEST
//////////////////////////////////////////////////////////////////
// $Author: pkaplan $
// $Revision: 1.1 $
//////////////////////////////////////////////////////////////////
#define RED_HW_CNT_TEST
#include "red_red_naxislave_define.h"
    int red_hw_cnt_reg_test (int inst, const int seed, const int check_default, unsigned int* addr_error, unsigned int* exp_data, unsigned int* got_data) ;

        typedef struct { 
                unsigned int word_addr;
                unsigned int init;
                unsigned int mask;
        } table_entry_t;

        const table_entry_t red_hw_cnt_reg_table[] = 
                {{ RED_HI0_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI1_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI2_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI3_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI4_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI5_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI6_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI7_CNT_RX_ALLOW_VNTAG_DROP , RED_HI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_HI0_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI1_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI2_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI3_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI4_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI5_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI6_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI7_CNT_RX_FWD_DROP , RED_HI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_BI0_CNT_RX_MC_DROP , RED_BI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_NI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_NI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_NI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_NI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_BI0_CNT_RX_RUNT_PKT_DROP , RED_BI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI0_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI1_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI2_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI3_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI4_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI5_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI6_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI7_CNT_RX_RUNT_PKT_DROP , RED_HI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI0_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_HI1_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_HI2_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_HI3_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_HI4_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_HI5_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_HI6_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_HI7_CNT_CLASS_XOFF_CNT0 , RED_HI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_NI0_CNT_CLASS_XOFF_CNT0 , RED_NI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_NI1_CNT_CLASS_XOFF_CNT0 , RED_NI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_NI2_CNT_CLASS_XOFF_CNT0 , RED_NI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_NI3_CNT_CLASS_XOFF_CNT0 , RED_NI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_BI0_CNT_MAC_RX_OCTET_OFLO , RED_BI_CNT_MAC_RX_OCTET_OFLO_DEF,0xffffffff }
		,{ RED_NI0_CNT_MCST_FWD_TABLE_EMPTY_DROP , RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_DEF,0xffffffff }
		,{ RED_NI1_CNT_MCST_FWD_TABLE_EMPTY_DROP , RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_DEF,0xffffffff }
		,{ RED_NI2_CNT_MCST_FWD_TABLE_EMPTY_DROP , RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_DEF,0xffffffff }
		,{ RED_NI3_CNT_MCST_FWD_TABLE_EMPTY_DROP , RED_NI_CNT_MCST_FWD_TABLE_EMPTY_DROP_DEF,0xffffffff }
		,{ RED_BI0_GBE_CNT_RMA0 , RED_BI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_BI0_CNT_RX_ECHANNEL_DROP , RED_BI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_CI0_CNT_MAC_TX_OCTET_OFLO , RED_CI_CNT_MAC_TX_OCTET_OFLO_DEF,0xffffffff }
		,{ RED_NF_CNT_MCST_ECC_UCE , RED_NF_CNT_MCST_ECC_UCE_DEF,0x000000ff }
		,{ RED_CI0_CNT_CLASS_XOFF_CNT0 , RED_CI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_CI0_CNT_RX_RUNT_PKT_DROP , RED_CI_CNT_RX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_HI0_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI1_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI2_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI3_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI4_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI5_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI6_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI7_CNT_CLASS_XOFF_CNT1 , RED_HI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_NI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_NI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_NI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_NI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_BI0_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_BI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_NI0_CNT_UCST_RANGE_CHECK_DROP , RED_NI_CNT_UCST_RANGE_CHECK_DROP_DEF,0xffffffff }
		,{ RED_NI1_CNT_UCST_RANGE_CHECK_DROP , RED_NI_CNT_UCST_RANGE_CHECK_DROP_DEF,0xffffffff }
		,{ RED_NI2_CNT_UCST_RANGE_CHECK_DROP , RED_NI_CNT_UCST_RANGE_CHECK_DROP_DEF,0xffffffff }
		,{ RED_NI3_CNT_UCST_RANGE_CHECK_DROP , RED_NI_CNT_UCST_RANGE_CHECK_DROP_DEF,0xffffffff }
		,{ RED_CI0_CNT_CLASS_XOFF_DURATION_CNT1 , RED_CI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_CI0_CNT_CLASS_XOFF_CNT1 , RED_CI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_NI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_NI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_NI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_NI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000000f }
		,{ RED_HI0_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI1_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI2_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI3_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI4_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI5_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI6_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI7_CNT_TX_LB_DROP , RED_HI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_HI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI4_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI5_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI6_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI7_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_CI0_CNT_MAC_RX_OCTET_OFLO , RED_CI_CNT_MAC_RX_OCTET_OFLO_DEF,0xffffffff }
		,{ RED_NI0_CNT_CLASS_XOFF_DURATION_CNT1 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_NI1_CNT_CLASS_XOFF_DURATION_CNT1 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_NI2_CNT_CLASS_XOFF_DURATION_CNT1 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_NI3_CNT_CLASS_XOFF_DURATION_CNT1 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_NI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_NI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_NI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_NI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_NI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000000f }
		,{ RED_CI0_CNT_TX_RUNT_PKT_DROP , RED_CI_CNT_TX_RUNT_PKT_DROP_DEF,0x000000ff }
		,{ RED_CI0_GBE_CNT_RMA1 , RED_CI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_NF_CNT_MCST_ECC_CE , RED_NF_CNT_MCST_ECC_CE_DEF,0x000000ff }
		,{ RED_CI0_GBE_CNT_RMA2 , RED_CI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_NI0_CNT_CLASS_XOFF_DURATION_CNT0 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_NI1_CNT_CLASS_XOFF_DURATION_CNT0 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_NI2_CNT_CLASS_XOFF_DURATION_CNT0 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_NI3_CNT_CLASS_XOFF_DURATION_CNT0 , RED_NI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI0_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI1_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI2_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI3_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI4_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI5_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI6_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI7_CNT_CLASS_XOFF_DURATION_CNT0 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_NI0_CNT_CLASS_XOFF_CNT1 , RED_NI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_NI1_CNT_CLASS_XOFF_CNT1 , RED_NI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_NI2_CNT_CLASS_XOFF_CNT1 , RED_NI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_NI3_CNT_CLASS_XOFF_CNT1 , RED_NI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI1_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI2_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI3_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI4_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI5_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI6_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI7_GBE_CNT_RMA0 , RED_HI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_HI0_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_HI1_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_HI2_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_HI3_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_HI4_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_HI5_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_HI6_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_HI7_CNT_RX_ECHANNEL_DROP , RED_HI_CNT_RX_ECHANNEL_DROP_DEF,0x000000ff }
		,{ RED_CI0_CNT_CLASS_XOFF_DURATION_CNT0 , RED_CI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_CI0_CNT_SWITCH_DROP , RED_CI_CNT_SWITCH_DROP_DEF,0x000000ff }
		,{ RED_BI0_CNT_RX_ALLOW_VNTAG_DROP , RED_BI_CNT_RX_ALLOW_VNTAG_DROP_DEF,0x0000ffff }
		,{ RED_BI0_CNT_TX_LB_DROP , RED_BI_CNT_TX_LB_DROP_DEF,0x0000ffff }
		,{ RED_BI0_CNT_CLASS_XOFF_CNT1 , RED_BI_CNT_CLASS_XOFF_CNT1_DEF,0x0000ffff }
		,{ RED_HI0_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI1_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI2_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI3_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI4_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI5_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI6_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI7_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP , RED_HI_CNT_RX_SRC_VIF_OUT_OF_RANGE_DROP_DEF,0xffffffff }
		,{ RED_HI0_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI1_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI2_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI3_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI4_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI5_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI6_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI7_GBE_CNT_RMA1 , RED_HI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_HI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI4_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI5_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI6_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI7_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI1_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI2_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI3_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI4_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI5_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI6_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI7_GBE_CNT_RMA2 , RED_HI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_HI0_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_HI1_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_HI2_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_HI3_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_HI4_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_HI5_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_HI6_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_HI7_CNT_CLASS_XOFF_DURATION_CNT1 , RED_HI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_CI0_GBE_CNT_RMA0 , RED_CI_GBE_CNT_RMA0_DEF,0xffffffff }
		,{ RED_CI0_CNT_HOST_MC_DROP , RED_CI_CNT_HOST_MC_DROP_DEF,0x000000ff }
		,{ RED_BI0_CNT_CLASS_XOFF_DURATION_CNT1 , RED_BI_CNT_CLASS_XOFF_DURATION_CNT1_DEF,0x00ffffff }
		,{ RED_BI0_CNT_RX_FWD_DROP , RED_BI_CNT_RX_FWD_DROP_DEF,0xffffffff }
		,{ RED_HI0_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI1_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI2_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI3_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI4_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI5_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI6_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_HI7_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_RX_OCTETSOK_OV_INC_DEF,0x0000ffff }
		,{ RED_NI0_CNT_EXPECTED_DROP , RED_NI_CNT_EXPECTED_DROP_DEF,0xffffffff }
		,{ RED_NI1_CNT_EXPECTED_DROP , RED_NI_CNT_EXPECTED_DROP_DEF,0xffffffff }
		,{ RED_NI2_CNT_EXPECTED_DROP , RED_NI_CNT_EXPECTED_DROP_DEF,0xffffffff }
		,{ RED_NI3_CNT_EXPECTED_DROP , RED_NI_CNT_EXPECTED_DROP_DEF,0xffffffff }
		,{ RED_HI0_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_HI1_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_HI2_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_HI3_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_HI4_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_HI5_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_HI6_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_HI7_CNT_RX_MC_DROP , RED_HI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_NI0_CNT_MCST_FWD_TABLE_MISS_DROP , RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_DEF,0xffffffff }
		,{ RED_NI1_CNT_MCST_FWD_TABLE_MISS_DROP , RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_DEF,0xffffffff }
		,{ RED_NI2_CNT_MCST_FWD_TABLE_MISS_DROP , RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_DEF,0xffffffff }
		,{ RED_NI3_CNT_MCST_FWD_TABLE_MISS_DROP , RED_NI_CNT_MCST_FWD_TABLE_MISS_DROP_DEF,0xffffffff }
		,{ RED_BI0_CNT_CLASS_XOFF_CNT0 , RED_BI_CNT_CLASS_XOFF_CNT0_DEF,0x0000ffff }
		,{ RED_BI0_GBE_CNT_RMA2 , RED_BI_GBE_CNT_RMA2_DEF,0xffffffff }
		,{ RED_BI0_CNT_CLASS_XOFF_DURATION_CNT0 , RED_BI_CNT_CLASS_XOFF_DURATION_CNT0_DEF,0x00ffffff }
		,{ RED_HI0_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI1_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI2_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI3_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI4_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI5_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI6_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_HI7_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC , RED_HI_MAC_CNT_XGBE_STAT_P0_TX_OCTETS_OV_INC_DEF,0x0000ffff }
		,{ RED_NI0_CNT_RX_MC_DROP , RED_NI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_NI1_CNT_RX_MC_DROP , RED_NI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_NI2_CNT_RX_MC_DROP , RED_NI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_NI3_CNT_RX_MC_DROP , RED_NI_CNT_RX_MC_DROP_DEF,0xffffffff }
		,{ RED_BI0_CNT_MAC_TX_OCTET_OFLO , RED_BI_CNT_MAC_TX_OCTET_OFLO_DEF,0xffffffff }
		,{ RED_CI0_CNT_RX_CRC_ERR , RED_CI_CNT_RX_CRC_ERR_DEF,0x0000000f }
		,{ RED_CI0_CNT_TX_CRC_ERR , RED_CI_CNT_TX_CRC_ERR_DEF,0x0000000f }
		,{ RED_BI0_GBE_CNT_RMA1 , RED_BI_GBE_CNT_RMA1_DEF,0xffffffff }
		,{ RED_CI0_CNT_HOST_UC_DROP , RED_CI_CNT_HOST_UC_DROP_DEF,0x000000ff }
                };
#endif
