

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Mon Aug  5 23:03:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d3_S3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1364|  1364|  1364|  1364|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_3_Loop  |  1290|  1290|       129|          -|          -|    10|    no    |
        | + Flat_3_Loop  |   122|   122|        43|         40|          1|     3|    yes   |
        +----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 40, D = 43, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 51 3 
3 --> 46 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 3 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 2 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dense_array = alloca [10 x float], align 16" [cnn/dense_out.cpp:28]   --->   Operation 53 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %1" [cnn/dense_out.cpp:31]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %d, %Dense_3_Loop_end ]"   --->   Operation 55 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %d_0, -6" [cnn/dense_out.cpp:31]   --->   Operation 56 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [cnn/dense_out.cpp:31]   --->   Operation 58 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %3, label %Dense_3_Loop_begin" [cnn/dense_out.cpp:31]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str331) nounwind" [cnn/dense_out.cpp:32]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str331)" [cnn/dense_out.cpp:32]   --->   Operation 61 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %d_0 to i64" [cnn/dense_out.cpp:38]   --->   Operation 62 'zext' 'zext_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %d_0 to i10" [cnn/dense_out.cpp:36]   --->   Operation 63 'zext' 'zext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i4 %d_0 to i9" [cnn/dense_out.cpp:36]   --->   Operation 64 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [cnn/dense_out.cpp:36]   --->   Operation 65 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x float]* %prediction)" [cnn/dense_out.cpp:44]   --->   Operation 66 'call' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Dense_3_Loop_begin ], [ %w_sum_9, %Flat_3_Loop ]" [cnn/dense_out.cpp:38]   --->   Operation 67 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%f_0_0 = phi i5 [ 0, %Dense_3_Loop_begin ], [ %add_ln36_8, %Flat_3_Loop ]" [cnn/dense_out.cpp:36]   --->   Operation 68 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 69 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %f_0_0, -2" [cnn/dense_out.cpp:36]   --->   Operation 70 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %Dense_3_Loop_end, label %Flat_3_Loop" [cnn/dense_out.cpp:36]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %f_0_0 to i64" [cnn/dense_out.cpp:38]   --->   Operation 72 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_0, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 73 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln38_11 = zext i8 %tmp_2 to i9" [cnn/dense_out.cpp:38]   --->   Operation 74 'zext' 'zext_ln38_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_0, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 75 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln38_12 = zext i6 %tmp_5 to i9" [cnn/dense_out.cpp:38]   --->   Operation 76 'zext' 'zext_ln38_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i9 %zext_ln38_12, %zext_ln38_11" [cnn/dense_out.cpp:38]   --->   Operation 77 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln38_1 = add i9 %add_ln38, %zext_ln36_6" [cnn/dense_out.cpp:38]   --->   Operation 78 'add' 'add_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln38_13 = zext i9 %add_ln38_1 to i64" [cnn/dense_out.cpp:38]   --->   Operation 79 'zext' 'zext_ln38_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%dense_out_weights_ad = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_13" [cnn/dense_out.cpp:38]   --->   Operation 80 'getelementptr' 'dense_out_weights_ad' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [cnn/dense_out.cpp:38]   --->   Operation 81 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_1" [cnn/dense_out.cpp:38]   --->   Operation 82 'getelementptr' 'dense_2_out_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%dense_2_out_load = load float* %dense_2_out_addr, align 8" [cnn/dense_out.cpp:38]   --->   Operation 83 'load' 'dense_2_out_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln36 = or i5 %f_0_0, 1" [cnn/dense_out.cpp:36]   --->   Operation 84 'or' 'or_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i5 %or_ln36 to i64" [cnn/dense_out.cpp:38]   --->   Operation 85 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%dense_2_out_addr_1 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_2" [cnn/dense_out.cpp:38]   --->   Operation 86 'getelementptr' 'dense_2_out_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%dense_2_out_load_1 = load float* %dense_2_out_addr_1, align 4" [cnn/dense_out.cpp:38]   --->   Operation 87 'load' 'dense_2_out_load_1' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%f_0_0_cast1 = zext i5 %f_0_0 to i6" [cnn/dense_out.cpp:36]   --->   Operation 88 'zext' 'f_0_0_cast1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [cnn/dense_out.cpp:38]   --->   Operation 89 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%dense_2_out_load = load float* %dense_2_out_addr, align 8" [cnn/dense_out.cpp:38]   --->   Operation 90 'load' 'dense_2_out_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 91 [2/2] (12.3ns)   --->   "%tmp_4 = fmul float %dense_out_weights_lo, %dense_2_out_load" [cnn/dense_out.cpp:38]   --->   Operation 91 'fmul' 'tmp_4' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln36, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln38_14 = zext i8 %tmp_6 to i9" [cnn/dense_out.cpp:38]   --->   Operation 93 'zext' 'zext_ln38_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %or_ln36, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 94 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln38_15 = zext i6 %tmp_7 to i9" [cnn/dense_out.cpp:38]   --->   Operation 95 'zext' 'zext_ln38_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_2 = add i9 %zext_ln38_15, %zext_ln38_14" [cnn/dense_out.cpp:38]   --->   Operation 96 'add' 'add_ln38_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln38_3 = add i9 %add_ln38_2, %zext_ln36_6" [cnn/dense_out.cpp:38]   --->   Operation 97 'add' 'add_ln38_3' <Predicate = (!icmp_ln36)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln38_16 = zext i9 %add_ln38_3 to i64" [cnn/dense_out.cpp:38]   --->   Operation 98 'zext' 'zext_ln38_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_1 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_16" [cnn/dense_out.cpp:38]   --->   Operation 99 'getelementptr' 'dense_out_weights_ad_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_1 = load float* %dense_out_weights_ad_1, align 4" [cnn/dense_out.cpp:38]   --->   Operation 100 'load' 'dense_out_weights_lo_1' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 101 [1/2] (2.32ns)   --->   "%dense_2_out_load_1 = load float* %dense_2_out_addr_1, align 4" [cnn/dense_out.cpp:38]   --->   Operation 101 'load' 'dense_2_out_load_1' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %f_0_0, 2" [cnn/dense_out.cpp:36]   --->   Operation 102 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i5 %add_ln36 to i64" [cnn/dense_out.cpp:38]   --->   Operation 103 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln36, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 104 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln38_17 = zext i8 %tmp_8 to i9" [cnn/dense_out.cpp:38]   --->   Operation 105 'zext' 'zext_ln38_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln36, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 106 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln38_18 = zext i6 %tmp_9 to i9" [cnn/dense_out.cpp:38]   --->   Operation 107 'zext' 'zext_ln38_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_4 = add i9 %zext_ln38_18, %zext_ln38_17" [cnn/dense_out.cpp:38]   --->   Operation 108 'add' 'add_ln38_4' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln38_5 = add i9 %add_ln38_4, %zext_ln36_6" [cnn/dense_out.cpp:38]   --->   Operation 109 'add' 'add_ln38_5' <Predicate = (!icmp_ln36)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%dense_2_out_addr_2 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_3" [cnn/dense_out.cpp:38]   --->   Operation 110 'getelementptr' 'dense_2_out_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (2.32ns)   --->   "%dense_2_out_load_2 = load float* %dense_2_out_addr_2, align 8" [cnn/dense_out.cpp:38]   --->   Operation 111 'load' 'dense_2_out_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 112 [1/1] (1.78ns)   --->   "%add_ln36_1 = add i6 %f_0_0_cast1, 3" [cnn/dense_out.cpp:36]   --->   Operation 112 'add' 'add_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i6 %add_ln36_1 to i64" [cnn/dense_out.cpp:38]   --->   Operation 113 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%dense_2_out_addr_3 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_4" [cnn/dense_out.cpp:38]   --->   Operation 114 'getelementptr' 'dense_2_out_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (2.32ns)   --->   "%dense_2_out_load_3 = load float* %dense_2_out_addr_3, align 4" [cnn/dense_out.cpp:38]   --->   Operation 115 'load' 'dense_2_out_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 116 [1/2] (12.3ns)   --->   "%tmp_4 = fmul float %dense_out_weights_lo, %dense_2_out_load" [cnn/dense_out.cpp:38]   --->   Operation 116 'fmul' 'tmp_4' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_1 = load float* %dense_out_weights_ad_1, align 4" [cnn/dense_out.cpp:38]   --->   Operation 117 'load' 'dense_out_weights_lo_1' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 118 [2/2] (12.3ns)   --->   "%tmp_4_1 = fmul float %dense_out_weights_lo_1, %dense_2_out_load_1" [cnn/dense_out.cpp:38]   --->   Operation 118 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln38_19 = zext i9 %add_ln38_5 to i64" [cnn/dense_out.cpp:38]   --->   Operation 119 'zext' 'zext_ln38_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_2 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_19" [cnn/dense_out.cpp:38]   --->   Operation 120 'getelementptr' 'dense_out_weights_ad_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_2 = load float* %dense_out_weights_ad_2, align 4" [cnn/dense_out.cpp:38]   --->   Operation 121 'load' 'dense_out_weights_lo_2' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 122 [1/2] (2.32ns)   --->   "%dense_2_out_load_2 = load float* %dense_2_out_addr_2, align 8" [cnn/dense_out.cpp:38]   --->   Operation 122 'load' 'dense_2_out_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 123 [1/2] (2.32ns)   --->   "%dense_2_out_load_3 = load float* %dense_2_out_addr_3, align 4" [cnn/dense_out.cpp:38]   --->   Operation 123 'load' 'dense_2_out_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 124 [1/1] (1.78ns)   --->   "%add_ln36_2 = add i6 %f_0_0_cast1, 4" [cnn/dense_out.cpp:36]   --->   Operation 124 'add' 'add_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i6 %add_ln36_2 to i64" [cnn/dense_out.cpp:38]   --->   Operation 125 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%dense_2_out_addr_4 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_5" [cnn/dense_out.cpp:38]   --->   Operation 126 'getelementptr' 'dense_2_out_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (2.32ns)   --->   "%dense_2_out_load_4 = load float* %dense_2_out_addr_4, align 8" [cnn/dense_out.cpp:38]   --->   Operation 127 'load' 'dense_2_out_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 128 [1/1] (1.78ns)   --->   "%add_ln36_3 = add i6 %f_0_0_cast1, 5" [cnn/dense_out.cpp:36]   --->   Operation 128 'add' 'add_ln36_3' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i6 %add_ln36_3 to i64" [cnn/dense_out.cpp:38]   --->   Operation 129 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%dense_2_out_addr_5 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_6" [cnn/dense_out.cpp:38]   --->   Operation 130 'getelementptr' 'dense_2_out_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (2.32ns)   --->   "%dense_2_out_load_5 = load float* %dense_2_out_addr_5, align 4" [cnn/dense_out.cpp:38]   --->   Operation 131 'load' 'dense_2_out_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 132 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 132 'fadd' 'w_sum_s' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/2] (12.3ns)   --->   "%tmp_4_1 = fmul float %dense_out_weights_lo_1, %dense_2_out_load_1" [cnn/dense_out.cpp:38]   --->   Operation 133 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_2 = load float* %dense_out_weights_ad_2, align 4" [cnn/dense_out.cpp:38]   --->   Operation 134 'load' 'dense_out_weights_lo_2' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 135 [2/2] (12.3ns)   --->   "%tmp_4_2 = fmul float %dense_out_weights_lo_2, %dense_2_out_load_2" [cnn/dense_out.cpp:38]   --->   Operation 135 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln36_1, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 136 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln38_20 = zext i9 %tmp_10 to i10" [cnn/dense_out.cpp:38]   --->   Operation 137 'zext' 'zext_ln38_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln36_1, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 138 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln38_21 = zext i7 %tmp_11 to i10" [cnn/dense_out.cpp:38]   --->   Operation 139 'zext' 'zext_ln38_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_6 = add i10 %zext_ln38_21, %zext_ln38_20" [cnn/dense_out.cpp:38]   --->   Operation 140 'add' 'add_ln38_6' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln38_7 = add i10 %add_ln38_6, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 141 'add' 'add_ln38_7' <Predicate = (!icmp_ln36)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln38_22 = zext i10 %add_ln38_7 to i64" [cnn/dense_out.cpp:38]   --->   Operation 142 'zext' 'zext_ln38_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_3 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_22" [cnn/dense_out.cpp:38]   --->   Operation 143 'getelementptr' 'dense_out_weights_ad_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_3 = load float* %dense_out_weights_ad_3, align 4" [cnn/dense_out.cpp:38]   --->   Operation 144 'load' 'dense_out_weights_lo_3' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 145 [1/2] (2.32ns)   --->   "%dense_2_out_load_4 = load float* %dense_2_out_addr_4, align 8" [cnn/dense_out.cpp:38]   --->   Operation 145 'load' 'dense_2_out_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 146 [1/2] (2.32ns)   --->   "%dense_2_out_load_5 = load float* %dense_2_out_addr_5, align 4" [cnn/dense_out.cpp:38]   --->   Operation 146 'load' 'dense_2_out_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln36_4 = add i6 %f_0_0_cast1, 6" [cnn/dense_out.cpp:36]   --->   Operation 147 'add' 'add_ln36_4' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i6 %add_ln36_4 to i64" [cnn/dense_out.cpp:38]   --->   Operation 148 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%dense_2_out_addr_6 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_7" [cnn/dense_out.cpp:38]   --->   Operation 149 'getelementptr' 'dense_2_out_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 150 [2/2] (2.32ns)   --->   "%dense_2_out_load_6 = load float* %dense_2_out_addr_6, align 8" [cnn/dense_out.cpp:38]   --->   Operation 150 'load' 'dense_2_out_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 151 [1/1] (1.78ns)   --->   "%add_ln36_5 = add i6 %f_0_0_cast1, 7" [cnn/dense_out.cpp:36]   --->   Operation 151 'add' 'add_ln36_5' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i6 %add_ln36_5 to i64" [cnn/dense_out.cpp:38]   --->   Operation 152 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%dense_2_out_addr_7 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_8" [cnn/dense_out.cpp:38]   --->   Operation 153 'getelementptr' 'dense_2_out_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (2.32ns)   --->   "%dense_2_out_load_7 = load float* %dense_2_out_addr_7, align 4" [cnn/dense_out.cpp:38]   --->   Operation 154 'load' 'dense_2_out_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 155 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 155 'fadd' 'w_sum_s' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_4_2 = fmul float %dense_out_weights_lo_2, %dense_2_out_load_2" [cnn/dense_out.cpp:38]   --->   Operation 156 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_3 = load float* %dense_out_weights_ad_3, align 4" [cnn/dense_out.cpp:38]   --->   Operation 157 'load' 'dense_out_weights_lo_3' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_7 : Operation 158 [2/2] (12.3ns)   --->   "%tmp_4_3 = fmul float %dense_out_weights_lo_3, %dense_2_out_load_3" [cnn/dense_out.cpp:38]   --->   Operation 158 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln36_2, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 159 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln38_23 = zext i9 %tmp_12 to i10" [cnn/dense_out.cpp:38]   --->   Operation 160 'zext' 'zext_ln38_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln36_2, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 161 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln38_24 = zext i7 %tmp_13 to i10" [cnn/dense_out.cpp:38]   --->   Operation 162 'zext' 'zext_ln38_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_8 = add i10 %zext_ln38_24, %zext_ln38_23" [cnn/dense_out.cpp:38]   --->   Operation 163 'add' 'add_ln38_8' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln38_9 = add i10 %add_ln38_8, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 164 'add' 'add_ln38_9' <Predicate = (!icmp_ln36)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln38_25 = zext i10 %add_ln38_9 to i64" [cnn/dense_out.cpp:38]   --->   Operation 165 'zext' 'zext_ln38_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_4 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_25" [cnn/dense_out.cpp:38]   --->   Operation 166 'getelementptr' 'dense_out_weights_ad_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_4 = load float* %dense_out_weights_ad_4, align 4" [cnn/dense_out.cpp:38]   --->   Operation 167 'load' 'dense_out_weights_lo_4' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_7 : Operation 168 [1/2] (2.32ns)   --->   "%dense_2_out_load_6 = load float* %dense_2_out_addr_6, align 8" [cnn/dense_out.cpp:38]   --->   Operation 168 'load' 'dense_2_out_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 169 [1/2] (2.32ns)   --->   "%dense_2_out_load_7 = load float* %dense_2_out_addr_7, align 4" [cnn/dense_out.cpp:38]   --->   Operation 169 'load' 'dense_2_out_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 170 [1/1] (1.78ns)   --->   "%add_ln36_6 = add i6 %f_0_0_cast1, 8" [cnn/dense_out.cpp:36]   --->   Operation 170 'add' 'add_ln36_6' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i6 %add_ln36_6 to i64" [cnn/dense_out.cpp:38]   --->   Operation 171 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%dense_2_out_addr_8 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_9" [cnn/dense_out.cpp:38]   --->   Operation 172 'getelementptr' 'dense_2_out_addr_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (2.32ns)   --->   "%dense_2_out_load_8 = load float* %dense_2_out_addr_8, align 8" [cnn/dense_out.cpp:38]   --->   Operation 173 'load' 'dense_2_out_load_8' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 174 [1/1] (1.78ns)   --->   "%add_ln36_7 = add i6 %f_0_0_cast1, 9" [cnn/dense_out.cpp:36]   --->   Operation 174 'add' 'add_ln36_7' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln38_10 = zext i6 %add_ln36_7 to i64" [cnn/dense_out.cpp:38]   --->   Operation 175 'zext' 'zext_ln38_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%dense_2_out_addr_9 = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_10" [cnn/dense_out.cpp:38]   --->   Operation 176 'getelementptr' 'dense_2_out_addr_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 177 [2/2] (2.32ns)   --->   "%dense_2_out_load_9 = load float* %dense_2_out_addr_9, align 4" [cnn/dense_out.cpp:38]   --->   Operation 177 'load' 'dense_2_out_load_9' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 15.6>
ST_8 : Operation 178 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 178 'fadd' 'w_sum_s' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/2] (12.3ns)   --->   "%tmp_4_3 = fmul float %dense_out_weights_lo_3, %dense_2_out_load_3" [cnn/dense_out.cpp:38]   --->   Operation 179 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_4 = load float* %dense_out_weights_ad_4, align 4" [cnn/dense_out.cpp:38]   --->   Operation 180 'load' 'dense_out_weights_lo_4' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 181 [2/2] (12.3ns)   --->   "%tmp_4_4 = fmul float %dense_out_weights_lo_4, %dense_2_out_load_4" [cnn/dense_out.cpp:38]   --->   Operation 181 'fmul' 'tmp_4_4' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln36_3, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 182 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln38_26 = zext i9 %tmp_14 to i10" [cnn/dense_out.cpp:38]   --->   Operation 183 'zext' 'zext_ln38_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln36_3, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 184 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln38_27 = zext i7 %tmp_15 to i10" [cnn/dense_out.cpp:38]   --->   Operation 185 'zext' 'zext_ln38_27' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_10 = add i10 %zext_ln38_27, %zext_ln38_26" [cnn/dense_out.cpp:38]   --->   Operation 186 'add' 'add_ln38_10' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 187 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln38_11 = add i10 %add_ln38_10, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 187 'add' 'add_ln38_11' <Predicate = (!icmp_ln36)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln38_28 = zext i10 %add_ln38_11 to i64" [cnn/dense_out.cpp:38]   --->   Operation 188 'zext' 'zext_ln38_28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_5 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_28" [cnn/dense_out.cpp:38]   --->   Operation 189 'getelementptr' 'dense_out_weights_ad_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 190 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_5 = load float* %dense_out_weights_ad_5, align 4" [cnn/dense_out.cpp:38]   --->   Operation 190 'load' 'dense_out_weights_lo_5' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 191 [1/2] (2.32ns)   --->   "%dense_2_out_load_8 = load float* %dense_2_out_addr_8, align 8" [cnn/dense_out.cpp:38]   --->   Operation 191 'load' 'dense_2_out_load_8' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 192 [1/2] (2.32ns)   --->   "%dense_2_out_load_9 = load float* %dense_2_out_addr_9, align 4" [cnn/dense_out.cpp:38]   --->   Operation 192 'load' 'dense_2_out_load_9' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 15.6>
ST_9 : Operation 193 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 193 'fadd' 'w_sum_s' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/2] (12.3ns)   --->   "%tmp_4_4 = fmul float %dense_out_weights_lo_4, %dense_2_out_load_4" [cnn/dense_out.cpp:38]   --->   Operation 194 'fmul' 'tmp_4_4' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_5 = load float* %dense_out_weights_ad_5, align 4" [cnn/dense_out.cpp:38]   --->   Operation 195 'load' 'dense_out_weights_lo_5' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_9 : Operation 196 [2/2] (12.3ns)   --->   "%tmp_4_5 = fmul float %dense_out_weights_lo_5, %dense_2_out_load_5" [cnn/dense_out.cpp:38]   --->   Operation 196 'fmul' 'tmp_4_5' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln36_4, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 197 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln38_29 = zext i9 %tmp_16 to i10" [cnn/dense_out.cpp:38]   --->   Operation 198 'zext' 'zext_ln38_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln36_4, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 199 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln38_30 = zext i7 %tmp_17 to i10" [cnn/dense_out.cpp:38]   --->   Operation 200 'zext' 'zext_ln38_30' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_12 = add i10 %zext_ln38_30, %zext_ln38_29" [cnn/dense_out.cpp:38]   --->   Operation 201 'add' 'add_ln38_12' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln38_13 = add i10 %add_ln38_12, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 202 'add' 'add_ln38_13' <Predicate = (!icmp_ln36)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln38_31 = zext i10 %add_ln38_13 to i64" [cnn/dense_out.cpp:38]   --->   Operation 203 'zext' 'zext_ln38_31' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_6 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_31" [cnn/dense_out.cpp:38]   --->   Operation 204 'getelementptr' 'dense_out_weights_ad_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 205 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_6 = load float* %dense_out_weights_ad_6, align 4" [cnn/dense_out.cpp:38]   --->   Operation 205 'load' 'dense_out_weights_lo_6' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 10 <SV = 9> <Delay = 15.6>
ST_10 : Operation 206 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_4_1" [cnn/dense_out.cpp:38]   --->   Operation 206 'fadd' 'w_sum_1' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/2] (12.3ns)   --->   "%tmp_4_5 = fmul float %dense_out_weights_lo_5, %dense_2_out_load_5" [cnn/dense_out.cpp:38]   --->   Operation 207 'fmul' 'tmp_4_5' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_6 = load float* %dense_out_weights_ad_6, align 4" [cnn/dense_out.cpp:38]   --->   Operation 208 'load' 'dense_out_weights_lo_6' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_10 : Operation 209 [2/2] (12.3ns)   --->   "%tmp_4_6 = fmul float %dense_out_weights_lo_6, %dense_2_out_load_6" [cnn/dense_out.cpp:38]   --->   Operation 209 'fmul' 'tmp_4_6' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_18 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln36_5, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 210 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln38_32 = zext i9 %tmp_18 to i10" [cnn/dense_out.cpp:38]   --->   Operation 211 'zext' 'zext_ln38_32' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln36_5, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 212 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln38_33 = zext i7 %tmp_19 to i10" [cnn/dense_out.cpp:38]   --->   Operation 213 'zext' 'zext_ln38_33' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_14 = add i10 %zext_ln38_33, %zext_ln38_32" [cnn/dense_out.cpp:38]   --->   Operation 214 'add' 'add_ln38_14' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 215 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln38_15 = add i10 %add_ln38_14, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 215 'add' 'add_ln38_15' <Predicate = (!icmp_ln36)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln38_34 = zext i10 %add_ln38_15 to i64" [cnn/dense_out.cpp:38]   --->   Operation 216 'zext' 'zext_ln38_34' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_7 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_34" [cnn/dense_out.cpp:38]   --->   Operation 217 'getelementptr' 'dense_out_weights_ad_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 218 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_7 = load float* %dense_out_weights_ad_7, align 4" [cnn/dense_out.cpp:38]   --->   Operation 218 'load' 'dense_out_weights_lo_7' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 11 <SV = 10> <Delay = 15.6>
ST_11 : Operation 219 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_4_1" [cnn/dense_out.cpp:38]   --->   Operation 219 'fadd' 'w_sum_1' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/2] (12.3ns)   --->   "%tmp_4_6 = fmul float %dense_out_weights_lo_6, %dense_2_out_load_6" [cnn/dense_out.cpp:38]   --->   Operation 220 'fmul' 'tmp_4_6' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_7 = load float* %dense_out_weights_ad_7, align 4" [cnn/dense_out.cpp:38]   --->   Operation 221 'load' 'dense_out_weights_lo_7' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_11 : Operation 222 [2/2] (12.3ns)   --->   "%tmp_4_7 = fmul float %dense_out_weights_lo_7, %dense_2_out_load_7" [cnn/dense_out.cpp:38]   --->   Operation 222 'fmul' 'tmp_4_7' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_20 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln36_6, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 223 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln38_35 = zext i9 %tmp_20 to i10" [cnn/dense_out.cpp:38]   --->   Operation 224 'zext' 'zext_ln38_35' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln36_6, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 225 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln38_36 = zext i7 %tmp_21 to i10" [cnn/dense_out.cpp:38]   --->   Operation 226 'zext' 'zext_ln38_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_16 = add i10 %zext_ln38_36, %zext_ln38_35" [cnn/dense_out.cpp:38]   --->   Operation 227 'add' 'add_ln38_16' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 228 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln38_17 = add i10 %add_ln38_16, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 228 'add' 'add_ln38_17' <Predicate = (!icmp_ln36)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln38_37 = zext i10 %add_ln38_17 to i64" [cnn/dense_out.cpp:38]   --->   Operation 229 'zext' 'zext_ln38_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_8 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_37" [cnn/dense_out.cpp:38]   --->   Operation 230 'getelementptr' 'dense_out_weights_ad_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 231 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_8 = load float* %dense_out_weights_ad_8, align 4" [cnn/dense_out.cpp:38]   --->   Operation 231 'load' 'dense_out_weights_lo_8' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln36_7, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 232 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln38_38 = zext i9 %tmp_22 to i10" [cnn/dense_out.cpp:38]   --->   Operation 233 'zext' 'zext_ln38_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln36_7, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 234 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln38_39 = zext i7 %tmp_23 to i10" [cnn/dense_out.cpp:38]   --->   Operation 235 'zext' 'zext_ln38_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_18 = add i10 %zext_ln38_39, %zext_ln38_38" [cnn/dense_out.cpp:38]   --->   Operation 236 'add' 'add_ln38_18' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 237 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln38_19 = add i10 %add_ln38_18, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 237 'add' 'add_ln38_19' <Predicate = (!icmp_ln36)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 15.6>
ST_12 : Operation 238 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_4_1" [cnn/dense_out.cpp:38]   --->   Operation 238 'fadd' 'w_sum_1' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/2] (12.3ns)   --->   "%tmp_4_7 = fmul float %dense_out_weights_lo_7, %dense_2_out_load_7" [cnn/dense_out.cpp:38]   --->   Operation 239 'fmul' 'tmp_4_7' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_8 = load float* %dense_out_weights_ad_8, align 4" [cnn/dense_out.cpp:38]   --->   Operation 240 'load' 'dense_out_weights_lo_8' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_12 : Operation 241 [2/2] (12.3ns)   --->   "%tmp_4_8 = fmul float %dense_out_weights_lo_8, %dense_2_out_load_8" [cnn/dense_out.cpp:38]   --->   Operation 241 'fmul' 'tmp_4_8' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln38_40 = zext i10 %add_ln38_19 to i64" [cnn/dense_out.cpp:38]   --->   Operation 242 'zext' 'zext_ln38_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_9 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_40" [cnn/dense_out.cpp:38]   --->   Operation 243 'getelementptr' 'dense_out_weights_ad_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 244 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_9 = load float* %dense_out_weights_ad_9, align 4" [cnn/dense_out.cpp:38]   --->   Operation 244 'load' 'dense_out_weights_lo_9' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 13 <SV = 12> <Delay = 15.6>
ST_13 : Operation 245 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_4_1" [cnn/dense_out.cpp:38]   --->   Operation 245 'fadd' 'w_sum_1' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/2] (12.3ns)   --->   "%tmp_4_8 = fmul float %dense_out_weights_lo_8, %dense_2_out_load_8" [cnn/dense_out.cpp:38]   --->   Operation 246 'fmul' 'tmp_4_8' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_9 = load float* %dense_out_weights_ad_9, align 4" [cnn/dense_out.cpp:38]   --->   Operation 247 'load' 'dense_out_weights_lo_9' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_13 : Operation 248 [2/2] (12.3ns)   --->   "%tmp_4_9 = fmul float %dense_out_weights_lo_9, %dense_2_out_load_9" [cnn/dense_out.cpp:38]   --->   Operation 248 'fmul' 'tmp_4_9' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 249 [4/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_4_2" [cnn/dense_out.cpp:38]   --->   Operation 249 'fadd' 'w_sum_2' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/2] (12.3ns)   --->   "%tmp_4_9 = fmul float %dense_out_weights_lo_9, %dense_2_out_load_9" [cnn/dense_out.cpp:38]   --->   Operation 250 'fmul' 'tmp_4_9' <Predicate = (!icmp_ln36)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 251 [3/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_4_2" [cnn/dense_out.cpp:38]   --->   Operation 251 'fadd' 'w_sum_2' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 252 [2/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_4_2" [cnn/dense_out.cpp:38]   --->   Operation 252 'fadd' 'w_sum_2' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 253 [1/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_4_2" [cnn/dense_out.cpp:38]   --->   Operation 253 'fadd' 'w_sum_2' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 254 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_4_3" [cnn/dense_out.cpp:38]   --->   Operation 254 'fadd' 'w_sum_3' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 255 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_4_3" [cnn/dense_out.cpp:38]   --->   Operation 255 'fadd' 'w_sum_3' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 256 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_4_3" [cnn/dense_out.cpp:38]   --->   Operation 256 'fadd' 'w_sum_3' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 257 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_4_3" [cnn/dense_out.cpp:38]   --->   Operation 257 'fadd' 'w_sum_3' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 258 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4_4" [cnn/dense_out.cpp:38]   --->   Operation 258 'fadd' 'w_sum_4' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 259 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4_4" [cnn/dense_out.cpp:38]   --->   Operation 259 'fadd' 'w_sum_4' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 260 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4_4" [cnn/dense_out.cpp:38]   --->   Operation 260 'fadd' 'w_sum_4' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 261 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4_4" [cnn/dense_out.cpp:38]   --->   Operation 261 'fadd' 'w_sum_4' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 262 [4/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_4_5" [cnn/dense_out.cpp:38]   --->   Operation 262 'fadd' 'w_sum_5' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 263 [3/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_4_5" [cnn/dense_out.cpp:38]   --->   Operation 263 'fadd' 'w_sum_5' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 264 [2/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_4_5" [cnn/dense_out.cpp:38]   --->   Operation 264 'fadd' 'w_sum_5' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 265 [1/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_4_5" [cnn/dense_out.cpp:38]   --->   Operation 265 'fadd' 'w_sum_5' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 266 [4/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_4_6" [cnn/dense_out.cpp:38]   --->   Operation 266 'fadd' 'w_sum_6' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 267 [3/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_4_6" [cnn/dense_out.cpp:38]   --->   Operation 267 'fadd' 'w_sum_6' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 268 [2/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_4_6" [cnn/dense_out.cpp:38]   --->   Operation 268 'fadd' 'w_sum_6' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 269 [1/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_4_6" [cnn/dense_out.cpp:38]   --->   Operation 269 'fadd' 'w_sum_6' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 270 [4/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_6, %tmp_4_7" [cnn/dense_out.cpp:38]   --->   Operation 270 'fadd' 'w_sum_7' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 271 [3/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_6, %tmp_4_7" [cnn/dense_out.cpp:38]   --->   Operation 271 'fadd' 'w_sum_7' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 272 [2/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_6, %tmp_4_7" [cnn/dense_out.cpp:38]   --->   Operation 272 'fadd' 'w_sum_7' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 273 [1/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_6, %tmp_4_7" [cnn/dense_out.cpp:38]   --->   Operation 273 'fadd' 'w_sum_7' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 274 [4/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_7, %tmp_4_8" [cnn/dense_out.cpp:38]   --->   Operation 274 'fadd' 'w_sum_8' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 275 [3/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_7, %tmp_4_8" [cnn/dense_out.cpp:38]   --->   Operation 275 'fadd' 'w_sum_8' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 276 [2/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_7, %tmp_4_8" [cnn/dense_out.cpp:38]   --->   Operation 276 'fadd' 'w_sum_8' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 277 [1/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_7, %tmp_4_8" [cnn/dense_out.cpp:38]   --->   Operation 277 'fadd' 'w_sum_8' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 278 [4/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_8, %tmp_4_9" [cnn/dense_out.cpp:38]   --->   Operation 278 'fadd' 'w_sum_9' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 279 [1/1] (1.78ns)   --->   "%add_ln36_8 = add i5 %f_0_0, 10" [cnn/dense_out.cpp:36]   --->   Operation 279 'add' 'add_ln36_8' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 280 [3/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_8, %tmp_4_9" [cnn/dense_out.cpp:38]   --->   Operation 280 'fadd' 'w_sum_9' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 281 [2/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_8, %tmp_4_9" [cnn/dense_out.cpp:38]   --->   Operation 281 'fadd' 'w_sum_9' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str432) nounwind" [cnn/dense_out.cpp:37]   --->   Operation 282 'specloopname' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str432)" [cnn/dense_out.cpp:37]   --->   Operation 283 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [cnn/dense_out.cpp:38]   --->   Operation 284 'specpipeline' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 285 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str432, i32 %tmp_3)" [cnn/dense_out.cpp:40]   --->   Operation 285 'specregionend' 'empty_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 286 [1/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_8, %tmp_4_9" [cnn/dense_out.cpp:38]   --->   Operation 286 'fadd' 'w_sum_9' <Predicate = (!icmp_ln36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 287 [1/1] (0.00ns)   --->   "br label %2" [cnn/dense_out.cpp:36]   --->   Operation 287 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 46 <SV = 3> <Delay = 3.25>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "%dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln38" [cnn/dense_out.cpp:41]   --->   Operation 288 'getelementptr' 'dense_out_bias_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 289 [2/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [cnn/dense_out.cpp:41]   --->   Operation 289 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 47 <SV = 4> <Delay = 13.7>
ST_47 : Operation 290 [1/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [cnn/dense_out.cpp:41]   --->   Operation 290 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_47 : Operation 291 [4/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 291 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 5> <Delay = 10.5>
ST_48 : Operation 292 [3/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 292 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 6> <Delay = 10.5>
ST_49 : Operation 293 [2/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 293 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 7> <Delay = 12.8>
ST_50 : Operation 294 [1/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 294 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 295 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln38" [cnn/dense_out.cpp:41]   --->   Operation 295 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 296 [1/1] (2.32ns)   --->   "store float %tmp, float* %dense_array_addr, align 4" [cnn/dense_out.cpp:41]   --->   Operation 296 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str331, i32 %tmp_s)" [cnn/dense_out.cpp:42]   --->   Operation 297 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (0.00ns)   --->   "br label %1" [cnn/dense_out.cpp:31]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 2> <Delay = 0.00>
ST_51 : Operation 299 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x float]* %prediction)" [cnn/dense_out.cpp:44]   --->   Operation 299 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 300 [1/1] (0.00ns)   --->   "ret void" [cnn/dense_out.cpp:45]   --->   Operation 300 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('d') with incoming values : ('d', cnn/dense_out.cpp:31) [9]  (1.77 ns)

 <State 2>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln31', cnn/dense_out.cpp:31) [10]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f_0_0', cnn/dense_out.cpp:36) with incoming values : ('add_ln36_8', cnn/dense_out.cpp:36) [23]  (0 ns)
	'add' operation ('add_ln38', cnn/dense_out.cpp:38) [37]  (0 ns)
	'add' operation ('add_ln38_1', cnn/dense_out.cpp:38) [38]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_ad', cnn/dense_out.cpp:38) [40]  (0 ns)
	'load' operation ('dense_out_weights_lo', cnn/dense_out.cpp:38) on array 'dense_out_weights' [41]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo', cnn/dense_out.cpp:38) on array 'dense_out_weights' [41]  (3.25 ns)
	'fmul' operation ('tmp_4', cnn/dense_out.cpp:38) [44]  (12.4 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_1', cnn/dense_out.cpp:38) on array 'dense_out_weights' [57]  (3.25 ns)
	'fmul' operation ('tmp_4_1', cnn/dense_out.cpp:38) [60]  (12.4 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_2', cnn/dense_out.cpp:38) on array 'dense_out_weights' [72]  (3.25 ns)
	'fmul' operation ('tmp_4_2', cnn/dense_out.cpp:38) [75]  (12.4 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_3', cnn/dense_out.cpp:38) on array 'dense_out_weights' [87]  (3.25 ns)
	'fmul' operation ('tmp_4_3', cnn/dense_out.cpp:38) [90]  (12.4 ns)

 <State 8>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_4', cnn/dense_out.cpp:38) on array 'dense_out_weights' [102]  (3.25 ns)
	'fmul' operation ('tmp_4_4', cnn/dense_out.cpp:38) [105]  (12.4 ns)

 <State 9>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_5', cnn/dense_out.cpp:38) on array 'dense_out_weights' [117]  (3.25 ns)
	'fmul' operation ('tmp_4_5', cnn/dense_out.cpp:38) [120]  (12.4 ns)

 <State 10>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_6', cnn/dense_out.cpp:38) on array 'dense_out_weights' [132]  (3.25 ns)
	'fmul' operation ('tmp_4_6', cnn/dense_out.cpp:38) [135]  (12.4 ns)

 <State 11>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_7', cnn/dense_out.cpp:38) on array 'dense_out_weights' [147]  (3.25 ns)
	'fmul' operation ('tmp_4_7', cnn/dense_out.cpp:38) [150]  (12.4 ns)

 <State 12>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_8', cnn/dense_out.cpp:38) on array 'dense_out_weights' [162]  (3.25 ns)
	'fmul' operation ('tmp_4_8', cnn/dense_out.cpp:38) [165]  (12.4 ns)

 <State 13>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_9', cnn/dense_out.cpp:38) on array 'dense_out_weights' [177]  (3.25 ns)
	'fmul' operation ('tmp_4_9', cnn/dense_out.cpp:38) [180]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_9', cnn/dense_out.cpp:38) [180]  (12.4 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', cnn/dense_out.cpp:38) [76]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', cnn/dense_out.cpp:38) [76]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', cnn/dense_out.cpp:38) [76]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', cnn/dense_out.cpp:38) [91]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', cnn/dense_out.cpp:38) [91]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', cnn/dense_out.cpp:38) [91]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', cnn/dense_out.cpp:38) [91]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/dense_out.cpp:38) [106]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/dense_out.cpp:38) [106]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/dense_out.cpp:38) [106]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/dense_out.cpp:38) [106]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', cnn/dense_out.cpp:38) [121]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', cnn/dense_out.cpp:38) [121]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', cnn/dense_out.cpp:38) [121]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', cnn/dense_out.cpp:38) [121]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', cnn/dense_out.cpp:38) [136]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', cnn/dense_out.cpp:38) [136]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', cnn/dense_out.cpp:38) [136]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', cnn/dense_out.cpp:38) [136]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', cnn/dense_out.cpp:38) [151]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', cnn/dense_out.cpp:38) [151]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', cnn/dense_out.cpp:38) [151]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', cnn/dense_out.cpp:38) [151]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', cnn/dense_out.cpp:38) [166]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', cnn/dense_out.cpp:38) [166]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', cnn/dense_out.cpp:38) [166]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', cnn/dense_out.cpp:38) [166]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/dense_out.cpp:38) [181]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/dense_out.cpp:38) [181]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/dense_out.cpp:38) [181]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/dense_out.cpp:38) [181]  (10.5 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_out_bias_addr', cnn/dense_out.cpp:41) [185]  (0 ns)
	'load' operation ('dense_out_bias_load', cnn/dense_out.cpp:41) on array 'dense_out_bias' [186]  (3.25 ns)

 <State 47>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_out_bias_load', cnn/dense_out.cpp:41) on array 'dense_out_bias' [186]  (3.25 ns)
	'fadd' operation ('tmp', cnn/dense_out.cpp:41) [187]  (10.5 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp', cnn/dense_out.cpp:41) [187]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp', cnn/dense_out.cpp:41) [187]  (10.5 ns)

 <State 50>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp', cnn/dense_out.cpp:41) [187]  (10.5 ns)
	'store' operation ('store_ln41', cnn/dense_out.cpp:41) of variable 'tmp', cnn/dense_out.cpp:41 on array 'dense_array', cnn/dense_out.cpp:28 [189]  (2.32 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
