// Seed: 3127224845
module module_0 #(
    parameter id_12 = 32'd86
) (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9
);
  wire id_11;
  wire _id_12;
  assign module_1.id_4 = 0;
  wire id_13;
  logic [id_12 : 1] id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5
);
  wire id_7;
  wire id_8;
  ;
  wire id_9;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  nor primCall (id_2, id_15, id_9, id_14, id_12);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_5,
      id_0,
      id_2,
      id_5,
      id_2,
      id_2,
      id_2
  );
  wire id_19, id_20;
endmodule
