# Chapter 4.6: Minimum and Maximum Mode

## ğŸ“š Chapter Overview

The 8086 can operate in two modes: Minimum mode for simple single-processor systems, and Maximum mode for multiprocessor systems with coprocessors. This chapter explains both configurations.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Differentiate between minimum and maximum modes
- Understand minimum mode pin functions
- Explain maximum mode with 8288 bus controller
- Design systems for both configurations
- Understand multiprocessor concepts

---

## 1. Mode Selection

### 1.1 MN/MXÌ„ Pin

```
MODE SELECTION:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Pin 33: MN/MXÌ„ (Minimum/Maximum)                               â”‚
â”‚                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   MN/MXÌ„ = HIGH (VCC) â†’ MINIMUM MODE                     â”‚   â”‚
â”‚   â”‚   â€¢ Single processor systems                             â”‚   â”‚
â”‚   â”‚   â€¢ 8086 directly generates control signals              â”‚   â”‚
â”‚   â”‚   â€¢ Simpler, less hardware                               â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   MN/MXÌ„ = LOW (GND) â†’ MAXIMUM MODE                       â”‚   â”‚
â”‚   â”‚   â€¢ Multiprocessor systems                               â”‚   â”‚
â”‚   â”‚   â€¢ Requires 8288 Bus Controller                         â”‚   â”‚
â”‚   â”‚   â€¢ Supports 8087/8089 coprocessors                      â”‚   â”‚
â”‚   â”‚   â€¢ More complex, more hardware                          â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                  â”‚
â”‚   Note: MN/MXÌ„ must be connected to VCC or GND                   â”‚
â”‚         It cannot be left floating                              â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.2 Pin Function Comparison

```
PINS THAT CHANGE FUNCTION:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Pin   â”‚    Minimum Mode       â”‚    Maximum Mode       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   24    â”‚   INTÄ€ (Int Ack)      â”‚   QSÌ„1                 â”‚
â”‚   25    â”‚   ALE                 â”‚   QSÌ„0                 â”‚
â”‚   26    â”‚   DENÌ„                 â”‚   SÌ„0                  â”‚
â”‚   27    â”‚   DT/RÌ„                â”‚   SÌ„1                  â”‚
â”‚   28    â”‚   M/ÄªO                â”‚   SÌ„2                  â”‚
â”‚   29    â”‚   WRÌ„                  â”‚   LOCKÌ„               â”‚
â”‚   30    â”‚   HLDA                â”‚   RQÌ„/GTÌ„1             â”‚
â”‚   31    â”‚   HOLD                â”‚   RQÌ„/GTÌ„0             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  32     â”‚   RDÌ„ (unchanged)      â”‚   RDÌ„ (unchanged)      â”‚
â”‚  33     â”‚   MN/MXÌ„ = HIGH        â”‚   MN/MXÌ„ = LOW         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PINS UNCHANGED IN BOTH MODES:
â€¢ AD0-AD15 (Address/Data)
â€¢ A16-A19/S3-S6 (Address/Status)
â€¢ BHÄ’/S7 (Bus High Enable)
â€¢ RDÌ„ (Read)
â€¢ NMI, INTR (Interrupts)
â€¢ CLK, RESET, READY
â€¢ VCC, GND
```

---

## 2. Minimum Mode

### 2.1 Minimum Mode Configuration

```
MINIMUM MODE SYSTEM:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚     VCC â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                        â”‚
â”‚                        â”‚                                        â”‚
â”‚                   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                   â”‚
â”‚                   â”‚         â”‚                                   â”‚
â”‚    CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  8086   â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€ RESET                   â”‚
â”‚                   â”‚         â”‚                                   â”‚
â”‚    READY â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  (Min   â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€ INTR                    â”‚
â”‚                   â”‚   Mode) â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€ NMI                     â”‚
â”‚                   â”‚         â”‚                                   â”‚
â”‚                   â”‚ MN/MXÌ„=1 â”‚                                   â”‚
â”‚                   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                   â”‚
â”‚                        â”‚                                        â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”‚
â”‚         â”‚              â”‚              â”‚                        â”‚
â”‚         â–¼              â–¼              â–¼                        â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚    â”‚  Controlâ”‚   â”‚  Address â”‚   â”‚   Data   â”‚                  â”‚
â”‚    â”‚  Signalsâ”‚   â”‚   Bus    â”‚   â”‚   Bus    â”‚                  â”‚
â”‚    â”‚         â”‚   â”‚ (20-bit) â”‚   â”‚ (16-bit) â”‚                  â”‚
â”‚    â”‚ M/IO    â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â”‚ RDÌ„      â”‚   â”‚ A0-A19   â”‚   â”‚ D0-D15   â”‚                  â”‚
â”‚    â”‚ WRÌ„      â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â”‚ DENÌ„     â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â”‚ DT/RÌ„    â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â”‚ ALE     â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â”‚ INTA    â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â”‚ HOLD    â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â”‚ HLDA    â”‚   â”‚          â”‚   â”‚          â”‚                  â”‚
â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.2 Minimum Mode Signals

```
MINIMUM MODE CONTROL SIGNALS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   M/ÄªO (Pin 28):                                                â”‚
â”‚   â€¢ HIGH: Memory operation                                      â”‚
â”‚   â€¢ LOW: I/O operation                                          â”‚
â”‚   â€¢ Combined with RDÌ„/WRÌ„ for operation type                     â”‚
â”‚                                                                  â”‚
â”‚   RDÌ„ (Pin 32):                                                  â”‚
â”‚   â€¢ LOW: Read operation in progress                             â”‚
â”‚   â€¢ Data on bus is being read by CPU                           â”‚
â”‚                                                                  â”‚
â”‚   WRÌ„ (Pin 29):                                                  â”‚
â”‚   â€¢ LOW: Write operation in progress                            â”‚
â”‚   â€¢ CPU is putting data on bus                                  â”‚
â”‚                                                                  â”‚
â”‚   DENÌ„ (Pin 26 - Data Enable):                                   â”‚
â”‚   â€¢ LOW: Data bus transceiver should be enabled                â”‚
â”‚   â€¢ Used to enable 8286/8287 transceivers                      â”‚
â”‚                                                                  â”‚
â”‚   DT/RÌ„ (Pin 27 - Data Transmit/Receive):                        â”‚
â”‚   â€¢ HIGH: CPU is transmitting (write)                          â”‚
â”‚   â€¢ LOW: CPU is receiving (read)                               â”‚
â”‚   â€¢ Controls direction of 8286/8287 transceivers               â”‚
â”‚                                                                  â”‚
â”‚   ALE (Pin 25 - Address Latch Enable):                          â”‚
â”‚   â€¢ Pulse to latch address from AD0-AD15                       â”‚
â”‚   â€¢ HIGH during T1, address valid                              â”‚
â”‚   â€¢ Falling edge latches address into 8282/8283 latches        â”‚
â”‚                                                                  â”‚
â”‚   INTÄ€ (Pin 24):                                                â”‚
â”‚   â€¢ LOW: Acknowledging interrupt                               â”‚
â”‚   â€¢ Two pulses during interrupt acknowledge cycle              â”‚
â”‚                                                                  â”‚
â”‚   HOLD (Pin 31):                                                â”‚
â”‚   â€¢ Input: DMA controller requests bus                         â”‚
â”‚   â€¢ HIGH: Bus request active                                   â”‚
â”‚                                                                  â”‚
â”‚   HLDA (Pin 30):                                                â”‚
â”‚   â€¢ Output: CPU acknowledges bus grant                         â”‚
â”‚   â€¢ HIGH: CPU has released the bus                             â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.3 Minimum Mode System Block Diagram

```
MINIMUM MODE DETAILED SYSTEM:

                              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                              â”‚   8284 Clock    â”‚
                              â”‚   Generator     â”‚
                              â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                       â”‚ CLK
                                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                            8086                                 â”‚
â”‚                         (MN/MXÌ„ = 1)                             â”‚
â””â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”˜
   â”‚       â”‚          â”‚                                          â”‚
   â”‚ALE    â”‚AD0-AD15  â”‚A16-A19                                  â”‚
   â”‚       â”‚          â”‚                                          â”‚
   â”‚       â–¼          â–¼                                          â”‚
   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                     â”‚
   â”‚    â”‚  8282/8283       â”‚                                     â”‚
   â”‚    â”‚  Address Latches â”‚                                     â”‚
   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                     â”‚
   â”‚            â”‚ A0-A19 (latched)                               â”‚
   â–¼            â”‚                                                â”‚
 â”Œâ”€â”€â”€â”          â–¼                                                â”‚
 â”‚ L â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
 â”‚ a â”‚    â”‚                                            â”‚          â”‚
 â”‚ t â”‚    â”‚     ADDRESS BUS (20-bit)                  â”‚          â”‚
 â”‚ c â”‚    â”‚                                            â”‚          â”‚
 â”‚ h â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
 â””â”€â”€â”€â”˜                                                           â”‚
                                                                 â”‚
   DT/RÌ„, DENÌ„                                                     â”‚
   â”‚    â”‚                                                        â”‚
   â–¼    â–¼                                                        â”‚
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                 â”‚
 â”‚ 8286/8287   â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
 â”‚ Transceiversâ”‚                                        â”‚        â”‚
 â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                        â”‚        â”‚
        â”‚                                               â”‚        â”‚
        â–¼                                               â”‚        â”‚
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚        â”‚
  â”‚                                             â”‚       â”‚        â”‚
  â”‚         DATA BUS (16-bit)                  â”‚       â”‚        â”‚
  â”‚                                             â”‚       â”‚        â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚        â”‚
                                                        â”‚        â”‚
   M/ÄªO, RDÌ„, WRÌ„                                         â”‚        â”‚
   â”‚                                                    â”‚        â”‚
   â–¼                                                    â”‚        â”‚
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
 â”‚   Memory    â”‚     â”‚    I/O      â”‚     â”‚    I/O      â”‚        â”‚
 â”‚   (RAM/ROM) â”‚     â”‚  Devices    â”‚     â”‚  Devices    â”‚        â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
```

### 2.4 Bus Cycle in Minimum Mode

```
MINIMUM MODE BUS CYCLE TIMING:

        T1         T2         T3         T4
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
CLK â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚
    â””â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”˜

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
ALE â”‚        â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
AD  â”‚ ADDRESSâ”‚          DATA              â”‚ (Read)
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
M/ÄªO                         â”‚
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  (Memory)

    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€
RDÌ„                           â”‚       â”‚
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€

    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€
DENÌ„                          â”‚       â”‚
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€

    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 
DT/RÌ„                                        (LOW for read)
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€


T1: Address phase
    â€¢ Address valid on AD0-AD15, A16-A19
    â€¢ ALE high, falling edge latches address
    â€¢ M/ÄªO indicates memory or I/O

T2: Begin data phase
    â€¢ Address removed, data expected
    â€¢ RDÌ„ or WRÌ„ asserted
    â€¢ DENÌ„ enables transceivers

T3: Wait for data
    â€¢ READY sampled
    â€¢ Data transfer occurs

T4: End cycle
    â€¢ Control signals deasserted
    â€¢ Data latched (read) or removed (write)
```

---

## 3. Maximum Mode

### 3.1 Maximum Mode Configuration

```
MAXIMUM MODE SYSTEM:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚     GND â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                        â”‚
â”‚                        â”‚                                        â”‚
â”‚                   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚                   â”‚         â”‚ SÌ„0,SÌ„1,SÌ„2â”‚            â”‚            â”‚
â”‚    CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  8086   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   8288     â”‚            â”‚
â”‚                   â”‚         â”‚        â”‚    Bus     â”‚            â”‚
â”‚    READY â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  (Max   â”‚        â”‚ Controller â”‚            â”‚
â”‚                   â”‚   Mode) â”‚        â”‚            â”‚            â”‚
â”‚                   â”‚         â”‚        â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜            â”‚
â”‚                   â”‚ MN/MXÌ„=0 â”‚              â”‚                    â”‚
â”‚                   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜              â”‚                    â”‚
â”‚                        â”‚                   â”‚                    â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                   â”‚                    â”‚
â”‚         â”‚              â”‚                   â–¼                    â”‚
â”‚         â–¼              â–¼            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚   Control    â”‚           â”‚
â”‚    â”‚  Status â”‚   â”‚  Address â”‚      â”‚   Signals    â”‚           â”‚
â”‚    â”‚ Signals â”‚   â”‚   Bus    â”‚      â”‚              â”‚           â”‚
â”‚    â”‚         â”‚   â”‚ (20-bit) â”‚      â”‚ MEMRÌ„, MEMWÌ„  â”‚           â”‚
â”‚    â”‚ QS0,QS1 â”‚   â”‚          â”‚      â”‚ IORÌ„, IOWÌ„    â”‚           â”‚
â”‚    â”‚ LOCKÌ„    â”‚   â”‚ A0-A19   â”‚      â”‚ INTÄ€        â”‚           â”‚
â”‚    â”‚RQ/GT0,1 â”‚   â”‚          â”‚      â”‚ ALE, DENÌ„    â”‚           â”‚
â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚ DT/RÌ„, MCEÌ„   â”‚           â”‚
â”‚                                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.2 Maximum Mode Signals

```
MAXIMUM MODE SIGNALS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   SÌ„0, SÌ„1, SÌ„2 (Pins 26, 27, 28) - Status Signals:               â”‚
â”‚   â€¢ Encoded bus cycle type                                      â”‚
â”‚   â€¢ Decoded by 8288 Bus Controller                             â”‚
â”‚                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚   â”‚  SÌ„2  â”‚  SÌ„1  â”‚  SÌ„0  â”‚  Bus Cycle Type            â”‚          â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤          â”‚
â”‚   â”‚   0  â”‚   0  â”‚   0  â”‚  Interrupt Acknowledge     â”‚          â”‚
â”‚   â”‚   0  â”‚   0  â”‚   1  â”‚  Read I/O Port            â”‚          â”‚
â”‚   â”‚   0  â”‚   1  â”‚   0  â”‚  Write I/O Port           â”‚          â”‚
â”‚   â”‚   0  â”‚   1  â”‚   1  â”‚  Halt                      â”‚          â”‚
â”‚   â”‚   1  â”‚   0  â”‚   0  â”‚  Instruction Fetch         â”‚          â”‚
â”‚   â”‚   1  â”‚   0  â”‚   1  â”‚  Read Memory               â”‚          â”‚
â”‚   â”‚   1  â”‚   1  â”‚   0  â”‚  Write Memory              â”‚          â”‚
â”‚   â”‚   1  â”‚   1  â”‚   1  â”‚  Passive (no bus cycle)    â”‚          â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚                                                                  â”‚
â”‚   QSÌ„0, QSÌ„1 (Pins 24, 25) - Queue Status:                       â”‚
â”‚   â€¢ Indicates instruction queue activity                        â”‚
â”‚   â€¢ Used by coprocessors (8087) to track instruction flow      â”‚
â”‚                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚   â”‚  QSÌ„1 â”‚  QSÌ„0 â”‚  Queue Status                      â”‚         â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤         â”‚
â”‚   â”‚   0  â”‚   0  â”‚  No operation                      â”‚         â”‚
â”‚   â”‚   0  â”‚   1  â”‚  First byte of opcode from queue   â”‚         â”‚
â”‚   â”‚   1  â”‚   0  â”‚  Queue empty                       â”‚         â”‚
â”‚   â”‚   1  â”‚   1  â”‚  Subsequent byte from queue        â”‚         â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                                                  â”‚
â”‚   RQÌ„/GTÌ„0, RQÌ„/GTÌ„1 (Pins 30, 31) - Request/Grant:                â”‚
â”‚   â€¢ Bidirectional signals for local bus arbitration            â”‚
â”‚   â€¢ Used by coprocessors to request bus access                 â”‚
â”‚   â€¢ RQÌ„/GTÌ„0 has higher priority than RQÌ„/GTÌ„1                     â”‚
â”‚                                                                  â”‚
â”‚   LOCKÌ„ (Pin 29):                                                â”‚
â”‚   â€¢ LOW: Bus is locked (atomic operation)                      â”‚
â”‚   â€¢ Other bus masters cannot take control                      â”‚
â”‚   â€¢ Activated by LOCK prefix instruction                       â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.3 8288 Bus Controller

```
8288 BUS CONTROLLER:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚                        8288 BUS CONTROLLER                      â”‚
â”‚                                                                  â”‚
â”‚       INPUTS                               OUTPUTS              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚             â”‚                    â”‚                     â”‚   â”‚
â”‚   â”‚  SÌ„0 â”€â”€â”€â”€â”€â”€â”€â–ºâ”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ MEMRÌ„ (Memory Read)  â”‚   â”‚
â”‚   â”‚  SÌ„1 â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚ MEMWÌ„ (Memory Write) â”‚   â”‚
â”‚   â”‚  SÌ„2 â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚     Decoding      â”‚ IORÌ„ (I/O Read)      â”‚   â”‚
â”‚   â”‚             â”‚       Logic       â”‚ IOWÌ„ (I/O Write)     â”‚   â”‚
â”‚   â”‚  CLK â”€â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚ INTÄ€ (Int Ack)      â”‚   â”‚
â”‚   â”‚             â”‚                    â”‚                     â”‚   â”‚
â”‚   â”‚  AEN â”€â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚ ALE                 â”‚   â”‚
â”‚   â”‚  CEN â”€â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚ DENÌ„                 â”‚   â”‚
â”‚   â”‚             â”‚                    â”‚ DT/RÌ„                â”‚   â”‚
â”‚   â”‚  IOB â”€â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚ MCEÌ„/PDENÌ„            â”‚   â”‚
â”‚   â”‚             â”‚                    â”‚                     â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

8288 OUTPUT SIGNALS:

COMMAND OUTPUTS (Active LOW):
â€¢ MEMRÌ„ - Memory Read command
â€¢ MEMWÌ„ - Memory Write command
â€¢ IORÌ„  - I/O Read command
â€¢ IOWÌ„  - I/O Write command
â€¢ INTÄ€ - Interrupt Acknowledge

CONTROL OUTPUTS:
â€¢ ALE  - Address Latch Enable
â€¢ DENÌ„  - Data Enable for transceivers
â€¢ DT/RÌ„ - Data Transmit/Receive direction
â€¢ MCEÌ„  - Master Cascade Enable (for 8259A PICs)
â€¢ PDENÌ„ - Peripheral Data Enable


STATUS TO COMMAND DECODING:

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SÌ„2  â”‚  SÌ„1  â”‚  SÌ„0  â”‚  MEMRÌ„  â”‚  MEMWÌ„  â”‚  IORÌ„   â”‚  IOWÌ„   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   0  â”‚   0  â”‚   0  â”‚   1    â”‚   1    â”‚   1    â”‚   1    â”‚ INTA
â”‚   0  â”‚   0  â”‚   1  â”‚   1    â”‚   1    â”‚   0    â”‚   1    â”‚ IOR
â”‚   0  â”‚   1  â”‚   0  â”‚   1    â”‚   1    â”‚   1    â”‚   0    â”‚ IOW
â”‚   0  â”‚   1  â”‚   1  â”‚   1    â”‚   1    â”‚   1    â”‚   1    â”‚ Halt
â”‚   1  â”‚   0  â”‚   0  â”‚   0    â”‚   1    â”‚   1    â”‚   1    â”‚ MEMR
â”‚   1  â”‚   0  â”‚   1  â”‚   0    â”‚   1    â”‚   1    â”‚   1    â”‚ MEMR
â”‚   1  â”‚   1  â”‚   0  â”‚   1    â”‚   0    â”‚   1    â”‚   1    â”‚ MEMW
â”‚   1  â”‚   1  â”‚   1  â”‚   1    â”‚   1    â”‚   1    â”‚   1    â”‚ None
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.4 Maximum Mode System Block Diagram

```
MAXIMUM MODE COMPLETE SYSTEM:

                              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                              â”‚   8284 Clock    â”‚
                              â”‚   Generator     â”‚
                              â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                       â”‚ CLK
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â–¼                  â–¼                  â–¼
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚     8086      â”‚  â”‚     8087      â”‚  â”‚     8089      â”‚
            â”‚  Processor    â”‚  â”‚  Coprocessor  â”‚  â”‚     IOP       â”‚
            â”‚  (MN/MXÌ„=0)    â”‚  â”‚  (Math)       â”‚  â”‚               â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚                  â”‚                  â”‚
    SÌ„0,SÌ„1,SÌ„2       â”‚                  â”‚                  â”‚
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚                  â”‚
                    â–¼                  â–¼                  â–¼
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚                    LOCAL BUS                       â”‚
            â”‚   (Address/Data + Control)                        â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
    SÌ„0,SÌ„1,SÌ„2       â”‚
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”˜
                   â–¼
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚     8288      â”‚
            â”‚ Bus Controllerâ”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚ MEMRÌ„,MEMWÌ„,IORÌ„,IOWÌ„,ALE,DENÌ„,DT/RÌ„
                    â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚                                                            â”‚
    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
    â”‚   â”‚   8282    â”‚   â”‚   8286    â”‚   â”‚   8259A   â”‚          â”‚
    â”‚   â”‚  Address  â”‚   â”‚   Data    â”‚   â”‚  Interruptâ”‚          â”‚
    â”‚   â”‚  Latches  â”‚   â”‚Transceiversâ”‚   â”‚ Controllerâ”‚          â”‚
    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
    â”‚                                                            â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
                    â–¼
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚                   SYSTEM BUS                       â”‚
            â”‚   (Memory, I/O Devices)                           â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Support Chips

### 4.1 Address Latches (8282/8283)

```
8282/8283 ADDRESS LATCHES:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Function: Latch address from multiplexed AD bus               â”‚
â”‚                                                                  â”‚
â”‚   8282: Non-inverting outputs                                   â”‚
â”‚   8283: Inverting outputs                                       â”‚
â”‚                                                                  â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚
â”‚        â”‚       8282         â”‚                                   â”‚
â”‚   DI0 â”€â”¤                    â”œâ”€ DO0                             â”‚
â”‚   DI1 â”€â”¤                    â”œâ”€ DO1                             â”‚
â”‚   DI2 â”€â”¤    8-bit Latch     â”œâ”€ DO2                             â”‚
â”‚   ...  â”‚    with           â”‚  ...                              â”‚
â”‚   DI7 â”€â”¤    Tristate       â”œâ”€ DO7                             â”‚
â”‚        â”‚    Outputs        â”‚                                   â”‚
â”‚   STB â”€â”¤                    â”‚                                   â”‚
â”‚   OÄ’  â”€â”¤                    â”‚                                   â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚                                                                  â”‚
â”‚   STB: Strobe (connected to ALE)                                â”‚
â”‚   â€¢ On HIGHâ†’LOW transition, data is latched                    â”‚
â”‚                                                                  â”‚
â”‚   OÄ’: Output Enable (usually grounded)                          â”‚
â”‚   â€¢ LOW enables outputs                                         â”‚
â”‚                                                                  â”‚
â”‚   TYPICAL CONNECTION:                                            â”‚
â”‚   â€¢ 3 Ã— 8282 for 20-bit address + BHÄ’                          â”‚
â”‚   â€¢ DI connected to AD0-AD15, A16-A19, BHÄ’                      â”‚
â”‚   â€¢ STB connected to ALE                                        â”‚
â”‚   â€¢ DO provides latched address to address bus                  â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 Data Bus Transceivers (8286/8287)

```
8286/8287 DATA BUS TRANSCEIVERS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Function: Bidirectional data buffer with direction control    â”‚
â”‚                                                                  â”‚
â”‚   8286: Non-inverting                                           â”‚
â”‚   8287: Inverting                                               â”‚
â”‚                                                                  â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚
â”‚        â”‚       8286         â”‚                                   â”‚
â”‚   A0  â•â•ªâ•                   â•â•ªâ• B0                             â”‚
â”‚   A1  â•â•ªâ•    Bidirectional  â•â•ªâ• B1                             â”‚
â”‚   A2  â•â•ªâ•    Transceiver    â•â•ªâ• B2                             â”‚
â”‚   ...  â”‚                     â”‚  ...                             â”‚
â”‚   A7  â•â•ªâ•                   â•â•ªâ• B7                             â”‚
â”‚        â”‚                     â”‚                                   â”‚
â”‚    T  â”€â”¤  (Direction)       â”‚                                   â”‚
â”‚   OÄ’  â”€â”¤  (Enable)          â”‚                                   â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚                                                                  â”‚
â”‚   T (Transmit/Direction):                                        â”‚
â”‚   â€¢ Connected to DT/RÌ„                                           â”‚
â”‚   â€¢ HIGH: Aâ†’B (CPU transmits/writes)                            â”‚
â”‚   â€¢ LOW: Bâ†’A (CPU receives/reads)                               â”‚
â”‚                                                                  â”‚
â”‚   OÄ’ (Output Enable):                                            â”‚
â”‚   â€¢ Connected to DENÌ„                                            â”‚
â”‚   â€¢ LOW: Outputs enabled                                        â”‚
â”‚   â€¢ HIGH: Outputs tri-stated                                    â”‚
â”‚                                                                  â”‚
â”‚   TYPICAL CONNECTION:                                            â”‚
â”‚   â€¢ 2 Ã— 8286 for 16-bit data bus                               â”‚
â”‚   â€¢ A side connected to CPU AD0-AD15                           â”‚
â”‚   â€¢ B side connected to system data bus                        â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.3 8284 Clock Generator

```
8284 CLOCK GENERATOR:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Function: Generate clock, RESET, and READY signals           â”‚
â”‚                                                                  â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚
â”‚   X1  â”€â”¤                    â”œâ”€ CLK                             â”‚
â”‚   X2  â”€â”¤      8284          â”‚                                   â”‚
â”‚        â”‚                     â”œâ”€ PCLK                            â”‚
â”‚  EFI  â”€â”¤   Clock            â”‚                                   â”‚
â”‚  F/CÌ„  â”€â”¤   Generator        â”œâ”€ OSC                             â”‚
â”‚        â”‚                     â”‚                                   â”‚
â”‚  RES  â”€â”¤                    â”œâ”€ RESET                           â”‚
â”‚        â”‚                     â”‚                                   â”‚
â”‚ RDY1  â”€â”¤                    â”œâ”€ READY                           â”‚
â”‚ RDY2  â”€â”¤                    â”‚                                   â”‚
â”‚ AEN1  â”€â”¤                    â”‚                                   â”‚
â”‚ AEN2  â”€â”¤                    â”‚                                   â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚                                                                  â”‚
â”‚   CRYSTAL: X1, X2 (typically 15 MHz for 5 MHz CLK)             â”‚
â”‚   CLK: System clock (crystal Ã· 3)                              â”‚
â”‚   PCLK: Peripheral clock (CLK Ã· 2)                             â”‚
â”‚   OSC: Oscillator output (crystal frequency)                   â”‚
â”‚                                                                  â”‚
â”‚   RESET: Synchronized reset output                              â”‚
â”‚   READY: Synchronized ready to CPU                              â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. Mode Comparison

```
MINIMUM vs MAXIMUM MODE COMPARISON:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   FEATURE              MINIMUM MODE       MAXIMUM MODE          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚
â”‚   MN/MXÌ„ Pin            HIGH (VCC)         LOW (GND)            â”‚
â”‚                                                                  â”‚
â”‚   Control Signals      Generated by       Generated by         â”‚
â”‚                        8086 directly      8288 Bus Controller  â”‚
â”‚                                                                  â”‚
â”‚   Bus Controller       Not needed         8288 required        â”‚
â”‚                                                                  â”‚
â”‚   Coprocessor Support  No                 Yes (8087, 8089)     â”‚
â”‚                                                                  â”‚
â”‚   Multiprocessor       No                 Yes                  â”‚
â”‚                                                                  â”‚
â”‚   DMA Controller       8257               8237                 â”‚
â”‚                                                                  â”‚
â”‚   Interrupt Controller 8259A              8259A cascaded       â”‚
â”‚                                                                  â”‚
â”‚   Hardware Cost        Lower              Higher               â”‚
â”‚                                                                  â”‚
â”‚   Complexity           Simple             Complex              â”‚
â”‚                                                                  â”‚
â”‚   Application          Standalone PC      Multiprocessor,      â”‚
â”‚                        Simple embedded    Workstations         â”‚
â”‚                                                                  â”‚
â”‚   Bus Arbitration      HOLD/HLDA          RQÌ„/GTÌ„                â”‚
â”‚                                                                  â”‚
â”‚   Queue Status         Not available      QS0, QS1 available   â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“‹ Summary Table

| Feature | Minimum Mode | Maximum Mode |
|---------|--------------|--------------|
| MN/MXÌ„ | HIGH (VCC) | LOW (GND) |
| Control signals | Direct from 8086 | From 8288 |
| Bus Controller | Not needed | 8288 required |
| Coprocessor support | No | Yes |
| Pin 28 | M/ÄªO | SÌ„2 |
| Pin 29 | WRÌ„ | LOCKÌ„ |
| Pin 30 | HLDA | RQÌ„/GTÌ„1 |
| Pin 31 | HOLD | RQÌ„/GTÌ„0 |

---

## â“ Quick Revision Questions

1. **How is minimum mode selected on 8086?**
   <details>
   <summary>Show Answer</summary>
   By connecting pin 33 (MN/MXÌ„) to VCC (high). In this mode, 8086 directly generates all control signals like RDÌ„, WRÌ„, M/ÄªO, ALE, DENÌ„, DT/RÌ„.
   </details>

2. **What is the function of 8288 Bus Controller?**
   <details>
   <summary>Show Answer</summary>
   In maximum mode, 8288 decodes status signals SÌ„0, SÌ„1, SÌ„2 from 8086 and generates memory/IO control signals (MEMRÌ„, MEMWÌ„, IORÌ„, IOWÌ„) and bus control signals (ALE, DENÌ„, DT/RÌ„).
   </details>

3. **What are QS0 and QS1 signals used for?**
   <details>
   <summary>Show Answer</summary>
   Queue Status signals indicate instruction queue activity. They're used by coprocessors like 8087 to track when 8086 fetches instructions, allowing coprocessors to stay synchronized with main processor execution.
   </details>

4. **What is the purpose of LOCKÌ„ signal?**
   <details>
   <summary>Show Answer</summary>
   LOCKÌ„ indicates an atomic (indivisible) bus cycle is in progress. When active (LOW), no other bus master can take control. Used by LOCK prefix instruction for semaphores and critical sections in multiprocessor systems.
   </details>

5. **Why is 8283 used instead of 8282 in some systems?**
   <details>
   <summary>Show Answer</summary>
   8283 has inverting outputs while 8282 is non-inverting. 8283 is used when inverted address signals are needed, such as when interfacing with certain memory devices or for signal conditioning purposes.
   </details>

6. **How does bus arbitration differ between modes?**
   <details>
   <summary>Show Answer</summary>
   Minimum mode uses HOLD/HLDA for DMA: device asserts HOLD, CPU responds with HLDA and releases bus. Maximum mode uses RQÌ„/GTÌ„ bidirectional signals for local bus arbitration between processors/coprocessors, supporting more sophisticated multiprocessor configurations.
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [4.5 Instruction Set](05-instruction-set.md) | [Unit 4 Index](README.md) | [Unit 5: 8086 Programming](../05-8086-Programming/README.md) |

---

*[â† Previous: Instruction Set](05-instruction-set.md) | [Next: Unit 5 - 8086 Programming â†’](../05-8086-Programming/README.md)*
