OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/ceyhun/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/ALU/runs/RUN_2025.06.01_13.55.25/tmp/routing/26-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   TopModule
Die area:                 ( 0 0 ) ( 513145 523865 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     35438
Number of terminals:      213
Number of snets:          2
Number of nets:           6685

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 296.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 348843.
[INFO DRT-0033] mcon shape region query size = 180504.
[INFO DRT-0033] met1 shape region query size = 88742.
[INFO DRT-0033] via shape region query size = 9250.
[INFO DRT-0033] met2 shape region query size = 5550.
[INFO DRT-0033] via2 shape region query size = 7400.
[INFO DRT-0033] met3 shape region query size = 5761.
[INFO DRT-0033] via3 shape region query size = 7400.
[INFO DRT-0033] met4 shape region query size = 2090.
[INFO DRT-0033] via4 shape region query size = 200.
[INFO DRT-0033] met5 shape region query size = 240.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1004 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 278 unique inst patterns.
[INFO DRT-0084]   Complete 8268 groups.
#scanned instances     = 35438
#unique  instances     = 296
#stdCellGenAp          = 7222
#stdCellValidPlanarAp  = 68
#stdCellValidViaAp     = 5740
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 21309
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:17, memory = 222.26 (MB), peak = 224.34 (MB)

Number of guides:     61645

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 74 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 75 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 21161.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 16554.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 9383.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1086.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 329.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 30873 vertical wires in 2 frboxes and 17641 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 3369 vertical wires in 2 frboxes and 6558 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 321.80 (MB), peak = 346.68 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 321.80 (MB), peak = 346.68 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 393.88 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 518.35 (MB).
    Completing 30% with 692 violations.
    elapsed time = 00:00:13, memory = 609.48 (MB).
    Completing 40% with 692 violations.
    elapsed time = 00:00:18, memory = 614.85 (MB).
    Completing 50% with 692 violations.
    elapsed time = 00:00:25, memory = 615.56 (MB).
    Completing 60% with 1571 violations.
    elapsed time = 00:00:32, memory = 615.61 (MB).
    Completing 70% with 1571 violations.
    elapsed time = 00:00:37, memory = 630.73 (MB).
    Completing 80% with 2293 violations.
    elapsed time = 00:00:50, memory = 636.88 (MB).
    Completing 90% with 2293 violations.
    elapsed time = 00:00:53, memory = 622.50 (MB).
    Completing 100% with 3245 violations.
    elapsed time = 00:01:04, memory = 641.25 (MB).
[INFO DRT-0199]   Number of violations = 5289.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      6      0      0      0      0
Metal Spacing       42      0    591    167      8      1
Min Hole             0      0      1      0      0      0
Recheck              3      0   1302    608    102     29
Short                0      0   2096    329      3      1
[INFO DRT-0267] cpu time = 00:02:07, elapsed time = 00:01:05, memory = 801.94 (MB), peak = 801.94 (MB)
Total wire length = 296401 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 135955 um.
Total wire length on LAYER met2 = 114945 um.
Total wire length on LAYER met3 = 33854 um.
Total wire length on LAYER met4 = 11575 um.
Total wire length on LAYER met5 = 70 um.
Total number of vias = 58751.
Up-via summary (total 58751):

------------------------
 FR_MASTERSLICE        0
            li1    26396
           met1    30104
           met2     1772
           met3      477
           met4        2
------------------------
                   58751


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5289 violations.
    elapsed time = 00:00:03, memory = 818.94 (MB).
    Completing 20% with 5289 violations.
    elapsed time = 00:00:07, memory = 818.85 (MB).
    Completing 30% with 4295 violations.
    elapsed time = 00:00:13, memory = 818.85 (MB).
    Completing 40% with 4295 violations.
    elapsed time = 00:00:16, memory = 818.85 (MB).
    Completing 50% with 4295 violations.
    elapsed time = 00:00:23, memory = 818.85 (MB).
    Completing 60% with 3424 violations.
    elapsed time = 00:00:30, memory = 818.85 (MB).
    Completing 70% with 3424 violations.
    elapsed time = 00:00:33, memory = 818.85 (MB).
    Completing 80% with 2298 violations.
    elapsed time = 00:00:43, memory = 818.85 (MB).
    Completing 90% with 2298 violations.
    elapsed time = 00:00:46, memory = 818.85 (MB).
    Completing 100% with 1491 violations.
    elapsed time = 00:00:54, memory = 818.85 (MB).
[INFO DRT-0199]   Number of violations = 1491.
Viol/Layer        met1   met2   met3
Metal Spacing      231     77      4
Short             1037    142      0
[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:00:54, memory = 824.85 (MB), peak = 824.85 (MB)
Total wire length = 293020 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 134804 um.
Total wire length on LAYER met2 = 113141 um.
Total wire length on LAYER met3 = 33615 um.
Total wire length on LAYER met4 = 11389 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 58331.
Up-via summary (total 58331):

------------------------
 FR_MASTERSLICE        0
            li1    26381
           met1    29722
           met2     1790
           met3      436
           met4        2
------------------------
                   58331


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1491 violations.
    elapsed time = 00:00:02, memory = 824.85 (MB).
    Completing 20% with 1491 violations.
    elapsed time = 00:00:08, memory = 824.85 (MB).
    Completing 30% with 1447 violations.
    elapsed time = 00:00:13, memory = 824.85 (MB).
    Completing 40% with 1447 violations.
    elapsed time = 00:00:17, memory = 824.85 (MB).
    Completing 50% with 1447 violations.
    elapsed time = 00:00:25, memory = 824.85 (MB).
    Completing 60% with 1382 violations.
    elapsed time = 00:00:29, memory = 824.85 (MB).
    Completing 70% with 1382 violations.
    elapsed time = 00:00:35, memory = 824.85 (MB).
    Completing 80% with 1333 violations.
    elapsed time = 00:00:41, memory = 824.85 (MB).
    Completing 90% with 1333 violations.
    elapsed time = 00:00:44, memory = 824.85 (MB).
    Completing 100% with 1166 violations.
    elapsed time = 00:00:49, memory = 824.85 (MB).
[INFO DRT-0199]   Number of violations = 1166.
Viol/Layer        met1   met2   met3
Metal Spacing      172     66      1
Min Hole             1      1      0
Short              816    109      0
[INFO DRT-0267] cpu time = 00:01:34, elapsed time = 00:00:49, memory = 824.85 (MB), peak = 824.85 (MB)
Total wire length = 292186 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 134332 um.
Total wire length on LAYER met2 = 112759 um.
Total wire length on LAYER met3 = 33716 um.
Total wire length on LAYER met4 = 11308 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 58105.
Up-via summary (total 58105):

------------------------
 FR_MASTERSLICE        0
            li1    26381
           met1    29518
           met2     1780
           met3      424
           met4        2
------------------------
                   58105


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1166 violations.
    elapsed time = 00:00:01, memory = 824.85 (MB).
    Completing 20% with 1166 violations.
    elapsed time = 00:00:03, memory = 824.85 (MB).
    Completing 30% with 916 violations.
    elapsed time = 00:00:05, memory = 824.85 (MB).
    Completing 40% with 916 violations.
    elapsed time = 00:00:08, memory = 824.85 (MB).
    Completing 50% with 916 violations.
    elapsed time = 00:00:10, memory = 824.85 (MB).
    Completing 60% with 578 violations.
    elapsed time = 00:00:14, memory = 824.85 (MB).
    Completing 70% with 578 violations.
    elapsed time = 00:00:14, memory = 824.85 (MB).
    Completing 80% with 249 violations.
    elapsed time = 00:00:22, memory = 824.85 (MB).
    Completing 90% with 249 violations.
    elapsed time = 00:00:25, memory = 824.85 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:29, memory = 827.48 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing        6      0      2
Short               16      0      4
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:29, memory = 827.48 (MB), peak = 827.48 (MB)
Total wire length = 291736 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 129049 um.
Total wire length on LAYER met2 = 112244 um.
Total wire length on LAYER met3 = 38513 um.
Total wire length on LAYER met4 = 11859 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 58859.
Up-via summary (total 58859):

------------------------
 FR_MASTERSLICE        0
            li1    26381
           met1    29538
           met2     2466
           met3      472
           met4        2
------------------------
                   58859


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 827.48 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 827.48 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 827.48 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 827.48 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:00, memory = 827.48 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 827.48 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 827.48 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 827.48 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 827.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 827.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 827.48 (MB), peak = 827.48 (MB)
Total wire length = 291720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 129053 um.
Total wire length on LAYER met2 = 112230 um.
Total wire length on LAYER met3 = 38507 um.
Total wire length on LAYER met4 = 11859 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 58853.
Up-via summary (total 58853):

------------------------
 FR_MASTERSLICE        0
            li1    26381
           met1    29537
           met2     2461
           met3      472
           met4        2
------------------------
                   58853


[INFO DRT-0198] Complete detail routing.
Total wire length = 291720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 129053 um.
Total wire length on LAYER met2 = 112230 um.
Total wire length on LAYER met3 = 38507 um.
Total wire length on LAYER met4 = 11859 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 58853.
Up-via summary (total 58853):

------------------------
 FR_MASTERSLICE        0
            li1    26381
           met1    29537
           met2     2461
           met3      472
           met4        2
------------------------
                   58853


[INFO DRT-0267] cpu time = 00:06:26, elapsed time = 00:03:22, memory = 827.48 (MB), peak = 827.48 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/ALU/runs/RUN_2025.06.01_13.55.25/results/routing/TopModule.odb'…
Writing netlist to '/openlane/ALU/runs/RUN_2025.06.01_13.55.25/results/routing/TopModule.nl.v'…
Writing powered netlist to '/openlane/ALU/runs/RUN_2025.06.01_13.55.25/results/routing/TopModule.pnl.v'…
Writing layout to '/openlane/ALU/runs/RUN_2025.06.01_13.55.25/results/routing/TopModule.def'…
