[{"DBLP title": "Reconfiguration of IIR filters in response to computer resource availability.", "DBLP authors": ["Bonnie H. Ferri", "Aldo A. Ferri"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596534", "OA papers": [{"PaperId": "https://openalex.org/W2089494736", "PaperTitle": "Reconfiguration of IIR filters in response to computer resource availability", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Bonnie Ferri", "Aldo A. Ferri"]}]}, {"DBLP title": "A truly two-dimensional systolic array FPGA implementation of QR decomposition.", "DBLP authors": ["Xiaojun Wang", "Miriam Leeser"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596535", "OA papers": [{"PaperId": "https://openalex.org/W1986431723", "PaperTitle": "A truly two-dimensional systolic array FPGA implementation of QR decomposition", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Airvana": 1.0, "Northeastern University": 1.0}, "Authors": ["Xiaojun Wang", "Miriam Leeser"]}]}, {"DBLP title": "Application development with the FlexWAFE real-time stream processing architecture for FPGAs.", "DBLP authors": ["Amilcar do Carmo Lucas", "Henning Sahlbach", "Sean Whitty", "Sven Heithecker", "Rolf Ernst"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596536", "OA papers": [{"PaperId": "https://openalex.org/W2074099885", "PaperTitle": "Application development with the FlexWAFE real-time stream processing architecture for FPGAs", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 5.0}, "Authors": ["Amilcar do Carmo Lucas", "Henning Sahlbach", "Sean Whitty", "Sven Heithecker", "Rolf Ernst"]}]}, {"DBLP title": "An approximation algorithm for scheduling on heterogeneous reconfigurable resources.", "DBLP authors": ["Ani Nahapetian", "Philip Brisk", "Soheil Ghiasi", "Majid Sarrafzadeh"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596537", "OA papers": [{"PaperId": "https://openalex.org/W2115638297", "PaperTitle": "An approximation algorithm for scheduling on heterogeneous reconfigurable resources", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 2.0, "University of California, Riverside": 1.0, "University of California, Davis": 1.0}, "Authors": ["Ani Nahapetian", "Philip Brisk", "Soheil Ghiasi", "Majid Sarrafzadeh"]}]}, {"DBLP title": "Slotless module-based reconfiguration of embedded FPGAs.", "DBLP authors": ["Cameron D. Patterson", "Peter Athanas", "Matthew Shelburne", "John W. Bowen", "Jorge Sur\u00eds", "T. Dunham", "J. Rice"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596538", "OA papers": [{"PaperId": "https://openalex.org/W1970262313", "PaperTitle": "Slotless module-based reconfiguration of embedded FPGAs", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Virginia Tech": 7.0}, "Authors": ["Christopher Patterson", "Peter Athanas", "M. Shelburne", "James Bowen", "Jorge A. Sur\u00eds", "T. Dunham", "J. E. Rice"]}]}, {"DBLP title": "A packet-switched network architecture for reconfigurable computing.", "DBLP authors": ["Scott Lloyd", "Quinn Snell"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596539", "OA papers": [{"PaperId": "https://openalex.org/W2062438251", "PaperTitle": "A packet-switched network architecture for reconfigurable computing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brigham Young University": 2.0}, "Authors": ["Scott Lloyd", "Quinn Snell"]}]}, {"DBLP title": "ReconOS: Multithreaded programming for reconfigurable computers.", "DBLP authors": ["Enno L\u00fcbbers", "Marco Platzner"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596540", "OA papers": [{"PaperId": "https://openalex.org/W1990079240", "PaperTitle": "ReconOS", "Year": 2009, "CitationCount": 122, "EstimatedCitation": 122, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Enno L\u00fcbbers", "Marco Platzner"]}]}, {"DBLP title": "Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration.", "DBLP authors": ["Jian Huang", "Matthew Parris", "Jooheung Lee", "Ronald F. DeMara"], "year": 2009, "doi": "https://doi.org/10.1145/1596532.1596541", "OA papers": [{"PaperId": "https://openalex.org/W2058476306", "PaperTitle": "Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Central Florida": 4.0}, "Authors": ["Jian Huang", "Matthew J. Parris", "Jongeun Lee", "Ronald F. DeMara"]}]}, {"DBLP title": "REDEFINE: Runtime reconfigurable polymorphic ASIC.", "DBLP authors": ["Mythri Alle", "Keshavan Varadarajan", "Alexander Fell", "C. Ramesh Reddy", "Joseph Nimmy", "Saptarsi Das", "Prasenjit Biswas", "Jugantor Chetia", "Adarsha Rao", "S. K. Nandy", "Ranjani Narayan"], "year": 2009, "doi": "https://doi.org/10.1145/1596543.1596545", "OA papers": [{"PaperId": "https://openalex.org/W1968238550", "PaperTitle": "REDEFINE", "Year": 2009, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Indian Institute of Science Bangalore": 10.0, "Morphing Machines, Bangalore, India": 1.0}, "Authors": ["Mythri Alle", "Keshavan Varadarajan", "Alexander Fell", "C. Ramesh Reddy", "Nimmy Maria Joseph", "Saptarsi Das", "Prasenjit Biswas", "Jugantor Chetia", "Adarsh. R. Rao", "S. K. Nandy", "Ranjani Narayan"]}]}, {"DBLP title": "FPGA placement using space-filling curves: Theory meets practice.", "DBLP authors": ["Pritha Banerjee", "Susmita Sur-Kolay", "Arijit Bishnu", "Sandip Das", "Subhas C. Nandy", "Subhasis Bhattacharjee"], "year": 2009, "doi": "https://doi.org/10.1145/1596543.1596546", "OA papers": [{"PaperId": "https://openalex.org/W2045443140", "PaperTitle": "FPGA placement using space-filling curves", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Statistical Institute": 5.0, "Synopsis Pvt. Ltd., India": 1.0}, "Authors": ["Pritha Banerjee", "Susmita Sur-Kolay", "Arijit Bishnu", "Sandip Das", "Subhas C. Nandy", "Subhasis Bhattacharjee"]}]}, {"DBLP title": "Power scalability in a mesh-connected reconfigurable architecture.", "DBLP authors": ["Paul Beckett"], "year": 2009, "doi": "https://doi.org/10.1145/1596543.1596547", "OA papers": [{"PaperId": "https://openalex.org/W2000095533", "PaperTitle": "Power scalability in a mesh-connected reconfigurable architecture", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"RMIT University": 1.0}, "Authors": ["Paul Beckett"]}]}, {"DBLP title": "Spin transfer torque (STT)-MRAM-based runtime reconfiguration FPGA circuit.", "DBLP authors": ["Weisheng Zhao", "Eric Belhaire", "Claude Chappert", "Pascale Mazoyer"], "year": 2009, "doi": "https://doi.org/10.1145/1596543.1596548", "OA papers": [{"PaperId": "https://openalex.org/W2031539925", "PaperTitle": "Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit", "Year": 2009, "CitationCount": 127, "EstimatedCitation": 127, "Affiliations": {"University of Paris-Sud": 3.0, "STMicroelectronics (France)": 1.0}, "Authors": ["Weisheng Zhao", "Eric Belhaire", "Claude Chappert", "Pascale Mazoyer"]}]}, {"DBLP title": "Energy-efficient encoding techniques for off-chip data buses.", "DBLP authors": ["Dinesh C. Suresh", "Banit Agrawal", "Jun Yang", "Walid A. Najjar"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457256", "OA papers": [{"PaperId": "https://openalex.org/W2005624096", "PaperTitle": "Energy-efficient encoding techniques for off-chip data buses", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Riverside": 4.0}, "Authors": ["Dinesh C. Suresh", "Banit Agrawal", "Jun Yang", "Walid Najjar"]}]}, {"DBLP title": "On the exploitation of loop-level parallelism in embedded applications.", "DBLP authors": ["Arun Kejariwal", "Alexander V. Veidenbaum", "Alexandru Nicolau", "Milind Girkar", "Xinmin Tian", "Hideki Saito"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457257", "OA papers": [{"PaperId": "https://openalex.org/W2006406264", "PaperTitle": "On the exploitation of loop-level parallelism in embedded applications", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 3.0, "INTEL Corporation#TAB#": 3.0}, "Authors": ["Arun Kejariwal", "Alexander V. Veidenbaum", "Alexandru Nicolau", "Milind B. Girkar", "Xinmin Tian", "Hideki Saito"]}]}, {"DBLP title": "Throughput-driven synthesis of embedded software for pipelined execution on multicore architectures.", "DBLP authors": ["Matin Hashemi", "Soheil Ghiasi"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457258", "OA papers": [{"PaperId": "https://openalex.org/W2067600201", "PaperTitle": "Throughput-driven synthesis of embedded software for pipelined execution on multicore architectures", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Davis": 2.0}, "Authors": ["Matin Hashemi", "Soheil Ghiasi"]}]}, {"DBLP title": "A comparison of software platforms for wireless sensor networks: MANTIS, TinyOS, and ZigBee.", "DBLP authors": ["Mohammad Mostafizur Rahman Mozumdar", "Luciano Lavagno", "Laura Vanzago"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457264", "OA papers": [{"PaperId": "https://openalex.org/W2071123501", "PaperTitle": "A comparison of software platforms for wireless sensor networks", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Polytechnic University of Turin": 2.0, "STMicroelectronics (Italy)": 1.0}, "Authors": ["Mohammad Mozumdar", "Luciano Lavagno", "L. Vanzago"]}]}, {"DBLP title": "Modeling and analysis of core-centric network processors.", "DBLP authors": ["Yi-Neng Lin", "Ying-Dar Lin", "Kuo-Kun Tseng", "Yuan-Cheng Lai"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457260", "OA papers": [{"PaperId": "https://openalex.org/W4229569040", "PaperTitle": "Modeling and analysis of core-centric network processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Yi-Neng Lin", "Ying-Dar Lin", "Kuo-Kun Tseng", "Yuan-Cheng Lai"]}]}, {"DBLP title": "Cross-layer customization for rapid and low-cost task preemption in multitasked embedded systems.", "DBLP authors": ["Xiangrong Zhou", "Peter Petrov"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457261", "OA papers": [{"PaperId": "https://openalex.org/W2012430669", "PaperTitle": "Cross-layer customization for rapid and low-cost task preemption in multitasked embedded systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Xiangrong Zhou", "Peter K. Petrov"]}]}, {"DBLP title": "Low-latency time-portable real-time programming with Exotasks.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Daniel T. Iercan", "Christoph M. Kirsch", "V. T. Rajan", "Harald R\u00f6ck", "Rainer Trummer"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457262", "OA papers": [{"PaperId": "https://openalex.org/W2041012842", "PaperTitle": "Low-latency time-portable real-time programming with Exotasks", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"IBM": 1.0}, "Authors": ["Joshua D. Auerbach", "David Bacon", "Daniel Iercan", "Christoph M. Kirsch", "Vadakkedathu T. Rajan", "Harald R\u00f6ck", "Rainer Trummer"]}]}, {"DBLP title": "Register coalescing techniques for heterogeneous register architecture with copy sifting.", "DBLP authors": ["Minwook Ahn", "Yunheung Paek"], "year": 2009, "doi": "https://doi.org/10.1145/1457255.1457263", "OA papers": [{"PaperId": "https://openalex.org/W2078229301", "PaperTitle": "Register coalescing techniques for heterogeneous register architecture with copy sifting", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Minwook Ahn", "Yunheung Paek"]}]}, {"DBLP title": "Reducing memory requirements of resource-constrained applications.", "DBLP authors": ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "Mustafa Karak\u00f6y", "Ibrahim Kolcu"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509289", "OA papers": [{"PaperId": "https://openalex.org/W2033682515", "PaperTitle": "Reducing memory requirements of resource-constrained applications", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (Canada)": 1.0, "Microsoft (Finland)": 1.0, "Pennsylvania State University": 1.0, "Imperial Valley College": 1.0, "Manchester University": 1.0}, "Authors": ["Priya Unnikrishnan", "Guo-Ming Chen", "Mahmut Kandemir", "Mustafa Karakoy", "I. Kolcu"]}]}, {"DBLP title": "Analytic modeling of network processors for parallel workload mapping.", "DBLP authors": ["Ning Weng", "Tilman Wolf"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509290", "OA papers": [{"PaperId": "https://openalex.org/W1980478243", "PaperTitle": "Analytic modeling of network processors for parallel workload mapping", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Southern Illinois University Carbondale": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Ning Weng", "Tilman Wolf"]}]}, {"DBLP title": "A fast scalable automaton-matching accelerator for embedded content processors.", "DBLP authors": ["Kuo-Kun Tseng", "Yuan-Cheng Lai", "Ying-Dar Lin", "Tsern-Huei Lee"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509291", "OA papers": [{"PaperId": "https://openalex.org/W2132845419", "PaperTitle": "A fast scalable automaton-matching accelerator for embedded content processors", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Hungkuang University": 1.0, "National Taiwan University of Science and Technology": 1.0, "National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Kuo-Kun Tseng", "Yuan-Cheng Lai", "Ying-Dar Lin", "Tsern-Huei Lee"]}]}, {"DBLP title": "Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation.", "DBLP authors": ["Mehrdad Reshadi", "Prabhat Mishra", "Nikil D. Dutt"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509292", "OA papers": [{"PaperId": "https://openalex.org/W1975499774", "PaperTitle": "Hybrid-compiled simulation", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of California, Irvine": 2.0, "University of Florida": 1.0}, "Authors": ["Mehrdad Reshadi", "Prabhat Mishra", "Nikil Dutt"]}]}, {"DBLP title": "Memory allocation for embedded systems with a compile-time-unknown scratch-pad size.", "DBLP authors": ["Nghi Nguyen", "Angel Dominguez", "Rajeev Barua"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509293", "OA papers": [{"PaperId": "https://openalex.org/W1979940985", "PaperTitle": "Memory allocation for embedded systems with a compile-time-unknown scratch-pad size", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Nghi Nguyen", "Angel Dom\u00ednguez", "Rajeev Barua"]}]}, {"DBLP title": "Design and implementation of a MicroBlaze-based warp processor.", "DBLP authors": ["Roman L. Lysecky", "Frank Vahid"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509294", "OA papers": [{"PaperId": "https://openalex.org/W1990771216", "PaperTitle": "Design and implementation of a MicroBlaze-based warp processor", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Arizona": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Roman Lysecky", "Frank Vahid"]}]}, {"DBLP title": "MEMMU: Memory expansion for MMU-less embedded systems.", "DBLP authors": ["Lan S. Bai", "Lei Yang", "Robert P. Dick"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509295", "OA papers": [{"PaperId": "https://openalex.org/W2126050136", "PaperTitle": "MEMMU", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Lan Bai", "Lei Yang", "Robert P. Dick"]}]}, {"DBLP title": "A novel software framework for embedded multiprocessor smart cameras.", "DBLP authors": ["Andreas Doblander", "Andreas Zoufal", "Bernhard Rinner"], "year": 2009, "doi": "https://doi.org/10.1145/1509288.1509296", "OA papers": [{"PaperId": "https://openalex.org/W1989242507", "PaperTitle": "A novel software framework for embedded multiprocessor smart cameras", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Allgemeines Rechenzentrum GmbH, Innsbruck, Austria": 1.0, "Austrian Research Centers GmbH, Wien, Austria": 1.0, "University of Klagenfurt": 1.0}, "Authors": ["Andreas Doblander", "Andreas Zoufal", "Bernhard Rinner"]}]}, {"DBLP title": "Code transformation and instruction set extension.", "DBLP authors": ["Alastair Colin Murray", "Richard Vincent Bennett", "Bj\u00f6rn Franke", "Nigel P. Topham"], "year": 2009, "doi": "https://doi.org/10.1145/1550987.1550989", "OA papers": [{"PaperId": "https://openalex.org/W2049159104", "PaperTitle": "Code transformation and instruction set extension", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Edinburgh": 4.0}, "Authors": ["Alastair Murray", "Richard M. Bennett", "Bj\u00f6rn Franke", "Nigel Topham"]}]}, {"DBLP title": "Compiler-assisted soft error detection under performance and energy constraints in embedded systems.", "DBLP authors": ["Jie S. Hu", "Feihui Li", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "year": 2009, "doi": "https://doi.org/10.1145/1550987.1550990", "OA papers": [{"PaperId": "https://openalex.org/W2025060113", "PaperTitle": "Compiler-assisted soft error detection under performance and energy constraints in embedded systems", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"New Jersey Institute of Technology": 1.0, "Pennsylvania State University": 5.0}, "Authors": ["Jie Hu", "Feihui Li", "V. Degalahal", "Mahmut Kandemir", "N. Vijaykrishnan", "Mary Jane Irwin"]}]}, {"DBLP title": "An efficient placement and routing technique for fault-tolerant distributed embedded computing.", "DBLP authors": ["Roozbeh Jafari", "Hassan Ghasemzadeh", "Foad Dabiri", "Ani Nahapetian", "Majid Sarrafzadeh"], "year": 2009, "doi": "https://doi.org/10.1145/1550987.1550991", "OA papers": [{"PaperId": "https://openalex.org/W2617729566", "PaperTitle": "An efficient placement and routing technique for fault-tolerant distributed embedded computing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Dallas": 2.0, "University of California Los Angeles, CA,": 3.0}, "Authors": ["Roozbeh Jafari", "Hassan Ghasemzadeh", "Foad Dabiri", "Ani Nahapetian", "Majid Sarrafzadeh"]}]}, {"DBLP title": "Classes and inheritance in actor-oriented design.", "DBLP authors": ["Edward A. Lee", "Xiaojun Liu", "Stephen Neuendorffer"], "year": 2009, "doi": "https://doi.org/10.1145/1550987.1550992", "OA papers": [{"PaperId": "https://openalex.org/W1971855334", "PaperTitle": "Classes and inheritance in actor-oriented design", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Berkeley": 1.0, "Oracle (United States)": 0.5, "Microsystems (United Kingdom)": 0.5, "Xilinx (United States)": 1.0}, "Authors": ["Edward A. Lee", "Xiaojun Liu", "Stephen Neuendorffer"]}]}, {"DBLP title": "SystemC/C-based model-driven design for embedded systems.", "DBLP authors": ["Elvinia Riccobene", "Patrizia Scandurra", "Sara Bocchio", "Alberto Rosti", "Luigi Lavazza", "Luigi Mantellini"], "year": 2009, "doi": "https://doi.org/10.1145/1550987.1550993", "OA papers": [{"PaperId": "https://openalex.org/W2011494809", "PaperTitle": "SystemC/C-based model-driven design for embedded systems", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Milan": 1.0, "University of Bergamo": 1.0, "STMicroelectronics Agrate Brianza, Italy": 2.0, "University of Insubria": 1.0, "Dial Face Industry, Milan, Italy": 1.0}, "Authors": ["Elvinia Riccobene", "Patrizia Scandurra", "S. Bocchio", "Alberto Rosti", "Luigi Lavazza", "Luigi Mantellini"]}]}, {"DBLP title": "Minimizing CPU energy in real-time systems with discrete speed management.", "DBLP authors": ["Enrico Bini", "Giorgio C. Buttazzo", "Giuseppe Lipari"], "year": 2009, "doi": "https://doi.org/10.1145/1550987.1550994", "OA papers": [{"PaperId": "https://openalex.org/W2004220906", "PaperTitle": "Minimizing CPU energy in real-time systems with discrete speed management", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Sant'Anna School of Advanced Studies": 3.0}, "Authors": ["Enrico Bini", "Giorgio Buttazzo", "Giuseppe Lipari"]}]}, {"DBLP title": "Functional test generation using design and property decomposition techniques.", "DBLP authors": ["Heon-Mo Koo", "Prabhat Mishra"], "year": 2009, "doi": "https://doi.org/10.1145/1550987.1550995", "OA papers": [{"PaperId": "https://openalex.org/W2087214779", "PaperTitle": "Functional test generation using design and property decomposition techniques", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Heon-Mo Koo", "Prabhat Mishra"]}]}]