****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP4
Date   : Wed Dec 10 12:41:09 2025
****************************************


  Startpoint: pe_u/pe0/Rpipe_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Rpipe_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pe_u/pe0/Rpipe_reg[2]/CK (SAEDSLVT14_FDP_V2LP_0P5)      0.00       0.00 r
  pe_u/pe0/Rpipe_reg[2]/Q (SAEDSLVT14_FDP_V2LP_0P5)       0.01       0.01 r
  pe_u/pe1/Rpipe_reg[2]/D (SAEDHVT14_FDP_V2LP_1)          0.01       0.02 r
  data arrival time                                                  0.02

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock reconvergence pessimism                           0.00       0.00
  pe_u/pe1/Rpipe_reg[2]/CK (SAEDHVT14_FDP_V2LP_1)                    0.00 r
  library hold time                                      -0.00      -0.00
  data required time                                                -0.00
  ------------------------------------------------------------------------------
  data required time                                                -0.00
  data arrival time                                                 -0.02
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
