var pairs =
{
"attribute":{"enables":1,"value":1,"declare":1,"used":1,"cannot":1,"syn_state_machine":1}
,"enables":{"disables":1}
,"disables":{"state-machine":1}
,"state-machine":{"optimization":1}
,"optimization":{"individual":1}
,"individual":{"state":1,"state-registers":1}
,"state":{"registers":1,"machines":1,"register":1,"next_state":1,"state0":1,"machine":1,"nxt_st":1,"signal":1,"in1":1}
,"registers":{"design":1,"state":1}
,"design":{"extract":1,"want":1}
,"extract":{"state":1,"fsm":1}
,"machines":{"attribute":1,"design":1,"usually":1,"detected":1}
,"value":{"just":1,"override":1,"state":1}
,"just":{"individual":1}
,"state-registers":{"extracted":1}
,"extracted":{"state":1,"syn_state_machine":1}
,"want":{"extracted":1}
,"syn_state_machine":{"value":1,"object":1,"current_state":1,"boolean":1,"state":1}
,"override":{"extraction":1}
,"extraction":{"just":1}
,"usually":{"detected":1}
,"detected":{"during":1,"attribute":1}
,"during":{"synthesis":1}
,"synthesis":{"however":1,"syn_state_machine":1}
,"however":{"occasion":1}
,"occasion":{"cases":1}
,"cases":{"certain":1}
,"certain":{"state":1}
,"declare":{"undetected":1}
,"undetected":{"registers":1}
,"syn_sharing":{"attribute":1}
,"used":{"architecture":1,"entity":1,"example":1}
,"architecture":{"syn_sharing":1,"behave":1}
,"cannot":{"used":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"state":1,"objecttype":1,"signal":1}
,"register":{"data":1}
,"data":{"type":1}
,"type":{"boolean":1,"st_vals":1}
,"boolean":{"extract":1}
,"fsm":{"extracts":1}
,"extracts":{"fsm":1}
,"module":{"syn_state_machine1":1}
,"syn_state_machine1":{"clk":1}
,"clk":{"reset":1,"posedge":1}
,"input":{"clk":1}
,"output":{"1:0":1}
,"reg":{"3:0":1}
,"3:0":{"state":1}
,"next_state":{"synthesis":1,"state1":1,"state2":1,"state3":1,"state0":1}
,"parameter":{"state0":1,"state1":1,"state2":1,"state3":1}
,"state0":{"\u0027b1000":1,"state1":1}
,"state1":{"\u0027b0100":1,"state2":1}
,"state2":{"\u0027b0010":1,"state3":1}
,"state3":{"\u0027b0001":1}
,"always":{"posedge":1,"state":1}
,"posedge":{"clk":1,"reset":1}
,"case":{"state":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"true":1}
,"true":{"false":1}
,"signal":{"holds":1,"true":1,"state":1}
,"holds":{"value":1}
,"current_state":{"signal":1}
,"following":{"source":1}
,"source":{"code":1}
,"code":{"used":1}
,"example":{"previous":1}
,"previous":{"figure":1}
,"library":{"ieee":1}
,"entity":{"syn_statemachine_exp":1}
,"port":{"clk_0":1}
,"clk_0":{"reset":1}
,"reset":{"in1":1}
,"in1":{"std_logic":1,"nxt_st":1}
,"out1":{"std_logic_vector":1,"000":1,"001":1,"010":1,"xxx":1}
,"std_logic_vector":{"downto":1}
,"end":{"syn_statemachine_exp":1,"process":1,"case":1,"behave":1}
,"behave":{"syn_statemachine_exp":1}
,"st_vals":{"state0":1}
,"nxt_st":{"st_vals":1,"state1":1,"state0":1,"state2":1,"state3":1}
,"process":{"clk_0":1,"state":1}
,"elsif":{"rising_edge":1}
,"rising_edge":{"clk_0":1}
,"else":{"nxt_st":1}
,"xxx":{"nxt_st":1}
}
;Search.control.loadWordPairs(pairs);
