Flow report for processor
Fri Sep 06 20:28:15 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------------+
; Flow Summary                                                                              ;
+------------------------------------+------------------------------------------------------+
; Flow Status                        ; EDA Netlist Writer Failed - Fri Sep 06 20:28:15 2019 ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition          ;
; Revision Name                      ; processor                                            ;
; Top-level Entity Name              ; eight_bit_look_ahead_adder                           ;
; Family                             ; Cyclone IV E                                         ;
; Device                             ; EP4CE115F29C7                                        ;
; Timing Models                      ; Final                                                ;
; Total logic elements               ; N/A until Partition Merge                            ;
;     Total combinational functions  ; N/A until Partition Merge                            ;
;     Dedicated logic registers      ; N/A until Partition Merge                            ;
; Total registers                    ; N/A until Partition Merge                            ;
; Total pins                         ; N/A until Partition Merge                            ;
; Total virtual pins                 ; N/A until Partition Merge                            ;
; Total memory bits                  ; N/A until Partition Merge                            ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                            ;
; Total PLLs                         ; N/A until Partition Merge                            ;
+------------------------------------+------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/06/2019 20:25:12 ;
; Main task         ; Compilation         ;
; Revision Name     ; processor           ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 273105147232845.156781591212668 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; full_adder  ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; full_adder  ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; full_adder  ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; full_adder                      ; processor     ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Elaboration ; 00:00:24     ; 1.0                     ; 4927 MB             ; 00:01:00                           ;
; EDA Netlist Writer     ; 00:00:01     ; 1.0                     ; 4838 MB             ; 00:00:01                           ;
; Total                  ; 00:00:25     ; --                      ; --                  ; 00:01:01                           ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------+
; Flow OS Summary                                                                     ;
+------------------------+------------------+-----------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+------------------------+------------------+-----------+------------+----------------+
; Analysis & Elaboration ; DESKTOP-K6MNLDV  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer     ; DESKTOP-K6MNLDV  ; Windows 8 ; 6.2        ; x86_64         ;
+------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off processor -c processor --vector_source="C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/waveforms/full_adder_tester.vwf" --testbench_file="C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/simulation/qsim/full_adder_tester.vwf.vt"



