<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiDualPortRamIpIntegrator Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classAxiDualPortRamIpIntegrator.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">AxiDualPortRamIpIntegrator Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for AxiDualPortRamIpIntegrator:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classAxiDualPortRamIpIntegrator__inherit__graph.svg" width="100%" height="594"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for AxiDualPortRamIpIntegrator:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classAxiDualPortRamIpIntegrator__coll__graph.svg" width="100%" height="594"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html">mapping</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:acabf3ea45bb9ea54f778c194fc238b6d"><td class="memItemLeft" align="right" valign="top"><a id="acabf3ea45bb9ea54f778c194fc238b6d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#acabf3ea45bb9ea54f778c194fc238b6d">surf</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a0f5ecc6613f63d07f7963a97b1b26095"><td class="memItemLeft" align="right" valign="top"><a id="a0f5ecc6613f63d07f7963a97b1b26095"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a0f5ecc6613f63d07f7963a97b1b26095">std_logic_arith</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a598da929e807d58939b47499e8bc9fa8"><td class="memItemLeft" align="right" valign="top"><a id="a598da929e807d58939b47499e8bc9fa8"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a598da929e807d58939b47499e8bc9fa8">std_logic_unsigned</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:af2fe75efbe0a68c3fb806bb88b1a81ba"><td class="memItemLeft" align="right" valign="top"><a id="af2fe75efbe0a68c3fb806bb88b1a81ba"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af2fe75efbe0a68c3fb806bb88b1a81ba">StdRtlPkg</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classStdRtlPkg.html"> &lt;StdRtlPkg&gt;</a></td></tr>
<tr class="memitem:af98a1f0df20cf0e5f0fdb9f5999ad782"><td class="memItemLeft" align="right" valign="top"><a id="af98a1f0df20cf0e5f0fdb9f5999ad782"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af98a1f0df20cf0e5f0fdb9f5999ad782">AxiLitePkg</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classAxiLitePkg.html"> &lt;AxiLitePkg&gt;</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a2c0ecfd98ee73d0711bb217066d1a267"><td class="memItemLeft" align="right" valign="top"><a id="a2c0ecfd98ee73d0711bb217066d1a267"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a2c0ecfd98ee73d0711bb217066d1a267">EN_ERROR_RESP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab25b901843f14f68c3d2e7942c8f6a9d"><td class="memItemLeft" align="right" valign="top"><a id="ab25b901843f14f68c3d2e7942c8f6a9d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ab25b901843f14f68c3d2e7942c8f6a9d">SYNTH_MODE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; inferred &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a68f598889a53d85968860d0383c2ec23"><td class="memItemLeft" align="right" valign="top"><a id="a68f598889a53d85968860d0383c2ec23"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a68f598889a53d85968860d0383c2ec23">MEMORY_TYPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; block &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a356295c510ddd175e9b6c9c9885a6294"><td class="memItemLeft" align="right" valign="top"><a id="a356295c510ddd175e9b6c9c9885a6294"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a356295c510ddd175e9b6c9c9885a6294">MEMORY_INIT_FILE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; none &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:acbcbea0d610dbcc578d86af0f3c08cc9"><td class="memItemLeft" align="right" valign="top"><a id="acbcbea0d610dbcc578d86af0f3c08cc9"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#acbcbea0d610dbcc578d86af0f3c08cc9">MEMORY_INIT_PARAM</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 0 &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a517179bdc1c9fc16e77f890f218b4673"><td class="memItemLeft" align="right" valign="top"><a id="a517179bdc1c9fc16e77f890f218b4673"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a517179bdc1c9fc16e77f890f218b4673">READ_LATENCY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:abb0916f694506c1e6bc34d0dd39a30aa"><td class="memItemLeft" align="right" valign="top"><a id="abb0916f694506c1e6bc34d0dd39a30aa"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#abb0916f694506c1e6bc34d0dd39a30aa">AXI_WR_EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8d320de50ff6b6e6700608b9a9735dd5"><td class="memItemLeft" align="right" valign="top"><a id="a8d320de50ff6b6e6700608b9a9735dd5"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a8d320de50ff6b6e6700608b9a9735dd5">SYS_WR_EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a06f9b47a280a5776ad60885c17af4ee8"><td class="memItemLeft" align="right" valign="top"><a id="a06f9b47a280a5776ad60885c17af4ee8"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a06f9b47a280a5776ad60885c17af4ee8">SYS_BYTE_WR_EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a1ee572c55d652dcb361b37affeebc36c"><td class="memItemLeft" align="right" valign="top"><a id="a1ee572c55d652dcb361b37affeebc36c"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a1ee572c55d652dcb361b37affeebc36c">COMMON_CLK</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:abc0451eb7893e240ddc44b00663032ac"><td class="memItemLeft" align="right" valign="top"><a id="abc0451eb7893e240ddc44b00663032ac"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#abc0451eb7893e240ddc44b00663032ac">ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a6bbff170d5a280b327fa2f0532b37923"><td class="memItemLeft" align="right" valign="top"><a id="a6bbff170d5a280b327fa2f0532b37923"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a6bbff170d5a280b327fa2f0532b37923">DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a3f54d782a88290bdaa6baffd7cd84ab4"><td class="memItemLeft" align="right" valign="top"><a id="a3f54d782a88290bdaa6baffd7cd84ab4"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a089b396e17dee353ccc7d5389dda5532"><td class="memItemLeft" align="right" valign="top"><a id="a089b396e17dee353ccc7d5389dda5532"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa06b5071c4999ff9f4c814dc75a6015d"><td class="memItemLeft" align="right" valign="top"><a id="aa06b5071c4999ff9f4c814dc75a6015d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#aa06b5071c4999ff9f4c814dc75a6015d">S_AXI_AWADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a459abcd98567ad24261377eed899593a"><td class="memItemLeft" align="right" valign="top"><a id="a459abcd98567ad24261377eed899593a"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a459abcd98567ad24261377eed899593a">S_AXI_AWPROT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af1f1cbf67bf647ba58353c261719a3a0"><td class="memItemLeft" align="right" valign="top"><a id="af1f1cbf67bf647ba58353c261719a3a0"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac04aab5cc834e762e893e061016921c6"><td class="memItemLeft" align="right" valign="top"><a id="ac04aab5cc834e762e893e061016921c6"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ac04aab5cc834e762e893e061016921c6">S_AXI_AWREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9f9ddb80f453055fad5d70389ca27bba"><td class="memItemLeft" align="right" valign="top"><a id="a9f9ddb80f453055fad5d70389ca27bba"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a9f9ddb80f453055fad5d70389ca27bba">S_AXI_WDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af4ff05f9f7cd750b9bbe0b753fea8a6f"><td class="memItemLeft" align="right" valign="top"><a id="af4ff05f9f7cd750b9bbe0b753fea8a6f"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af4ff05f9f7cd750b9bbe0b753fea8a6f">S_AXI_WSTRB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a60bd882e2de781af9a7c6c3d494225d5"><td class="memItemLeft" align="right" valign="top"><a id="a60bd882e2de781af9a7c6c3d494225d5"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab84e4db7037141a360c2b59f45124f01"><td class="memItemLeft" align="right" valign="top"><a id="ab84e4db7037141a360c2b59f45124f01"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ab84e4db7037141a360c2b59f45124f01">S_AXI_WREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abca6c9777b38a5a6bc04886924bafcc8"><td class="memItemLeft" align="right" valign="top"><a id="abca6c9777b38a5a6bc04886924bafcc8"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#abca6c9777b38a5a6bc04886924bafcc8">S_AXI_BRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a58f260d3ebaa69be91bb65ff9211823b"><td class="memItemLeft" align="right" valign="top"><a id="a58f260d3ebaa69be91bb65ff9211823b"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a58f260d3ebaa69be91bb65ff9211823b">S_AXI_BVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac265989978a2be832d278f63fc0f06cb"><td class="memItemLeft" align="right" valign="top"><a id="ac265989978a2be832d278f63fc0f06cb"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ac265989978a2be832d278f63fc0f06cb">S_AXI_BREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a16cda4e9864b355d23c89dfc00a9feac"><td class="memItemLeft" align="right" valign="top"><a id="a16cda4e9864b355d23c89dfc00a9feac"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a16cda4e9864b355d23c89dfc00a9feac">S_AXI_ARADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a30a07c47d3c1182bbb7c904483bb374f"><td class="memItemLeft" align="right" valign="top"><a id="a30a07c47d3c1182bbb7c904483bb374f"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a30a07c47d3c1182bbb7c904483bb374f">S_AXI_ARPROT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a758f6340dd3340ee46deafbae18a47b2"><td class="memItemLeft" align="right" valign="top"><a id="a758f6340dd3340ee46deafbae18a47b2"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4e78e9c32af26578fc5c74ca3197e8"><td class="memItemLeft" align="right" valign="top"><a id="ade4e78e9c32af26578fc5c74ca3197e8"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ade4e78e9c32af26578fc5c74ca3197e8">S_AXI_ARREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a593c55fbff8a00e454d1cb069d9767ec"><td class="memItemLeft" align="right" valign="top"><a id="a593c55fbff8a00e454d1cb069d9767ec"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a593c55fbff8a00e454d1cb069d9767ec">S_AXI_RDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a67ba85504b4c51fb0eb00d18fd70ad92"><td class="memItemLeft" align="right" valign="top"><a id="a67ba85504b4c51fb0eb00d18fd70ad92"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a67ba85504b4c51fb0eb00d18fd70ad92">S_AXI_RRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a31f4e92d27c2c2005ee5f368a8249604"><td class="memItemLeft" align="right" valign="top"><a id="a31f4e92d27c2c2005ee5f368a8249604"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a31f4e92d27c2c2005ee5f368a8249604">S_AXI_RVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5850bf8f42acdf01938057507dc703b7"><td class="memItemLeft" align="right" valign="top"><a id="a5850bf8f42acdf01938057507dc703b7"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a5850bf8f42acdf01938057507dc703b7">S_AXI_RREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3b6d4df61e219914151ad5e91423679d"><td class="memItemLeft" align="right" valign="top"><a id="a3b6d4df61e219914151ad5e91423679d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a3b6d4df61e219914151ad5e91423679d">CLK</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab7f0e5ceba520254b152f3c58a85cf34"><td class="memItemLeft" align="right" valign="top"><a id="ab7f0e5ceba520254b152f3c58a85cf34"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ab7f0e5ceba520254b152f3c58a85cf34">EN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6829520e260495ffeab270c487ffec4c"><td class="memItemLeft" align="right" valign="top"><a id="a6829520e260495ffeab270c487ffec4c"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a6829520e260495ffeab270c487ffec4c">WE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af9456da6938ffbb6e38b7b53217171c0"><td class="memItemLeft" align="right" valign="top"><a id="af9456da6938ffbb6e38b7b53217171c0"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af9456da6938ffbb6e38b7b53217171c0">RST</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2a11a36d0dea0f1da570edf811da9eec"><td class="memItemLeft" align="right" valign="top"><a id="a2a11a36d0dea0f1da570edf811da9eec"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a2a11a36d0dea0f1da570edf811da9eec">ADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7899671f6473688ea3ed1b09312e8dd3"><td class="memItemLeft" align="right" valign="top"><a id="a7899671f6473688ea3ed1b09312e8dd3"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a7899671f6473688ea3ed1b09312e8dd3">DIN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a66b384e5c43f3ddfead2f91ce19c276f"><td class="memItemLeft" align="right" valign="top"><a id="a66b384e5c43f3ddfead2f91ce19c276f"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a66b384e5c43f3ddfead2f91ce19c276f">DOUT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>axi/axi-lite/ip_integrator/AxiDualPortRamIpIntegrator.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiDualPortRamIpIntegrator.html">AxiDualPortRamIpIntegrator</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
