
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Tue Dec 28 21:21:36 2021
Host:		cad29 (x86_64 w/Linux 2.6.32-754.27.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
OS:		CentOS release 6.10 (Final)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
RC_corner
**WARN: (IMPLF-44):	Macro 'sram_256x8' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'A[0]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A[1]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A[2]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A[3]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A[4]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A[5]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A[6]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A[7]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'CEN' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[0]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[1]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[2]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[3]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[4]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[5]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[6]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'D[7]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'WEN' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Loading view definition file from /home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/viewDefinition.tcl
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/hw5/APR/library/lib/slow.lib)
*** End library_loading (cpu=0.01min, real=0.02min, mem=12.5M, fe_cpu=0.35min, fe_real=1.15min, fe_mem=876.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/gui.pref.tcl ...
Loading place ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Delay_Corner_max
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 150 -start_from left -start_offset 100 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 112.96) (482.43, 114.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 532.84) (482.43, 534.84).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL2 |        2       |       NA       |
|  VIA23 |        4       |        0       |
|  VIA34 |       56       |        0       |
| METAL4 |       12       |       NA       |
|  VIA45 |       12       |        0       |
| METAL5 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 100 -start_from bottom -start_offset 20 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 408.33) (114.64, 408.36).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 507.95) (114.64, 507.98).
addStripe created 12 wires.
ViaGen created 287 vias, deleted 2 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |       81       |        1       |
|  VIA34 |       87       |        1       |
|  VIA45 |       119      |        0       |
| METAL5 |       12       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 20 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 408.33) (114.64, 408.36).
addStripe created 10 wires.
ViaGen created 225 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |       65       |        0       |
|  VIA34 |       68       |        0       |
|  VIA45 |       92       |        0       |
| METAL5 |       10       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 200 -start_from bottom -start_offset 20 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 507.95) (114.64, 507.98).
addStripe created 7 wires.
ViaGen created 170 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |       49       |        0       |
|  VIA34 |       52       |        0       |
|  VIA45 |       69       |        0       |
| METAL5 |        7       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 200 -start_from bottom -start_offset 50 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (112.64, 532.84) (243.24, 534.84)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 532.84) (541.02, 534.84)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 532.84) (541.02, 534.84)
addStripe created 8 wires.
ViaGen created 176 vias, deleted 3 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |       49       |        1       |
|  VIA34 |       53       |        1       |
|  VIA45 |       74       |        1       |
| METAL5 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 50 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (241.24, 437.25) (243.24, 437.27).
addStripe created 6 wires.
ViaGen created 170 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |       48       |        0       |
|  VIA34 |       51       |        0       |
|  VIA45 |       71       |        0       |
| METAL5 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 80 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 170 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |       48       |        0       |
|  VIA34 |       51       |        0       |
|  VIA45 |       71       |        0       |
| METAL5 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 100 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 488.01) (114.64, 488.04).
addStripe created 6 wires.
ViaGen created 170 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |       48       |        0       |
|  VIA34 |       51       |        0       |
|  VIA45 |       71       |        0       |
| METAL5 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> saveDesign ipdc/powerstripe
#% Begin save design ... (date=12/28 21:27:24, mem=868.6M)
% Begin Save ccopt configuration ... (date=12/28 21:27:24, mem=870.6M)
% End Save ccopt configuration ... (date=12/28 21:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=871.4M, current mem=871.4M)
% Begin Save netlist data ... (date=12/28 21:27:24, mem=891.2M)
Writing Binary DB to ipdc/powerstripe.dat.tmp/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 21:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.6M, current mem=891.5M)
Saving symbol-table file ...
Saving congestion map file ipdc/powerstripe.dat.tmp/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 21:27:25, mem=892.1M)
Saving AAE Data ...
% End Save AAE data ... (date=12/28 21:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.1M, current mem=892.1M)
Saving preference file ipdc/powerstripe.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 21:27:25, mem=893.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 21:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.8M, current mem=893.8M)
Saving PG file ipdc/powerstripe.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:27:25 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1218.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 21:27:25, mem=893.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 21:27:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=894.0M, current mem=894.0M)
% Begin Save routing data ... (date=12/28 21:27:26, mem=894.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1219.9M) ***
% End Save routing data ... (date=12/28 21:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.2M, current mem=894.2M)
Saving property file ipdc/powerstripe.dat.tmp/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1222.9M) ***
% Begin Save power constraints data ... (date=12/28 21:27:26, mem=894.7M)
% End Save power constraints data ... (date=12/28 21:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.8M, current mem=894.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerstripe.dat.tmp
#% End save design ... (date=12/28 21:27:30, total cpu=0:00:04.2, real=0:00:06.0, peak res=923.7M, current mem=899.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Dec 28 21:28:35 2021 ***
SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/hw5/APR
SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2307.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 536 macros, 105 used
Read in 106 components
  103 core components: 103 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 59 logical pins
Read in 3 blockages
Read in 59 nets
Read in 2 special nets, 2 routed
Read in 212 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (540.510010, 113.320000) (541.280029, 113.820000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (540.510010, 533.979980) (541.280029, 534.479980).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (539.02, 135.71) (541.02, 135.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (539.02, 511.84) (541.02, 512.09).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (392.714996, 113.320000) (393.484985, 113.820000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (392.714996, 533.979980) (393.484985, 534.479980).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (392.98, 135.71) (394.98, 135.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (392.98, 511.84) (394.98, 512.09).
  Number of Core ports routed: 576
  Number of Followpin connections: 288
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2313.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 910 wires.
ViaGen created 2608 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       864      |       NA       |
|  VIA12 |      1580      |        0       |
|  VIA23 |       516      |        0       |
|  VIA34 |       432      |        0       |
|  VIA45 |       80       |        0       |
| METAL5 |       46       |       NA       |
+--------+----------------+----------------+
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1285.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 5.0M) ***

<CMD> verifyConnectivity -net {VDD VSS} -type special -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Dec 28 21:30:49 2021

Design Name: ipdc
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (653.6600, 647.8000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
*** Checking Net VSS

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Dec 28 21:30:49 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign ipdc/powerplan
#% Begin save design ... (date=12/28 21:31:10, mem=933.3M)
% Begin Save ccopt configuration ... (date=12/28 21:31:10, mem=933.3M)
% End Save ccopt configuration ... (date=12/28 21:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.5M, current mem=933.5M)
% Begin Save netlist data ... (date=12/28 21:31:10, mem=933.5M)
Writing Binary DB to ipdc/powerplan.dat/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 21:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.5M, current mem=933.5M)
Saving symbol-table file ...
Saving congestion map file ipdc/powerplan.dat/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 21:31:10, mem=933.5M)
Saving AAE Data ...
% End Save AAE data ... (date=12/28 21:31:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=933.5M, current mem=933.5M)
Saving preference file ipdc/powerplan.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 21:31:11, mem=934.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
Saving PG file ipdc/powerplan.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:31:11 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1302.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 21:31:11, mem=934.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
% Begin Save routing data ... (date=12/28 21:31:11, mem=934.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1302.0M) ***
% End Save routing data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
Saving property file ipdc/powerplan.dat/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1305.0M) ***
% Begin Save power constraints data ... (date=12/28 21:31:11, mem=934.0M)
% End Save power constraints data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
RC_corner
RC_corner
RC_corner
Generated self-contained design powerplan.dat
#% End save design ... (date=12/28 21:31:16, total cpu=0:00:04.2, real=0:00:06.0, peak res=964.5M, current mem=934.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
in2out in2reg reg2out reg2reg
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    130
setExtractRCMode -coupling_c_th           0.4
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -engine                   aae
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             single
setAnalysisMode -virtualIPO               false

Estimated cell power/ground rail width = 0.577 um
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1357.34 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/libs/mmmc/slow.cdB
 

*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.9) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Some Macros are marked as preplaced.
No user-set net weight.
Net fanout histogram:
2		: 1004 (55.8%) nets
3		: 419 (23.3%) nets
4     -	14	: 356 (19.8%) nets
15    -	39	: 19 (1.1%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 2 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1535 (0 fixed + 1535 movable) #buf cell=0 #inv cell=183 #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=1800 #term=6232 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
stdCell: 1535 single + 0 double + 0 multi
Total standard cell length = 5.1423 (mm), area = 0.0190 (mm^2)
Average module density = 0.159.
Density for the design = 0.159.
       = stdcell_area 11179 sites (18975 um^2) / alloc_area 70126 sites (119032 um^2).
Pin Density = 0.04400.
            = total # of pins 6232 / total area 141636.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 2.287e+04 (1.22e+04 1.06e+04)
              Est.  stn bbox = 2.656e+04 (1.41e+04 1.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
Iteration  2: Total net bbox = 2.287e+04 (1.22e+04 1.06e+04)
              Est.  stn bbox = 2.656e+04 (1.41e+04 1.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
*** Finished SKP initialization (cpu=0:00:02.8, real=0:00:03.0)***
Iteration  3: Total net bbox = 1.344e+04 (7.23e+03 6.21e+03)
              Est.  stn bbox = 1.667e+04 (8.93e+03 7.74e+03)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1445.9M
Iteration  4: Total net bbox = 1.784e+04 (1.16e+04 6.28e+03)
              Est.  stn bbox = 2.247e+04 (1.47e+04 7.75e+03)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1449.4M
Iteration  5: Total net bbox = 1.784e+04 (1.16e+04 6.28e+03)
              Est.  stn bbox = 2.247e+04 (1.47e+04 7.75e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1449.4M
Iteration  6: Total net bbox = 3.546e+04 (1.88e+04 1.67e+04)
              Est.  stn bbox = 4.356e+04 (2.32e+04 2.04e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1446.4M
Iteration  7: Total net bbox = 7.760e+04 (4.08e+04 3.68e+04)
              Est.  stn bbox = 8.752e+04 (4.61e+04 4.14e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1446.4M
Iteration  8: Total net bbox = 7.760e+04 (4.08e+04 3.68e+04)
              Est.  stn bbox = 8.752e+04 (4.61e+04 4.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
Iteration  9: Total net bbox = 8.092e+04 (4.17e+04 3.93e+04)
              Est.  stn bbox = 9.129e+04 (4.71e+04 4.42e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1446.4M
Iteration 10: Total net bbox = 8.092e+04 (4.17e+04 3.93e+04)
              Est.  stn bbox = 9.129e+04 (4.71e+04 4.42e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
Iteration 11: Total net bbox = 8.154e+04 (4.21e+04 3.94e+04)
              Est.  stn bbox = 9.195e+04 (4.76e+04 4.44e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1446.4M
Iteration 12: Total net bbox = 8.154e+04 (4.21e+04 3.94e+04)
              Est.  stn bbox = 9.195e+04 (4.76e+04 4.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
Iteration 13: Total net bbox = 8.487e+04 (4.35e+04 4.14e+04)
              Est.  stn bbox = 9.523e+04 (4.89e+04 4.64e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1446.4M
Iteration 14: Total net bbox = 8.487e+04 (4.35e+04 4.14e+04)
              Est.  stn bbox = 9.523e+04 (4.89e+04 4.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
Iteration 15: Total net bbox = 8.487e+04 (4.35e+04 4.14e+04)
              Est.  stn bbox = 9.523e+04 (4.89e+04 4.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
Finished Global Placement (cpu=0:00:09.2, real=0:00:10.0, mem=1446.4M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:23 mem=1478.4M) ***
Total net bbox length = 8.487e+04 (4.348e+04 4.139e+04) (ext = 3.921e+04)
Move report: Detail placement moves 1535 insts, mean move: 2.24 um, max move: 15.36 um
	Max move on inst (U1278): (193.77, 233.67) --> (203.78, 239.03)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1481.5MB
Summary Report:
Instances move: 1535 (out of 1535 movable)
Instances flipped: 0
Mean displacement: 2.24 um
Max displacement: 15.36 um (Instance: U1278) (193.774, 233.673) -> (203.78, 239.03)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2X1
Total net bbox length = 8.274e+04 (4.131e+04 4.143e+04) (ext = 3.914e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1481.5MB
*** Finished refinePlace (0:01:24 mem=1481.5M) ***
*** Finished Initial Placement (cpu=0:00:09.6, real=0:00:11.0, mem=1481.5M) ***

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1481.48 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1745  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1745 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1745 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.189616e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1481.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1481.48 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1481.48 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1481.48 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1481.48 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1481.48 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6064
[NR-eGR] METAL2  (2V) length: 2.100349e+04um, number of vias: 8804
[NR-eGR] METAL3  (3H) length: 2.176904e+04um, number of vias: 347
[NR-eGR] METAL4  (4V) length: 5.897320e+03um, number of vias: 88
[NR-eGR] METAL5  (5H) length: 2.876710e+03um, number of vias: 42
[NR-eGR] METAL6  (6V) length: 1.877975e+03um, number of vias: 5
[NR-eGR] METAL7  (7H) length: 2.060800e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.363061e+04um, number of vias: 15350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.109385e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1476.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:11, real = 0: 0:12, mem = 1460.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 969.7M, totSessionCpu=0:01:24 **
**WARN: (IMPOPT-576):	59 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	i_clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	o_op_ready : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 976.9M, totSessionCpu=0:01:25 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1466.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1466.49 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1745  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1745 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1745 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.244228e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1466.49 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1466.49 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1466.49 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1466.49 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1466.49 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6064
[NR-eGR] METAL2  (2V) length: 2.111058e+04um, number of vias: 8841
[NR-eGR] METAL3  (3H) length: 2.217522e+04um, number of vias: 364
[NR-eGR] METAL4  (4V) length: 5.363045e+03um, number of vias: 99
[NR-eGR] METAL5  (5H) length: 3.054810e+03um, number of vias: 49
[NR-eGR] METAL6  (6V) length: 2.177260e+03um, number of vias: 8
[NR-eGR] METAL7  (7H) length: 3.896200e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.427054e+04um, number of vias: 15425
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.328355e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1466.49 MB )
Extraction called for design 'ipdc' of instances=1538 and nets=1818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1466.488M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1489.73)
**WARN: (IMPESI-3086):	The cell 'sram_256x8' does not have characterized noise model(s) for 'sram_256x8' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1863
End delay calculation. (MEM=1521.51 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1494.43 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:27 mem=1494.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.064  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   481   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.135   |      6 (6)       |
|   max_tran     |      6 (51)      |   -1.083   |      6 (51)      |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.121%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1011.2M, totSessionCpu=0:01:27 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1471.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1471.7M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.6/0:10:11.0 (0.1), mem = 1471.7M

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
*** Checked 4 GNC rules.
*** Applying global-net connections...
*** Applied 4 GNC rules (cpu = 0:00:00.0)
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:30.6/0:10:14.0 (0.1), mem = 1620.7M
Begin: GigaOpt high fanout net optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:30.7/0:10:14.1 (0.1), mem = 1554.7M
*** DrvOpt [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:01:34.7/0:10:18.1 (0.2), mem = 1554.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:34.7/0:10:18.1 (0.2), mem = 1554.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|    67|    -1.38|    11|    11|    -0.17|     1|     1|     0|     0|     1.06|     0.00|       0|       0|       0|  15.12|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     1.06|     0.00|       2|       0|      11|  15.15| 0:00:00.0|  1627.5M|
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     1.06|     0.00|       0|       0|       0|  15.15| 0:00:00.0|  1627.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1627.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:37.9/0:10:21.3 (0.2), mem = 1608.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1101.9M, totSessionCpu=0:01:38 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:38.0/0:10:21.3 (0.2), mem = 1563.4M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 19 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------------+---------+------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
+--------+--------+----------+------------+--------+----------------+---------+------------------------+
|   0.000|   0.000|    15.15%|   0:00:00.0| 1582.5M|av_func_mode_max|       NA| NA                     |
+--------+--------+----------+------------+--------+----------------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1582.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1582.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:01:49.2/0:10:32.6 (0.2), mem = 1563.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:50.4/0:10:33.8 (0.2), mem = 1582.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 15.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    15.15%|        -|   0.000|   0.000|   0:00:00.0| 1582.5M|
|    15.15%|        0|   0.000|   0.000|   0:00:00.0| 1583.5M|
|    15.15%|        0|   0.000|   0.000|   0:00:00.0| 1602.6M|
|    14.47%|      212|   0.000|   0.000|   0:00:01.0| 1626.2M|
|    14.46%|        5|   0.000|   0.000|   0:00:00.0| 1626.2M|
|    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1626.2M|
|    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1626.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.46
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:52.9/0:10:36.3 (0.2), mem = 1626.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1564.12M, totSessionCpu=0:01:53).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1564.12 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1747 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.200317e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1565.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  6: Total net bbox = 2.771e+04 (1.44e+04 1.33e+04)
              Est.  stn bbox = 3.396e+04 (1.78e+04 1.61e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1557.1M
Iteration  7: Total net bbox = 2.978e+04 (1.54e+04 1.44e+04)
              Est.  stn bbox = 3.644e+04 (1.89e+04 1.75e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1555.1M
Iteration  8: Total net bbox = 3.159e+04 (1.55e+04 1.61e+04)
              Est.  stn bbox = 3.859e+04 (1.90e+04 1.96e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 1553.1M
Iteration  9: Total net bbox = 3.455e+04 (1.71e+04 1.75e+04)
              Est.  stn bbox = 4.157e+04 (2.06e+04 2.10e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1553.1M
Iteration 10: Total net bbox = 3.579e+04 (1.76e+04 1.82e+04)
              Est.  stn bbox = 4.270e+04 (2.10e+04 2.16e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1553.1M
Move report: Timing Driven Placement moves 1536 insts, mean move: 49.60 um, max move: 138.08 um
	Max move on inst (img_origin_r_reg_1_): (201.48, 235.34) --> (249.97, 324.93)

Finished Incremental Placement (cpu=0:00:06.2, real=0:00:06.0, mem=1553.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:59 mem=1553.8M) ***
Total net bbox length = 7.727e+04 (3.922e+04 3.805e+04) (ext = 4.009e+04)
Move report: Detail placement moves 1536 insts, mean move: 1.76 um, max move: 15.47 um
	Max move on inst (U1067): (277.85, 285.34) --> (264.04, 287.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1553.8MB
Summary Report:
Instances move: 1536 (out of 1536 movable)
Instances flipped: 0
Mean displacement: 1.76 um
Max displacement: 15.47 um (Instance: U1067) (277.853, 285.339) -> (264.04, 287)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NOR2X1
Total net bbox length = 7.563e+04 (3.730e+04 3.833e+04) (ext = 4.003e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1553.8MB
*** Finished refinePlace (0:02:00 mem=1553.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1553.83 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1747 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        11( 0.05%)         3( 0.01%)   ( 0.07%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               11( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1553.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1553.83 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1553.83 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1553.83 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1553.83 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1553.83 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6068
[NR-eGR] METAL2  (2V) length: 1.532032e+04um, number of vias: 8282
[NR-eGR] METAL3  (3H) length: 1.593118e+04um, number of vias: 709
[NR-eGR] METAL4  (4V) length: 7.125170e+03um, number of vias: 122
[NR-eGR] METAL5  (5H) length: 4.449700e+03um, number of vias: 35
[NR-eGR] METAL6  (6V) length: 1.294860e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 3.174000e+01um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.415297e+04um, number of vias: 15218
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.924725e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1553.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:06.6, real=0:00:07.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1553.8M)
Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1553.832M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1083.8M, totSessionCpu=0:02:00 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1569.07)
Total number of fetched objects 1864
End delay calculation. (MEM=1584.76 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1584.76 CPU=0:00:00.5 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:00.5/0:10:43.9 (0.2), mem = 1651.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    14.46%|        -|   0.000|   0.000|   0:00:00.0| 1651.9M|
|    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
|    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
|    14.45%|        4|   0.000|   0.000|   0:00:00.0| 1651.9M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:02 mem=1651.9M) ***
Total net bbox length = 7.563e+04 (3.730e+04 3.833e+04) (ext = 4.003e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1651.9MB
Summary Report:
Instances move: 0 (out of 1536 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.563e+04 (3.730e+04 3.833e+04) (ext = 4.003e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1651.9MB
*** Finished refinePlace (0:02:02 mem=1651.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1651.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1651.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:02.1/0:10:45.4 (0.2), mem = 1651.9M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1572.77M, totSessionCpu=0:02:02).
Begin: GigaOpt postEco DRV Optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:02.1/0:10:45.5 (0.2), mem = 1572.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.13|     0.00|       0|       0|       0|  14.45|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.13|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1610.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:02:05.1/0:10:48.4 (0.2), mem = 1591.8M
End: GigaOpt postEco DRV Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1547.645M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1556.43 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1747 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        12( 0.06%)         3( 0.01%)   ( 0.07%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               12( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1557.68 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1571.88)
Total number of fetched objects 1864
End delay calculation. (MEM=1587.57 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1587.57 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:06 mem=1587.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1123.2M, totSessionCpu=0:02:06 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.134  |  1.869  |  0.689  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.449%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 1125.4M, totSessionCpu=0:02:06 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:53, real = 0:00:56, mem = 1483.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3086          1  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665          59  %s : Net has unplaced terms or is connec...
*** Message Summary: 65 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> zoomBox -2.77850 137.02800 730.14600 508.99950
<CMD> zoomBox 85.39950 189.98450 614.93800 458.73400
<CMD> zoomBox -125.41100 63.96700 889.02000 578.80750
<CMD> fit
<CMD> saveDesign ipdc/place
#% Begin save design ... (date=12/28 21:36:42, mem=1055.8M)
% Begin Save ccopt configuration ... (date=12/28 21:36:42, mem=1055.8M)
% End Save ccopt configuration ... (date=12/28 21:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.8M, current mem=1055.8M)
% Begin Save netlist data ... (date=12/28 21:36:42, mem=1055.8M)
Writing Binary DB to ipdc/place.dat/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 21:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.8M, current mem=1055.8M)
Saving symbol-table file ...
Saving congestion map file ipdc/place.dat/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 21:36:43, mem=1056.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/28 21:36:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.0M, current mem=1056.0M)
Saving preference file ipdc/place.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 21:36:43, mem=1056.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 21:36:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.5M, current mem=1056.5M)
Saving PG file ipdc/place.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:36:43 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1492.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 21:36:43, mem=1056.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 21:36:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.5M, current mem=1056.5M)
% Begin Save routing data ... (date=12/28 21:36:43, mem=1056.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1492.4M) ***
% End Save routing data ... (date=12/28 21:36:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=1056.7M, current mem=1056.7M)
Saving property file ipdc/place.dat/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1495.4M) ***
Saving rc congestion map ipdc/place.dat/ipdc.congmap.gz ...
% Begin Save power constraints data ... (date=12/28 21:36:44, mem=1056.7M)
% End Save power constraints data ... (date=12/28 21:36:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.7M, current mem=1056.7M)
RC_corner
RC_corner
RC_corner
Generated self-contained design place.dat
#% End save design ... (date=12/28 21:36:48, total cpu=0:00:04.6, real=0:00:06.0, peak res=1059.1M, current mem=1059.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ipdc_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1506.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.134  |  1.869  |  0.689  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.449%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.34 sec
Total Real time: 3.0 sec
Total Memory Usage: 1523.035156 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1060.7M, totSessionCpu=0:02:35 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    130
setExtractRCMode -coupling_c_th           0.4
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { av_func_mode_max }
setOptMode -activeSetupViews              { av_func_mode_max }
setOptMode -autoSetupViews                { av_func_mode_max}
setOptMode -autoTDGRSetupViews            { av_func_mode_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             single
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1060.7M, totSessionCpu=0:02:35 **
**WARN: (IMPOPT-576):	58 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	i_clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_op_mode[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	o_op_ready : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	i_in_data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1064.9M, totSessionCpu=0:02:37 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1529.77 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1529.77 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1747 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223943e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        14( 0.07%)         2( 0.01%)   ( 0.08%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               14( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1529.77 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1529.77 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.77 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1529.77 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.77 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6068
[NR-eGR] METAL2  (2V) length: 1.549375e+04um, number of vias: 8330
[NR-eGR] METAL3  (3H) length: 1.639394e+04um, number of vias: 675
[NR-eGR] METAL4  (4V) length: 7.277030e+03um, number of vias: 122
[NR-eGR] METAL5  (5H) length: 3.917090e+03um, number of vias: 35
[NR-eGR] METAL6  (6V) length: 1.289210e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 1.380000e+01um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.438481e+04um, number of vias: 15232
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.995335e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1506.57 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1506.566M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1528.3)
Total number of fetched objects 1864
End delay calculation. (MEM=1543.99 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1543.99 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:39 mem=1544.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.108  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   481   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.449%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1067.9M, totSessionCpu=0:02:39 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1514.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1514.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:39.4/0:16:07.7 (0.2), mem = 1514.2M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:41.9/0:16:10.3 (0.2), mem = 1667.9M
Begin: GigaOpt high fanout net optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:42.0/0:16:10.4 (0.2), mem = 1601.9M
*** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:02:46.2/0:16:14.6 (0.2), mem = 1601.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:46.2/0:16:14.6 (0.2), mem = 1601.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     1|     1|     0|     0|     0.11|     0.00|       0|       0|       0|  14.45|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.32|     0.00|       0|       0|       2|  14.45| 0:00:01.0|  1666.8M|
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.32|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1666.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1666.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:02:49.1/0:16:17.5 (0.2), mem = 1647.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1144.2M, totSessionCpu=0:02:49 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:49.2/0:16:17.5 (0.2), mem = 1602.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 19 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------------+---------+------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
+--------+--------+----------+------------+--------+----------------+---------+------------------------+
|   0.000|   0.000|    14.45%|   0:00:00.0| 1621.8M|av_func_mode_max|       NA| NA                     |
+--------+--------+----------+------------+--------+----------------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1621.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1621.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:03:00.4/0:16:28.8 (0.2), mem = 1602.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:01.7/0:16:30.0 (0.2), mem = 1621.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    14.45%|        -|   0.000|   0.000|   0:00:00.0| 1621.8M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1621.8M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1640.8M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1640.8M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1640.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:02.9/0:16:31.3 (0.2), mem = 1640.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1602.76M, totSessionCpu=0:03:03).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1602.76 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1747 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        11( 0.05%)         3( 0.01%)   ( 0.07%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               11( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1604.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  6: Total net bbox = 2.320e+04 (1.31e+04 1.01e+04)
              Est.  stn bbox = 2.887e+04 (1.63e+04 1.25e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1600.7M
Iteration  7: Total net bbox = 3.043e+04 (1.56e+04 1.48e+04)
              Est.  stn bbox = 3.714e+04 (1.92e+04 1.80e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1596.7M
Iteration  8: Total net bbox = 3.188e+04 (1.60e+04 1.59e+04)
              Est.  stn bbox = 3.874e+04 (1.95e+04 1.92e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1596.7M
Iteration  9: Total net bbox = 3.494e+04 (1.73e+04 1.76e+04)
              Est.  stn bbox = 4.187e+04 (2.09e+04 2.10e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1596.7M
Iteration 10: Total net bbox = 3.599e+04 (1.79e+04 1.81e+04)
              Est.  stn bbox = 4.281e+04 (2.15e+04 2.13e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1596.7M
Move report: Timing Driven Placement moves 1536 insts, mean move: 26.30 um, max move: 96.60 um
	Max move on inst (U1282): (241.04, 261.17) --> (281.63, 317.18)

Finished Incremental Placement (cpu=0:00:06.4, real=0:00:07.0, mem=1596.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:10 mem=1597.5M) ***
Total net bbox length = 7.801e+04 (3.974e+04 3.827e+04) (ext = 4.071e+04)
Move report: Detail placement moves 1536 insts, mean move: 1.67 um, max move: 12.30 um
	Max move on inst (U1710): (316.61, 301.55) --> (304.52, 301.76)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1597.5MB
Summary Report:
Instances move: 1536 (out of 1536 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 12.30 um (Instance: U1710) (316.611, 301.55) -> (304.52, 301.76)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2XL
Total net bbox length = 7.645e+04 (3.792e+04 3.853e+04) (ext = 4.068e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1597.5MB
*** Finished refinePlace (0:03:10 mem=1597.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1597.47 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1747 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.216932e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        12( 0.06%)         3( 0.01%)   ( 0.07%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               12( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1597.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1597.47 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1597.47 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1597.47 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1597.47 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1597.47 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6068
[NR-eGR] METAL2  (2V) length: 1.497603e+04um, number of vias: 8201
[NR-eGR] METAL3  (3H) length: 1.690065e+04um, number of vias: 806
[NR-eGR] METAL4  (4V) length: 7.566130e+03um, number of vias: 114
[NR-eGR] METAL5  (5H) length: 3.686600e+03um, number of vias: 29
[NR-eGR] METAL6  (6V) length: 1.175865e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 3.174000e+01um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.433701e+04um, number of vias: 15220
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.866275e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1597.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:06.9, real=0:00:07.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1597.5M)
Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1597.473M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1123.3M, totSessionCpu=0:03:10 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1615.69)
Total number of fetched objects 1864
End delay calculation. (MEM=1631.38 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1631.38 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:10.5/0:16:38.9 (0.2), mem = 1631.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.35|     0.00|       0|       0|       0|  14.45|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.35|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1682.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1682.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.3 (1.0), totSession cpu/real = 0:03:14.8/0:16:43.1 (0.2), mem = 1663.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=1618.4M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.350  |  0.350  |  1.818  |  0.730  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.455%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 1155.1M, totSessionCpu=0:03:15 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:14.9/0:16:43.3 (0.2), mem = 1637.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    14.45%|        -|   0.000|   0.000|   0:00:00.0| 1637.5M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1637.5M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1656.6M|
|    14.45%|        3|   0.000|   0.000|   0:00:01.0| 1680.2M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1680.2M|
|    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1680.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:16 mem=1680.2M) ***
Total net bbox length = 7.645e+04 (3.792e+04 3.853e+04) (ext = 4.068e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1680.2MB
Summary Report:
Instances move: 0 (out of 1536 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.645e+04 (3.792e+04 3.853e+04) (ext = 4.068e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1680.2MB
*** Finished refinePlace (0:03:16 mem=1680.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1680.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1680.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:16.3/0:16:44.7 (0.2), mem = 1680.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1619.07M, totSessionCpu=0:03:16).
Begin: GigaOpt postEco DRV Optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:16.4/0:16:44.7 (0.2), mem = 1619.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.14|     0.00|       0|       0|       0|  14.45|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.14|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1657.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1657.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:03:19.3/0:16:47.7 (0.2), mem = 1638.2M
End: GigaOpt postEco DRV Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1600.949M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1604.96 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1747 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.216563e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        12( 0.06%)         3( 0.01%)   ( 0.07%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               12( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1606.21 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1620.41)
Total number of fetched objects 1864
End delay calculation. (MEM=1636.1 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1636.1 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:20 mem=1636.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:45, real = 0:00:44, mem = 1154.1M, totSessionCpu=0:03:20 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.143  |  0.143  |  1.818  |  0.730  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.446%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:46, mem = 1154.9M, totSessionCpu=0:03:20 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:45, real = 0:00:46, mem = 1535.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          58  %s : Net has unplaced terms or is connec...
*** Message Summary: 60 warning(s), 0 error(s)

<CMD> zoomBox -205.89150 -24.08650 527.03350 347.88500
<CMD> zoomBox -154.22450 -21.02900 375.31400 247.72050
<CMD> zoomBox -70.79350 -12.52700 164.16600 106.71900
<CMD> zoomBox -26.88300 -5.83950 61.73300 39.13450
<CMD> zoomBox -12.18100 -3.40900 27.13900 16.54650
<CMD> zoomBox -4.77400 -1.31800 10.05600 6.20850
<CMD> zoomBox -2.27750 -0.60900 4.30350 2.73100
<CMD> zoomBox -1.16550 -0.29650 1.75550 1.18600
<CMD> zoomBox -0.73850 -0.18000 0.78650 0.59400
<CMD> zoomBox -0.45000 -0.10200 0.12750 0.19100
<CMD> zoomBox -1.03750 -0.26150 1.45700 1.00450
<CMD> zoomBox -85.99600 -23.84350 192.00700 117.24750
<CMD> fit
<CMD> saveIoFile -byOrder ipdc.io
Dumping FTerm of cell ipdc to file
<CMD> loadIoFile ipdc.io
Reading IO assignment file "ipdc.io" ...
<CMD> zoomBox -758.65650 -67.95350 1931.06850 1297.12650
<CMD> zoomBox -426.62950 -42.36550 1225.19850 795.96450
<CMD> fit
<CMD> zoomBox -231.84950 -25.31450 630.41500 412.29900
<CMD> zoomBox -122.80100 -19.36650 327.30750 209.07100
<CMD> zoomBox -46.94050 -5.20650 122.81950 80.94950
<CMD> zoomBox -631.71750 -66.96000 1654.58350 1093.37550
<CMD> fit
<CMD> saveIoFile -byOrder -temp ipdc.ioc
** Writing IO pins constraint template file, all existing constraints are ignored.
Dumping FTerm of cell ipdc to file
<CMD> loadIoFile ipdc.ioc
Reading IO assignment file "ipdc.ioc" ...
<CMD> zoomBox -229.56900 -25.22300 632.69550 412.39050
<CMD> zoomBox -194.80400 -23.51200 538.12100 348.45950
<CMD> zoomBox -318.58800 -29.60400 874.85800 576.08950
<CMD> zoomBox -377.85700 -34.16300 1026.19700 678.41750
<CMD> fit
<CMD> zoomBox -190.81050 106.77800 823.61850 621.61750
<CMD> zoomBox -5.56400 246.59600 617.42250 562.77200
<CMD> zoomBox -124.98850 206.96150 737.27750 644.57600
<CMD> zoomBox -290.28100 152.70200 903.16700 758.39650
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1078.0M, totSessionCpu=0:03:41 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    130
setExtractRCMode -coupling_c_th           0.4
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { av_func_mode_max }
setOptMode -activeSetupViews              { av_func_mode_max }
setOptMode -autoSetupViews                { av_func_mode_max}
setOptMode -autoTDGRSetupViews            { av_func_mode_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             single
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1078.6M, totSessionCpu=0:03:41 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1082.8M, totSessionCpu=0:03:42 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1558.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1558.20 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1801  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1801 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1801 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.159707e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         8( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                8( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1558.20 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1558.20 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1558.20 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1558.20 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1558.20 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6098
[NR-eGR] METAL2  (2V) length: 1.692184e+04um, number of vias: 8266
[NR-eGR] METAL3  (3H) length: 2.067099e+04um, number of vias: 899
[NR-eGR] METAL4  (4V) length: 1.598011e+04um, number of vias: 188
[NR-eGR] METAL5  (5H) length: 1.362308e+04um, number of vias: 61
[NR-eGR] METAL6  (6V) length: 6.708245e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 3.358000e+01um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.393784e+04um, number of vias: 15514
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.350840e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1540.00 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1539.996M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1558.21)
Total number of fetched objects 1864
End delay calculation. (MEM=1573.9 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1573.9 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:44 mem=1573.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.094  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   481   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     26 (26)      |   -0.063   |     26 (26)      |
|   max_tran     |      2 (2)       |   -0.052   |      2 (2)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.446%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1087.4M, totSessionCpu=0:03:44 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1542.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1542.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:44.4/0:21:26.4 (0.2), mem = 1542.2M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:03:46.9/0:21:28.9 (0.2), mem = 1691.2M
Begin: GigaOpt high fanout net optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:47.0/0:21:29.0 (0.2), mem = 1625.2M
*** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:51.2/0:21:33.2 (0.2), mem = 1625.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:51.2/0:21:33.2 (0.2), mem = 1625.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12|    12|    -0.35|    29|    29|    -0.08|     1|     1|     0|     0|     0.09|     0.00|       0|       0|       0|  14.45|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.32|     0.00|       4|       0|      28|  14.52| 0:00:00.0|  1698.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.32|     0.00|       0|       0|       0|  14.52| 0:00:00.0|  1698.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1698.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:03:54.3/0:21:36.4 (0.2), mem = 1678.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 1165.5M, totSessionCpu=0:03:54 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:54.4/0:21:36.4 (0.2), mem = 1633.9M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 19 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------------+---------+------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
+--------+--------+----------+------------+--------+----------------+---------+------------------------+
|   0.000|   0.000|    14.52%|   0:00:00.0| 1653.0M|av_func_mode_max|       NA| NA                     |
+--------+--------+----------+------------+--------+----------------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1653.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1653.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), totSession cpu/real = 0:04:05.5/0:21:47.5 (0.2), mem = 1633.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:06.6/0:21:48.7 (0.2), mem = 1653.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    14.52%|        -|   0.000|   0.000|   0:00:00.0| 1653.0M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1653.0M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1672.1M|
|    14.52%|        1|   0.000|   0.000|   0:00:00.0| 1695.7M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.52
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:04:07.8/0:21:49.9 (0.2), mem = 1695.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1634.59M, totSessionCpu=0:04:08).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1634.59 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1805 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.131663e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        13( 0.06%)         3( 0.01%)   ( 0.08%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               13( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1635.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  6: Total net bbox = 3.909e+04 (2.06e+04 1.85e+04)
              Est.  stn bbox = 4.619e+04 (2.48e+04 2.14e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1629.6M
Iteration  7: Total net bbox = 4.503e+04 (2.22e+04 2.28e+04)
              Est.  stn bbox = 5.369e+04 (2.71e+04 2.65e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1626.6M
Iteration  8: Total net bbox = 4.667e+04 (2.29e+04 2.38e+04)
              Est.  stn bbox = 5.567e+04 (2.80e+04 2.77e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1626.6M
Iteration  9: Total net bbox = 4.954e+04 (2.44e+04 2.52e+04)
              Est.  stn bbox = 5.862e+04 (2.95e+04 2.91e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1626.6M
Iteration 10: Total net bbox = 5.177e+04 (2.52e+04 2.66e+04)
              Est.  stn bbox = 6.091e+04 (3.04e+04 3.06e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1626.6M
Move report: Timing Driven Placement moves 1540 insts, mean move: 59.17 um, max move: 135.85 um
	Max move on inst (U2026): (316.02, 342.35) --> (408.07, 298.55)

Finished Incremental Placement (cpu=0:00:05.5, real=0:00:06.0, mem=1626.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:14 mem=1627.3M) ***
Total net bbox length = 6.596e+04 (3.272e+04 3.324e+04) (ext = 2.662e+04)
Move report: Detail placement moves 1540 insts, mean move: 1.66 um, max move: 22.92 um
	Max move on inst (U1285): (331.87, 311.32) --> (353.28, 312.83)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.3MB
Summary Report:
Instances move: 1540 (out of 1540 movable)
Instances flipped: 0
Mean displacement: 1.66 um
Max displacement: 22.92 um (Instance: U1285) (331.867, 311.322) -> (353.28, 312.83)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2X1
Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.3MB
*** Finished refinePlace (0:04:14 mem=1627.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1627.30 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1805 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         9( 0.04%)         2( 0.01%)   ( 0.05%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                9( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1627.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1627.30 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1627.30 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1627.30 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1627.30 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1627.30 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6106
[NR-eGR] METAL2  (2V) length: 1.740762e+04um, number of vias: 8507
[NR-eGR] METAL3  (3H) length: 2.106383e+04um, number of vias: 769
[NR-eGR] METAL4  (4V) length: 1.402556e+04um, number of vias: 177
[NR-eGR] METAL5  (5H) length: 1.262349e+04um, number of vias: 75
[NR-eGR] METAL6  (6V) length: 7.861420e+03um, number of vias: 5
[NR-eGR] METAL7  (7H) length: 4.705800e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.345250e+04um, number of vias: 15639
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.357690e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.06 seconds, mem = 1627.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:06.0, real=0:00:06.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1627.3M)
Extraction called for design 'ipdc' of instances=1543 and nets=1824 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1627.301M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1140.6M, totSessionCpu=0:04:14 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1637.52)
Total number of fetched objects 1868
End delay calculation. (MEM=1653.21 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1653.21 CPU=0:00:00.4 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:14.6/0:21:56.6 (0.2), mem = 1720.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    14.52%|        -|   0.000|   0.000|   0:00:00.0| 1720.3M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
|    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.52
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:04:16 mem=1720.3M) ***
Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.3MB
Summary Report:
Instances move: 0 (out of 1540 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.3MB
*** Finished refinePlace (0:04:16 mem=1720.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1720.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1720.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:04:15.9/0:21:57.9 (0.2), mem = 1720.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1639.21M, totSessionCpu=0:04:16).
Begin: GigaOpt postEco DRV Optimization
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:16.0/0:21:57.9 (0.2), mem = 1639.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.02|     0|     0|     0|     0|     0.20|     0.00|       0|       0|       0|  14.52|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.40|     0.00|       0|       0|       1|  14.52| 0:00:00.0|  1701.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.40|     0.00|       0|       0|       0|  14.52| 0:00:00.0|  1701.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1701.0M) ***

*** Starting refinePlace (0:04:19 mem=1701.0M) ***
Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1701.0MB
Summary Report:
Instances move: 0 (out of 1540 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1701.0MB
*** Finished refinePlace (0:04:19 mem=1701.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1701.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1701.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:04:19.1/0:22:01.1 (0.2), mem = 1681.9M
End: GigaOpt postEco DRV Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ipdc' of instances=1543 and nets=1824 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1621.691M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1625.71 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1625.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1805 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         9( 0.04%)         2( 0.01%)   ( 0.05%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                9( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1626.95 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1641.15)
Total number of fetched objects 1868
End delay calculation. (MEM=1656.84 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1656.84 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:04:20 mem=1656.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1176.4M, totSessionCpu=0:04:20 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.397  |  0.397  |  1.642  |  0.565  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.520%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1177.2M, totSessionCpu=0:04:20 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:40, real = 0:00:40, mem = 1558.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

invalid command name "ff"
<CMD> saveDesign ipdc/place
#% Begin save design ... (date=12/28 21:44:11, mem=1100.4M)
% Begin Save ccopt configuration ... (date=12/28 21:44:11, mem=1100.4M)
% End Save ccopt configuration ... (date=12/28 21:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.4M, current mem=1100.4M)
% Begin Save netlist data ... (date=12/28 21:44:11, mem=1100.4M)
Writing Binary DB to ipdc/place.dat.tmp/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 21:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.4M, current mem=1100.4M)
Saving symbol-table file ...
Saving congestion map file ipdc/place.dat.tmp/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 21:44:11, mem=1100.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/28 21:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.4M, current mem=1100.4M)
Saving preference file ipdc/place.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 21:44:12, mem=1100.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 21:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.9M, current mem=1100.9M)
Saving PG file ipdc/place.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:44:12 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1561.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 21:44:12, mem=1100.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 21:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.9M, current mem=1100.9M)
% Begin Save routing data ... (date=12/28 21:44:12, mem=1100.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1561.4M) ***
% End Save routing data ... (date=12/28 21:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
Saving property file ipdc/place.dat.tmp/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1564.4M) ***
Saving rc congestion map ipdc/place.dat.tmp/ipdc.congmap.gz ...
% Begin Save power constraints data ... (date=12/28 21:44:13, mem=1101.0M)
% End Save power constraints data ... (date=12/28 21:44:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
RC_corner
RC_corner
RC_corner
Generated self-contained design place.dat.tmp
#% End save design ... (date=12/28 21:44:17, total cpu=0:00:04.5, real=0:00:06.0, peak res=1101.0M, current mem=1097.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> update_constraint_mode -name func_mode -sdc_files ipdc_syn_cts.sdc
Reading timing constraints file 'ipdc_syn_cts.sdc' ...
Current (total cpu=0:04:42, real=0:25:57, peak res=1198.7M, current mem=1090.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ipdc_syn_cts.sdc, Line 9).

**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ipdc_syn_cts.sdc, Line 10).

**WARN: (TCLNL-330):	set_input_delay on clock root 'i_clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ipdc_syn_cts.sdc, Line 76).

INFO (CTE): Reading of timing constraints file ipdc_syn_cts.sdc completed, with 3 WARNING
WARNING (CTE-25): Line: 12 of File ipdc_syn_cts.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
Current (total cpu=0:04:42, real=0:25:57, peak res=1198.7M, current mem=1101.0M)
Current (total cpu=0:04:42, real=0:25:57, peak res=1198.7M, current mem=1101.0M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1105.1M, current mem=1105.1M)
Current (total cpu=0:04:43, real=0:25:57, peak res=1198.7M, current mem=1105.1M)
invalid command name ":q"
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> update_constraint_mode -name scan_mode -sdc_files design_data/CHIP_scan_cts.sdc
**ERROR: (TCLCMD-994):	Can not find 'constraint mode' object with the name 'scan_mode'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.

<CMD> create_ccopt_clock_tree_spec -file ./ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin i_clk true
<CMD> create_ccopt_clock_tree -name i_clk -source i_clk -no_skew_group
Extracting original clock gating for i_clk...
  clock_tree i_clk contains 210 sinks and 0 clock gates.
  Extraction for i_clk complete.
Extracting original clock gating for i_clk done.
<CMD> set_ccopt_property clock_period -pin i_clk 6.8
<CMD> create_ccopt_skew_group -name i_clk/func_mode -sources i_clk -auto_sinks
The skew group i_clk/func_mode was created. It contains 210 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group i_clk/func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group i_clk/func_mode i_clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group i_clk/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group i_clk/func_mode Delay_Corner_max
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=12/28 21:50:14, mem=1064.2M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               35.2
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setDesignMode -process                              130
setExtractRCMode -coupling_c_th                     0.4
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -MXPBoundaryLevel                      7
setPlaceMode -MXPConstraintFile                     {}
setPlaceMode -MXPControlSetting                     0
setPlaceMode -MXPLogicHierAware                     0
setPlaceMode -MXPPreplaceSetting                    5
setPlaceMode -MXPRefineSetting                      17
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -timingDriven                          true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1532.9M, init mem=1549.6M)
*info: Placed = 1543           (Fixed = 3)
*info: Unplaced = 0           
Placement Density:14.52%(18220/125485)
Placement Density (including fixed std cells):14.52%(18220/125485)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1549.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 210 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 210 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1549.61 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1549.61 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1805 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         9( 0.04%)         2( 0.01%)   ( 0.05%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                9( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1549.61 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1549.61 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1549.61 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1549.61 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1549.61 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6106
[NR-eGR] METAL2  (2V) length: 1.740762e+04um, number of vias: 8507
[NR-eGR] METAL3  (3H) length: 2.106428e+04um, number of vias: 769
[NR-eGR] METAL4  (4V) length: 1.402556e+04um, number of vias: 177
[NR-eGR] METAL5  (5H) length: 1.262349e+04um, number of vias: 75
[NR-eGR] METAL6  (6V) length: 7.861420e+03um, number of vias: 5
[NR-eGR] METAL7  (7H) length: 4.705800e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.345296e+04um, number of vias: 15639
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.357690e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1549.61 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree i_clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 122535.306um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner Delay_Corner_max:both, late and power domain auto-default:
  Slew time target (leaf):    0.234ns
  Slew time target (trunk):   0.234ns
  Slew time target (top):     0.234ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.143ns
  Buffer max distance: 1688.116um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1688.116um, saturatedSlew=0.207ns, speed=6413.815um per ns, cellArea=29.159um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1492.500um, saturatedSlew=0.209ns, speed=8243.579um per ns, cellArea=21.608um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1724.507um, saturatedSlew=0.206ns, speed=3453.158um per ns, cellArea=43.308um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1688.000um, saturatedSlew=0.206ns, speed=3390.239um per ns, cellArea=40.223um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group i_clk/func_mode:
  Sources:                     pin i_clk
  Total number of sinks:       210
  Delay constrained sinks:     210
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:both.late:
  Skew target:                 0.143ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree i_clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree i_clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree i_clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group i_clk/func_mode with 210 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.9 real=0:00:01.9)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree i_clk...
      Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
      Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree i_clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
      hp wire lengths  : top=0.000um, trunk=635.040um, leaf=898.340um, total=1533.380um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:04:58 mem=1599.8M) ***
Total net bbox length = 6.554e+04 (3.167e+04 3.387e+04) (ext = 2.633e+04)
Move report: Detail placement moves 38 insts, mean move: 4.81 um, max move: 16.12 um
	Max move on inst (U1197): (415.84, 323.90) --> (424.58, 331.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1599.8MB
Summary Report:
Instances move: 38 (out of 1545 movable)
Instances flipped: 0
Mean displacement: 4.81 um
Max displacement: 16.12 um (Instance: U1197) (415.84, 323.9) -> (424.58, 331.28)
	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX1
Total net bbox length = 6.570e+04 (3.174e+04 3.396e+04) (ext = 2.633e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1599.8MB
*** Finished refinePlace (0:04:58 mem=1599.8M) ***
    ClockRefiner summary
    All clock instances: Moved 4, flipped 0 and cell swapped 0 (out of a total of 215).
    The largest move was 7.38 um for CTS_ccl_a_buf_00024.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
    Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [7.38,7.4538)             2
    [7.4538,7.5276)           0
    [7.5276,7.6014)           0
    [7.6014,7.6752)           0
    [7.6752,7.749)            0
    [7.749,7.8228)            0
    [7.8228,7.8966)           0
    [7.8966,7.9704)           0
    [7.9704,8.0442)           0
    [8.0442,8.118)            0
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
        7.38         (400.660,327.590)    (400.660,334.970)    ccl_a clock buffer, uid:A385c (a lib_cell CLKBUFX16) at (400.660,334.970), in power domain auto-default
        7.38         (405.720,327.590)    (405.720,320.210)    ccl_a clock buffer, uid:A3860 (a lib_cell CLKBUFX20) at (405.720,320.210), in power domain auto-default
        0            (406.905,336.180)    (406.905,336.180)    ccl_a clock buffer, uid:A385c (a lib_cell CLKBUFX16) at (400.660,334.970), in power domain auto-default
        0            (413.515,328.800)    (413.515,328.800)    ccl_a clock buffer, uid:A385d (a lib_cell CLKBUFX20) at (405.720,327.590), in power domain auto-default
        0            (459.515,306.660)    (459.515,306.660)    ccl_a clock buffer, uid:A385e (a lib_cell CLKBUFX20) at (451.720,305.450), in power domain auto-default
        0            (413.515,321.420)    (413.515,321.420)    ccl_a clock buffer, uid:A3860 (a lib_cell CLKBUFX20) at (405.720,320.210), in power domain auto-default
        0            (87.835,564.960)     (87.835,564.960)     ccl_a clock buffer, uid:A3862 (a lib_cell CLKBUFX20) at (80.040,563.750), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
      cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.483pF
      wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
      hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.234ns count=3 avg=0.043ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.435, avg=0.417, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.435} (wid=0.036 ws=0.023) (gid=0.414 gs=0.021)
    Skew group summary after 'Clustering':
      skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.435, avg=0.417, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.435} (wid=0.036 ws=0.023) (gid=0.414 gs=0.021)
    Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1599.83 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1810  numIgnoredNets=1804
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.867130e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.852370e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.848680e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.693690e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1599.83 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1599.83 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1599.83 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6118
[NR-eGR] METAL2  (2V) length: 1.710999e+04um, number of vias: 8371
[NR-eGR] METAL3  (3H) length: 2.155717e+04um, number of vias: 838
[NR-eGR] METAL4  (4V) length: 1.464242e+04um, number of vias: 189
[NR-eGR] METAL5  (5H) length: 1.270888e+04um, number of vias: 81
[NR-eGR] METAL6  (6V) length: 7.756790e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.400158e+04um, number of vias: 15599
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.906310e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 219
[NR-eGR] METAL2  (2V) length: 4.850600e+02um, number of vias: 270
[NR-eGR] METAL3  (3H) length: 1.294440e+03um, number of vias: 114
[NR-eGR] METAL4  (4V) length: 8.440400e+02um, number of vias: 19
[NR-eGR] METAL5  (5H) length: 9.528000e+01um, number of vias: 9
[NR-eGR] METAL6  (6V) length: 1.874900e+02um, number of vias: 0
[NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.906310e+03um, number of vias: 631
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.906310e+03um, number of vias: 631
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1552.83 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1552.83 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 656
[NR-eGR] Read numTotalNets=1810  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1804 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1804 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.896241e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        10( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]  METAL3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               12( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1552.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1552.83 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1552.83 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.83 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1552.83 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.83 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6118
[NR-eGR] METAL2  (2V) length: 1.689355e+04um, number of vias: 8318
[NR-eGR] METAL3  (3H) length: 2.102894e+04um, number of vias: 964
[NR-eGR] METAL4  (4V) length: 1.501100e+04um, number of vias: 246
[NR-eGR] METAL5  (5H) length: 1.336844e+04um, number of vias: 84
[NR-eGR] METAL6  (6V) length: 7.653060e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.418131e+04um, number of vias: 15732
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1552.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ipdc' of instances=1548 and nets=1829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1552.828M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
  Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
    cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
    cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
    sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
    wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.482pF
    wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
    hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.234ns count=3 avg=0.044ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
    Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
  Skew group summary after clustering cong repair call:
    skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
      cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.482pF
      wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
      hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.234ns count=3 avg=0.044ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436], skew [0.029 vs 0.143]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436], skew [0.029 vs 0.143]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
      cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.482pF
      wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
      hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.234ns count=3 avg=0.044ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
      cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
      hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
      cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
      hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
      cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
      hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
      cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
      hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Skew group summary after 'Removing longest path buffering':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
      cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=803.555um, leaf=2117.915um, total=2921.470um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.234ns count=2 avg=0.042ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.199ns sd=0.039ns min=0.156ns max=0.232ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322, avg=0.305, sd=0.007], skew [0.029 vs 0.143], 100% {0.294, 0.322} (wid=0.036 ws=0.023) (gid=0.302 gs=0.021)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322, avg=0.305, sd=0.007], skew [0.029 vs 0.143], 100% {0.294, 0.322} (wid=0.036 ws=0.023) (gid=0.302 gs=0.021)
    Legalizer API calls during this step: 94 succeeded with high effort: 94 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
      cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=803.555um, leaf=2117.915um, total=2921.470um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.234ns count=2 avg=0.042ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.199ns sd=0.039ns min=0.156ns max=0.232ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322], skew [0.029 vs 0.143]
    Skew group summary after 'Improving clock tree routing':
      skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322], skew [0.029 vs 0.143]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 6 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
          cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
          wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
          wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
          hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
          Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
          cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
          wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
          wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
          hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
          Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
          cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
          wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
          wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
          hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
          Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
    cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
    wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
    wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
    hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
    Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
  Skew group summary after Approximately balancing fragments:
    skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Skew group summary after 'Improving fragments clock skew':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
          cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
          wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
          wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
          hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
          Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Skew group summary after 'Approximately balancing step':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Skew group summary after 'Fixing clock tree overload':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
    Skew group summary after 'Approximately balancing paths':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 6 Succeeded: 0
    Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
    Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332], skew [0.036 vs 0.143]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332], skew [0.036 vs 0.143]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
      hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332, avg=0.319, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.332} (wid=0.035 ws=0.023) (gid=0.312 gs=0.029)
    Skew group summary after 'Improving clock skew':
      skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332, avg=0.319, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.332} (wid=0.035 ws=0.023) (gid=0.312 gs=0.029)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
      hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Legalizer API calls during this step: 123 succeeded with high effort: 123 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.779pF fall=0.779pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
      hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
      hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Skew group summary after 'Improving insertion delay':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=13, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=3, computed=1, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
        cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
        cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
        sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
        wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
        wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
        hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
        Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
      Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 0 , Constraints Broken = 4 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
      wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
      hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Skew group summary after 'Wire Opt OverFix':
      skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
    Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=1.251pF fall=1.251pF), of which (rise=0.472pF fall=0.472pF) is wire, and (rise=0.779pF fall=0.779pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:05:00 mem=1575.0M) ***
Total net bbox length = 6.569e+04 (3.176e+04 3.393e+04) (ext = 2.661e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
Summary Report:
Instances move: 0 (out of 1544 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.569e+04 (3.176e+04 3.393e+04) (ext = 2.661e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
*** Finished refinePlace (0:05:00 mem=1575.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 214).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1575.04 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1809  numIgnoredNets=1804
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.844990e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.826540e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.830230e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1575.04 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1575.04 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1575.04 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6116
[NR-eGR] METAL2  (2V) length: 1.685924e+04um, number of vias: 8314
[NR-eGR] METAL3  (3H) length: 2.107033e+04um, number of vias: 970
[NR-eGR] METAL4  (4V) length: 1.493502e+04um, number of vias: 242
[NR-eGR] METAL5  (5H) length: 1.335740e+04um, number of vias: 86
[NR-eGR] METAL6  (6V) length: 7.721530e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.416985e+04um, number of vias: 15730
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.894850e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 217
[NR-eGR] METAL2  (2V) length: 4.507450e+02um, number of vias: 266
[NR-eGR] METAL3  (3H) length: 1.335840e+03um, number of vias: 120
[NR-eGR] METAL4  (4V) length: 7.680650e+02um, number of vias: 15
[NR-eGR] METAL5  (5H) length: 8.424000e+01um, number of vias: 11
[NR-eGR] METAL6  (6V) length: 2.559600e+02um, number of vias: 0
[NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.894850e+03um, number of vias: 629
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.894850e+03um, number of vias: 629
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1553.04 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 5 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ipdc' of instances=1547 and nets=1828 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1553.039M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
        Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
          cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
          wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
          wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
          hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
          Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
        Skew group summary eGRPC initial state:
          skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
            cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
            cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
            sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
            wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
            wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
            hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
            Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
            cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
            cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
            sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
            wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
            wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
            hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
            Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
            cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
            cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
            sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
            wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
            wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
            hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
            Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
          cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
          wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
          wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
          hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
          Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
        Skew group summary before routing clock trees:
          skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:05:01 mem=1591.2M) ***
Total net bbox length = 6.569e+04 (3.176e+04 3.393e+04) (ext = 2.661e+04)
Move report: Detail placement moves 18 insts, mean move: 3.12 um, max move: 5.99 um
	Max move on inst (U1198): (403.42, 327.59) --> (405.72, 331.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1591.2MB
Summary Report:
Instances move: 18 (out of 1544 movable)
Instances flipped: 0
Mean displacement: 3.12 um
Max displacement: 5.99 um (Instance: U1198) (403.42, 327.59) -> (405.72, 331.28)
	Length: 5 sites, height: 1 rows, site name: TSM13SITE, cell type: AOI21X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 6.574e+04 (3.179e+04 3.394e+04) (ext = 2.661e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1591.2MB
*** Finished refinePlace (0:05:01 mem=1591.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 214).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1591.20 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1809  numIgnoredNets=1804
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.844990e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.826540e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.830230e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1591.20 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1591.20 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1591.20 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1591.20 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6116
[NR-eGR] METAL2  (2V) length: 1.685924e+04um, number of vias: 8314
[NR-eGR] METAL3  (3H) length: 2.107033e+04um, number of vias: 970
[NR-eGR] METAL4  (4V) length: 1.493502e+04um, number of vias: 242
[NR-eGR] METAL5  (5H) length: 1.335740e+04um, number of vias: 86
[NR-eGR] METAL6  (6V) length: 7.721530e+03um, number of vias: 2
[NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.416985e+04um, number of vias: 15730
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.894850e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 217
[NR-eGR] METAL2  (2V) length: 4.507450e+02um, number of vias: 266
[NR-eGR] METAL3  (3H) length: 1.335840e+03um, number of vias: 120
[NR-eGR] METAL4  (4V) length: 7.680650e+02um, number of vias: 15
[NR-eGR] METAL5  (5H) length: 8.424000e+01um, number of vias: 11
[NR-eGR] METAL6  (6V) length: 2.559600e+02um, number of vias: 0
[NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.894850e+03um, number of vias: 629
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.894850e+03um, number of vias: 629
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1553.20 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_147172_cad29_d10013_Lirsxk/.rgfe5so8i
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 5 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 5 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/28 21:50:19, mem=1084.6M)

globalDetailRoute

#Start globalDetailRoute on Tue Dec 28 21:50:19 2021
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=1828)
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Dec 28 21:50:19 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 1825 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
# METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.01 (MB), peak = 1198.68 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1093.79 (MB), peak = 1198.68 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Tue Dec 28 21:50:23 2021
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 8.29 (MB)
#Total memory = 1093.91 (MB)
#Peak memory = 1198.68 (MB)
#
#
#Start global routing on Tue Dec 28 21:50:23 2021
#
#
#Start global routing initialization on Tue Dec 28 21:50:23 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Dec 28 21:50:23 2021
#
#Start routing resource analysis on Tue Dec 28 21:50:23 2021
#
#Routing resource analysis is done on Tue Dec 28 21:50:23 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        1369         211       11342    18.06%
#  METAL2         V         950         471       11342    30.22%
#  METAL3         H        1035         545       11342    31.57%
#  METAL4         V        1202         219       11342    14.64%
#  METAL5         H        1515          65       11342     0.93%
#  METAL6         V        1421           0       11342     0.00%
#  METAL7         H        1580           0       11342     0.00%
#  METAL8         V         568           0       11342     0.00%
#  --------------------------------------------------------------
#  Total                   9641      12.55%       90736    11.93%
#
#  5 nets (0.27%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 28 21:50:23 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.49 (MB), peak = 1198.68 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Dec 28 21:50:23 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.54 (MB), peak = 1198.68 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.97 (MB), peak = 1198.68 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.07 (MB), peak = 1198.68 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of selected nets for routing = 5.
#Total number of unselected nets (but routable) for routing = 1804 (skipped).
#Total number of nets in the design = 1828.
#
#1804 skipped nets do not have any wires.
#5 routable nets have only global wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5               0  
#------------------------------------------------
#        Total                  5               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5            1804  
#------------------------------------------------
#        Total                  5            1804  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        0(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  METAL6        0(0.00%)   (0.00%)
#  METAL7        0(0.00%)   (0.00%)
#  METAL8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 2797 um.
#Total half perimeter of net bounding box = 1711 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 400 um.
#Total wire length on LAYER METAL3 = 1326 um.
#Total wire length on LAYER METAL4 = 751 um.
#Total wire length on LAYER METAL5 = 68 um.
#Total wire length on LAYER METAL6 = 252 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 496
#Up-Via Summary (total 496):
#           
#-----------------------
# METAL1            215
# METAL2            172
# METAL3             85
# METAL4             14
# METAL5             10
#-----------------------
#                   496 
#
#Total number of involved priority nets 5
#Maximum src to sink distance for priority net 445.7
#Average of max src_to_sink distance for priority net 289.9
#Average of ave src_to_sink distance for priority net 198.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.45 (MB)
#Total memory = 1100.38 (MB)
#Peak memory = 1198.68 (MB)
#
#Finished global routing on Tue Dec 28 21:50:23 2021
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1098.77 (MB), peak = 1198.68 (MB)
#Start Track Assignment.
#Done with 143 horizontal wires in 4 hboxes and 128 vertical wires in 4 hboxes.
#Done with 136 horizontal wires in 4 hboxes and 128 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3007 um.
#Total half perimeter of net bounding box = 1711 um.
#Total wire length on LAYER METAL1 = 173 um.
#Total wire length on LAYER METAL2 = 396 um.
#Total wire length on LAYER METAL3 = 1337 um.
#Total wire length on LAYER METAL4 = 780 um.
#Total wire length on LAYER METAL5 = 76 um.
#Total wire length on LAYER METAL6 = 245 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 496
#Up-Via Summary (total 496):
#           
#-----------------------
# METAL1            215
# METAL2            172
# METAL3             85
# METAL4             14
# METAL5             10
#-----------------------
#                   496 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.03 (MB), peak = 1198.68 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 13.46 (MB)
#Total memory = 1099.04 (MB)
#Peak memory = 1198.68 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.8% of the total area was rechecked for DRC, and 10.2% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   CutSpc   Totals
#	METAL1        0        0        0
#	METAL2        0        0        0
#	METAL3        0        0        0
#	METAL4        0        1        1
#	METAL5        1        0        1
#	Totals        1        1        2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1105.71 (MB), peak = 1198.68 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.08 (MB), peak = 1198.68 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 3074 um.
#Total half perimeter of net bounding box = 1711 um.
#Total wire length on LAYER METAL1 = 6 um.
#Total wire length on LAYER METAL2 = 110 um.
#Total wire length on LAYER METAL3 = 1629 um.
#Total wire length on LAYER METAL4 = 1018 um.
#Total wire length on LAYER METAL5 = 78 um.
#Total wire length on LAYER METAL6 = 232 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 606
#Up-Via Summary (total 606):
#           
#-----------------------
# METAL1            216
# METAL2            206
# METAL3            169
# METAL4              9
# METAL5              6
#-----------------------
#                   606 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 7.32 (MB)
#Total memory = 1106.36 (MB)
#Peak memory = 1198.68 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 7.34 (MB)
#Total memory = 1106.38 (MB)
#Peak memory = 1198.68 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 28.52 (MB)
#Total memory = 1113.17 (MB)
#Peak memory = 1198.68 (MB)
#Number of warnings = 2
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec 28 21:50:26 2021
#
% End globalDetailRoute (date=12/28 21:50:26, total cpu=0:00:07.2, real=0:00:07.0, peak res=1113.1M, current mem=1113.1M)
        NanoRoute done. (took cpu=0:00:07.2 real=0:00:07.2)
      Clock detailed routing done.
Checking guided vs. routed lengths for 5 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       100.000     150.000           1
       150.000     200.000           1
       200.000     250.000           0
       250.000     300.000           0
       300.000     350.000           1
       350.000     400.000           1
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           3
        0.000      2.000           0
        2.000      4.000           1
        4.000      6.000           0
        6.000      8.000           0
        8.000     10.000           0
       10.000     12.000           0
       12.000     14.000           0
       14.000     16.000           1
      -------------------------------------
      

    Top 5 notable deviations of routed length from guided length
    =============================================================

    Net CTS_3 (101 terminals)
    Guided length:  max path =   162.900um, total =   844.240um
    Routed length:  max path =   146.100um, total =  1001.675um
    Deviation:      max path =   -10.313%,  total =    18.648%

    Net CTS_4 (68 terminals)
    Guided length:  max path =   323.665um, total =   731.605um
    Routed length:  max path =   336.080um, total =   839.220um
    Deviation:      max path =     3.836%,  total =    14.709%

    Net CTS_1 (44 terminals)
    Guided length:  max path =   108.765um, total =   507.481um
    Routed length:  max path =   124.650um, total =   562.295um
    Deviation:      max path =    14.605%,  total =    10.801%

    Net CTS_2 (4 terminals)
    Guided length:  max path =   362.380um, total =   362.380um
    Routed length:  max path =   356.400um, total =   359.995um
    Deviation:      max path =    -1.650%,  total =    -0.658%

    Net i_clk (2 terminals)
    Guided length:  max path =   441.635um, total =   441.635um
    Routed length:  max path =   441.430um, total =   442.780um
    Deviation:      max path =    -0.046%,  total =     0.259%

Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1572.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1572.09 MB )
[NR-eGR] Read 4480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1032
[NR-eGR] #PG Blockages       : 4480
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 638
[NR-eGR] Read numTotalNets=1809  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1804 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1804 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.897717e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         6( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                6( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1572.09 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1572.09 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1572.09 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1572.09 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1572.09 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 5.980000e+00um, number of vias: 6115
[NR-eGR] METAL2  (2V) length: 1.610091e+04um, number of vias: 8274
[NR-eGR] METAL3  (3H) length: 2.094771e+04um, number of vias: 957
[NR-eGR] METAL4  (4V) length: 1.502988e+04um, number of vias: 255
[NR-eGR] METAL5  (5H) length: 1.365176e+04um, number of vias: 81
[NR-eGR] METAL6  (6V) length: 8.261685e+03um, number of vias: 6
[NR-eGR] METAL7  (7H) length: 3.615600e+02um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.435948e+04um, number of vias: 15688
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1572.09 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.5 real=0:00:07.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ipdc' of instances=1547 and nets=1828 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1572.086M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
  Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
    cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
    wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
    wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
    hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
    Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
  Skew group summary after routing clock trees:
    skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
  CCOpt::Phase::Routing done. (took cpu=0:00:07.6 real=0:00:07.6)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
        cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
        cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
        sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
        wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
        wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
        hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
        Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
        cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
        cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
        sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
        wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
        wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
        hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
        Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
      cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
      wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
      wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
      hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
      Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
        cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
        cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
        sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
        wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
        wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
        hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
        Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
  Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
    cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
    wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
    wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
    hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
    Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
  Skew group summary after post-conditioning:
    skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         4      162.950       0.070
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                             4      162.950       0.070
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      800.750
  Leaf      2272.810
  Total     3073.560
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        364.320
  Leaf         898.340
  Total       1262.660
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.070    0.114    0.184
  Leaf     0.709    0.373    1.081
  Total    0.779    0.487    1.266
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   210     0.709     0.003       0.018      0.001    0.151
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.234       2       0.045       0.050      0.009    0.081    {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}         -
  Leaf        0.234       3       0.218       0.013      0.209    0.232    {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX20    buffer      2        98.449
  CLKBUFX16    buffer      1        39.040
  CLKBUFX12    buffer      1        25.461
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:both.late    i_clk/func_mode    0.300     0.332     0.032       0.143         0.024           0.023           0.321        0.011     100% {0.300, 0.332}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:both.late    i_clk/func_mode    0.300     0.332     0.032       0.143         0.024           0.023           0.321        0.011     100% {0.300, 0.332}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1627.31)
Total number of fetched objects 1872
End delay calculation. (MEM=1659.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1659.2 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0, Propagated Latency: 0.321125
	 Executing: set_clock_latency -source -early -max -rise -0.321125 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0, Propagated Latency: 0.321125
	 Executing: set_clock_latency -source -late -max -rise -0.321125 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0, Propagated Latency: 0.33858
	 Executing: set_clock_latency -source -early -max -fall -0.33858 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0, Propagated Latency: 0.33858
	 Executing: set_clock_latency -source -late -max -fall -0.33858 [get_pins i_clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
  cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
  cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
  sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
  wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
  wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
  hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
  Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
Primary reporting skew groups after update timingGraph:
  skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
Skew group summary after update timingGraph:
  skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
Runtime done. (took cpu=0:00:13.1 real=0:00:13.1)
Runtime Summary
===============
Clock Runtime:  (33%) Core CTS           4.37 (Init 1.78, Construction 1.29, Implementation 0.83, eGRPC 0.27, PostConditioning 0.11, Other 0.08)
Clock Runtime:  (60%) CTS services       7.97 (RefinePlace 0.24, EarlyGlobalClock 0.41, NanoRoute 7.20, ExtractRC 0.12, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          0.74 (Init 0.17, CongRepair/EGR-DP 0.28, TimingUpdate 0.29, Other 0.00)
Clock Runtime: (100%) Total             13.08

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 5 warning(s), 0 error(s)

#% End ccopt_design (date=12/28 21:50:27, total cpu=0:00:13.2, real=0:00:13.0, peak res=1124.7M, current mem=1124.7M)
<CMD> saveDesign ipdc/cts
#% Begin save design ... (date=12/28 21:51:06, mem=1124.0M)
% Begin Save ccopt configuration ... (date=12/28 21:51:06, mem=1124.0M)
% End Save ccopt configuration ... (date=12/28 21:51:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.7M, current mem=1124.7M)
% Begin Save netlist data ... (date=12/28 21:51:06, mem=1124.7M)
Writing Binary DB to ipdc/cts.dat/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 21:51:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.7M, current mem=1124.7M)
Saving symbol-table file ...
Saving congestion map file ipdc/cts.dat/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 21:51:07, mem=1124.9M)
Saving AAE Data ...
% End Save AAE data ... (date=12/28 21:51:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.9M, current mem=1124.9M)
Saving preference file ipdc/cts.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 21:51:09, mem=1125.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 21:51:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.4M, current mem=1125.4M)
Saving PG file ipdc/cts.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:51:09 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1554.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 21:51:10, mem=1125.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 21:51:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.4M, current mem=1125.4M)
% Begin Save routing data ... (date=12/28 21:51:10, mem=1125.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1554.7M) ***
% End Save routing data ... (date=12/28 21:51:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.5M, current mem=1125.5M)
Saving property file ipdc/cts.dat/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1557.7M) ***
#Saving pin access data to file ipdc/cts.dat/ipdc.apa ...
#
% Begin Save power constraints data ... (date=12/28 21:51:10, mem=1125.5M)
% End Save power constraints data ... (date=12/28 21:51:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.5M, current mem=1125.5M)
RC_corner
RC_corner
RC_corner
Generated self-contained design cts.dat
#% End save design ... (date=12/28 21:51:15, total cpu=0:00:06.5, real=0:00:09.0, peak res=1150.2M, current mem=1124.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ipdc_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1551.7M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1582.71)
Total number of fetched objects 1872
End delay calculation. (MEM=1614.6 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1614.6 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:08:16 mem=1614.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.528  |  0.528  |  1.766  |  0.655  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.649%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.24 sec
Total Real time: 3.0 sec
Total Memory Usage: 1585.863281 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix ipdc_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1564.4M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1584.14)
Total number of fetched objects 1872
End delay calculation. (MEM=1616.03 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1616.03 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:08:27 mem=1616.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.504  |  0.504  |  3.398  |  4.265  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 14.649%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.8 sec
Total Real time: 1.0 sec
Total Memory Usage: 1550.828125 Mbytes
<CMD> saveDesign ipdc/cts
#% Begin save design ... (date=12/28 22:32:30, mem=1116.3M)
% Begin Save ccopt configuration ... (date=12/28 22:32:30, mem=1116.3M)
% End Save ccopt configuration ... (date=12/28 22:32:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.6M, current mem=1116.6M)
% Begin Save netlist data ... (date=12/28 22:32:30, mem=1116.6M)
Writing Binary DB to ipdc/cts.dat.tmp/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 22:32:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.6M, current mem=1116.6M)
Saving symbol-table file ...
Saving congestion map file ipdc/cts.dat.tmp/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 22:32:30, mem=1116.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/28 22:32:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.8M, current mem=1116.8M)
Saving preference file ipdc/cts.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 22:32:31, mem=1117.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 22:32:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.2M, current mem=1117.2M)
Saving PG file ipdc/cts.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:32:31 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1553.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 22:32:31, mem=1117.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 22:32:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.3M, current mem=1117.3M)
% Begin Save routing data ... (date=12/28 22:32:31, mem=1117.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1553.1M) ***
% End Save routing data ... (date=12/28 22:32:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.4M, current mem=1117.4M)
Saving property file ipdc/cts.dat.tmp/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1556.1M) ***
#Saving pin access data to file ipdc/cts.dat.tmp/ipdc.apa ...
#
% Begin Save power constraints data ... (date=12/28 22:32:32, mem=1117.4M)
% End Save power constraints data ... (date=12/28 22:32:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.4M, current mem=1117.4M)
RC_corner
RC_corner
RC_corner
Generated self-contained design cts.dat.tmp
#% End save design ... (date=12/28 22:32:36, total cpu=0:00:04.6, real=0:00:06.0, peak res=1118.6M, current mem=1118.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
Re-routed 2 nets
INFO: Total Number of Tie Cells (TIEHI) placed: 2  
Re-routed 1 nets
INFO: Total Number of Tie Cells (TIELO) placed: 1  
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTdrEffort 10
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.79 (MB), peak = 1207.36 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           35.2
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTdrEffort                                10
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          130
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1667.1M, init mem=1667.1M)
*info: Placed = 1550           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:14.66%(18393/125485)
Placement Density (including fixed std cells):14.66%(18393/125485)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1667.1M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (5) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1667.1M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Dec 28 22:34:39 2021
#
#Generating timing data, please wait...
#1812 total nets, 1812 already routed, 1812 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.59 (MB), peak = 1207.36 (MB)
#Reporting timing...
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 6.80
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1247.99 (MB), peak = 1291.00 (MB)
#Library Standard Delay: 35.20ps
#Slack threshold: 70.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.02 (MB), peak = 1291.00 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1254.39 (MB), peak = 1291.00 (MB)
#Default setup view is reset to av_func_mode_max.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.41 (MB), peak = 1291.00 (MB)
#Current view: av_func_mode_max 
#Current enabled view: av_func_mode_max 
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1254.41 (MB), peak = 1291.00 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=1831)
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Dec 28 22:34:42 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 1829 nets.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
# METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.80 (MB), peak = 1295.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.51 (MB), peak = 1295.66 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.96 (MB), peak = 1295.66 (MB)
#
#Finished routing data preparation on Tue Dec 28 22:34:42 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 1265.02 (MB)
#Peak memory = 1295.66 (MB)
#
#
#Start global routing on Tue Dec 28 22:34:42 2021
#
#
#Start global routing initialization on Tue Dec 28 22:34:42 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Dec 28 22:34:42 2021
#
#Start routing resource analysis on Tue Dec 28 22:34:42 2021
#
#Routing resource analysis is done on Tue Dec 28 22:34:42 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        1369         211       11342    18.06%
#  METAL2         V         950         471       11342    30.22%
#  METAL3         H        1035         545       11342    31.57%
#  METAL4         V        1202         219       11342    14.64%
#  METAL5         H        1515          65       11342     0.93%
#  METAL6         V        1421           0       11342     0.00%
#  METAL7         H        1580           0       11342     0.00%
#  METAL8         V         568           0       11342     0.00%
#  --------------------------------------------------------------
#  Total                   9641      12.55%       90736    11.93%
#
#  5 nets (0.27%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec 28 22:34:42 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.28 (MB), peak = 1295.66 (MB)
#
#
#Global routing initialization is done on Tue Dec 28 22:34:42 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.28 (MB), peak = 1295.66 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1274.50 (MB), peak = 1295.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.70 (MB), peak = 1295.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of routable nets = 1812.
#Total number of nets in the design = 1831.
#
#1807 routable nets have only global wires.
#5 routable nets have only detail routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1807  
#-----------------------------
#        Total            1807  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5            1807  
#------------------------------------------------
#        Total                  5            1807  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)   (0.00%)
#  METAL2        4(0.05%)      5(0.06%)   (0.11%)
#  METAL3        1(0.01%)      0(0.00%)   (0.01%)
#  METAL4        0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)   (0.00%)
#  METAL6        0(0.00%)      0(0.00%)   (0.00%)
#  METAL7        0(0.00%)      0(0.00%)   (0.00%)
#  METAL8        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      5(0.01%)      5(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   METAL1(H)    |             77.00 |             77.00 |   221.40   265.68   472.31   369.00 |
[hotspot] |   METAL2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (METAL1)    77.00 | (METAL1)    77.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 71505 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 3205 um.
#Total wire length on LAYER METAL2 = 22312 um.
#Total wire length on LAYER METAL3 = 25348 um.
#Total wire length on LAYER METAL4 = 14182 um.
#Total wire length on LAYER METAL5 = 5346 um.
#Total wire length on LAYER METAL6 = 1113 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 10323
#Up-Via Summary (total 10323):
#           
#-----------------------
# METAL1           5909
# METAL2           3417
# METAL3            843
# METAL4            136
# METAL5             18
#-----------------------
#                 10323 
#
#Total number of involved regular nets 266
#Maximum src to sink distance  690.3
#Average of max src_to_sink distance  88.2
#Average of ave src_to_sink distance  65.7
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.86 (MB)
#Total memory = 1275.88 (MB)
#Peak memory = 1295.66 (MB)
#
#Finished global routing on Tue Dec 28 22:34:43 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.23 (MB), peak = 1295.66 (MB)
#Start Track Assignment.
#Done with 2208 horizontal wires in 4 hboxes and 2409 vertical wires in 4 hboxes.
#Done with 461 horizontal wires in 4 hboxes and 620 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1      3203.42 	  0.00%  	  0.00% 	  0.00%
# METAL2     22119.45 	  0.41%  	  0.00% 	  0.35%
# METAL3     23224.51 	  0.06%  	  0.00% 	  0.01%
# METAL4     12959.38 	  0.53%  	  0.00% 	  0.52%
# METAL5      5270.36 	 23.35%  	 23.16% 	 23.35%
# METAL6       881.68 	  0.00%  	  0.00% 	  0.00%
# METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
# METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       67658.78  	  2.08% 	  1.80% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 73970 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5211 um.
#Total wire length on LAYER METAL2 = 22113 um.
#Total wire length on LAYER METAL3 = 25955 um.
#Total wire length on LAYER METAL4 = 14197 um.
#Total wire length on LAYER METAL5 = 5383 um.
#Total wire length on LAYER METAL6 = 1113 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 10323
#Up-Via Summary (total 10323):
#           
#-----------------------
# METAL1           5909
# METAL2           3417
# METAL3            843
# METAL4            136
# METAL5             18
#-----------------------
#                 10323 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.25 (MB), peak = 1295.66 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner /home/raid7_1/userd/d10013/CVSD/hw5/APR/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
#METAL_1 -> METAL1 (1)
#METAL_2 -> METAL2 (2)
#METAL_3 -> METAL3 (3)
#METAL_4 -> METAL4 (4)
#METAL_5 -> METAL5 (5)
#METAL_6 -> METAL6 (6)
#METAL_7 -> METAL7 (7)
#METAL_8 -> METAL8 (8)
#SADV_On
# Corner(s) : 
#RC_corner [25.00]
#ERROR (NREX-87) Failed to read tech file .
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
Current (total cpu=0:09:04, real=1:13:08, peak res=1295.7M, current mem=1251.3M)
ipdc
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1262.0M, current mem=1262.0M)
Current (total cpu=0:09:05, real=1:13:08, peak res=1295.7M, current mem=1262.0M)
Current (total cpu=0:09:05, real=1:13:08, peak res=1295.7M, current mem=1262.1M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1266.3M, current mem=1266.3M)
Current (total cpu=0:09:05, real=1:13:08, peak res=1295.7M, current mem=1266.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.29 (MB), peak = 1295.66 (MB)
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner /home/raid7_1/userd/d10013/CVSD/hw5/APR/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
#METAL_1 -> METAL1 (1)
#METAL_2 -> METAL2 (2)
#METAL_3 -> METAL3 (3)
#METAL_4 -> METAL4 (4)
#METAL_5 -> METAL5 (5)
#METAL_6 -> METAL6 (6)
#METAL_7 -> METAL7 (7)
#METAL_8 -> METAL8 (8)
#SADV_On
# Corner(s) : 
#RC_corner [25.00]
#ERROR: Inconsistent techfiles provided for Multi-Corner run.
#ERROR (NREX-87) Failed to read tech file .
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Skip timing driven track assignment.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.34 (MB), peak = 1295.66 (MB)
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 72.23 (MB)
#Total memory = 1265.86 (MB)
#Peak memory = 1295.66 (MB)
#WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 28 22:34:44 2021
#
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Default setup view is reset to av_func_mode_max.
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:06, memory = 1258.52 (MB), peak = 1295.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3086          1  The cell '%s' does not have characterize...
*** Message Summary: 3 warning(s), 0 error(s)

1
<CMD> saveDesign ipdc/route
#% Begin save design ... (date=12/28 22:35:14, mem=1258.5M)
% Begin Save ccopt configuration ... (date=12/28 22:35:14, mem=1258.5M)
% End Save ccopt configuration ... (date=12/28 22:35:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.9M, current mem=1258.9M)
% Begin Save netlist data ... (date=12/28 22:35:14, mem=1258.9M)
Writing Binary DB to ipdc/route.dat/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 22:35:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.9M, current mem=1258.9M)
Saving symbol-table file ...
Saving congestion map file ipdc/route.dat/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 22:35:14, mem=1258.9M)
Saving AAE Data ...
AAE DB initialization (MEM=1726.64 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=12/28 22:35:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1259.4M, current mem=1259.4M)
Saving preference file ipdc/route.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 22:35:15, mem=1261.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 22:35:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1261.5M, current mem=1261.5M)
Saving PG file ipdc/route.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:35:15 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1729.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 22:35:15, mem=1261.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 22:35:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1261.5M, current mem=1261.5M)
% Begin Save routing data ... (date=12/28 22:35:15, mem=1261.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1729.2M) ***
% End Save routing data ... (date=12/28 22:35:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=1261.6M, current mem=1261.6M)
Saving property file ipdc/route.dat/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1732.2M) ***
#Saving pin access data to file ipdc/route.dat/ipdc.apa ...
#
% Begin Save power constraints data ... (date=12/28 22:35:16, mem=1261.7M)
% End Save power constraints data ... (date=12/28 22:35:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1261.7M, current mem=1261.7M)
RC_corner
RC_corner
RC_corner
Generated self-contained design route.dat
#% End save design ... (date=12/28 22:35:20, total cpu=0:00:04.8, real=0:00:06.0, peak res=1261.8M, current mem=1261.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ipdc_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'ipdc' of instances=1550 and nets=1831 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1701.9M)
Extracted 10.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 20.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 30.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 40.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 50.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 60.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 70.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 80.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 90.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1770.9M)
Number of Extracted Resistors     : 20141
Number of Extracted Ground Cap.   : 9422
Number of Extracted Coupling Cap. : 21588
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1732.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1736.887M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1755.96 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1755.96)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
AAE_INFO: Cdb files are: 
 	/home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/libs/mmmc/slow.cdB
 
**WARN: (IMPESI-3086):	The cell 'sram_256x8' does not have characterized noise model(s) for 'sram_256x8' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1875
AAE_INFO-618: Total number of nets in the design is 1831,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1829.95 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1802.88 CPU=0:00:02.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1802.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1802.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1710.99)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1875. 
Total number of fetched objects 1875
AAE_INFO-618: Total number of nets in the design is 1831,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1753.67 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1753.67 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:04.0 totSessionCpu=0:09:25 mem=1753.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.758  |  1.016  |  2.093  |  0.758  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.658%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.91 sec
Total Real time: 6.0 sec
Total Memory Usage: 1743.6875 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix ipdc_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'ipdc' of instances=1550 and nets=1831 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ipdc.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1741.7M)
Extracted 10.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 20.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 30.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 40.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 50.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 60.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 70.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 80.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 90.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1812.2M)
Number of Extracted Resistors     : 20141
Number of Extracted Ground Cap.   : 9422
Number of Extracted Coupling Cap. : 21588
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1768.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 1768.191M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ipdc
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1713.3)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1875
AAE_INFO-618: Total number of nets in the design is 1831,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1752.82 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1752.82 CPU=0:00:02.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1752.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1752.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1718.94)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1875. 
Total number of fetched objects 1875
AAE_INFO-618: Total number of nets in the design is 1831,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1761.62 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1761.62 CPU=0:00:00.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:09:32 mem=1761.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.818  |  0.818  |  3.399  |  4.568  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 14.658%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.1 sec
Total Real time: 5.0 sec
Total Memory Usage: 1682.203125 Mbytes
Reset AAE Options
<CMD> saveDesign ipdc/route
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/28 22:38:16, mem=1234.3M)
% Begin Save ccopt configuration ... (date=12/28 22:38:16, mem=1234.3M)
% End Save ccopt configuration ... (date=12/28 22:38:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
% Begin Save netlist data ... (date=12/28 22:38:16, mem=1234.6M)
Writing Binary DB to ipdc/route.dat.tmp/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 22:38:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
Saving symbol-table file ...
Saving congestion map file ipdc/route.dat.tmp/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 22:38:16, mem=1234.6M)
Saving AAE Data ...
% End Save AAE data ... (date=12/28 22:38:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
Saving preference file ipdc/route.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 22:38:17, mem=1234.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 22:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.7M, current mem=1234.7M)
Saving PG file ipdc/route.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:38:17 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1685.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 22:38:17, mem=1234.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 22:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
% Begin Save routing data ... (date=12/28 22:38:17, mem=1234.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1685.4M) ***
% End Save routing data ... (date=12/28 22:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
Saving property file ipdc/route.dat.tmp/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1688.4M) ***
#Saving pin access data to file ipdc/route.dat.tmp/ipdc.apa ...
#
% Begin Save power constraints data ... (date=12/28 22:38:18, mem=1234.8M)
% End Save power constraints data ... (date=12/28 22:38:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design route.dat.tmp
#% End save design ... (date=12/28 22:38:23, total cpu=0:00:04.9, real=0:00:07.0, peak res=1235.5M, current mem=1235.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 815 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 84 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 53 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 373 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 474 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 823 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 870 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 3492 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 3492 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1737.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 181 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc      Mar   Totals
	METAL2       79        7        0       86
	METAL3       62        3        2       67
	METAL4       21        2        1       24
	METAL5        3        1        0        4
	Totals      165       13        3      181

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 1.0M) ***

<CMD> setNanoRouteMode -quiet -routeWithEco 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.61 (MB), peak = 1372.93 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           35.2
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTdrEffort                                10
setNanoRouteMode -routeWithEco                                  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1727.2M, init mem=1727.2M)
*info: Placed = 5042           (Fixed = 7)
*info: Unplaced = 0           
Placement Density:100.00%(125485/125485)
Placement Density (including fixed std cells):100.00%(125485/125485)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1727.2M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1727.2M) ***

globalDetailRoute

#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#Start globalDetailRoute on Tue Dec 28 22:42:25 2021
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=1831)
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Dec 28 22:42:25 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 1829 nets.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
# METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
#
#Finished routing data preparation on Tue Dec 28 22:42:25 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1243.80 (MB)
#Peak memory = 1372.93 (MB)
#
#
#Start global routing on Tue Dec 28 22:42:25 2021
#
#
#Start global routing initialization on Tue Dec 28 22:42:25 2021
#
#WARNING (NRGR-24) Design is already global routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
#Start Track Assignment.
#Done with 113 horizontal wires in 4 hboxes and 159 vertical wires in 4 hboxes.
#Done with 34 horizontal wires in 4 hboxes and 53 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 73992 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5370 um.
#Total wire length on LAYER METAL2 = 22130 um.
#Total wire length on LAYER METAL3 = 25850 um.
#Total wire length on LAYER METAL4 = 14155 um.
#Total wire length on LAYER METAL5 = 5375 um.
#Total wire length on LAYER METAL6 = 1113 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 10323
#Up-Via Summary (total 10323):
#           
#-----------------------
# METAL1           5909
# METAL2           3417
# METAL3            843
# METAL4            136
# METAL5             18
#-----------------------
#                 10323 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.96 (MB), peak = 1372.93 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.00 (MB)
#Total memory = 1243.96 (MB)
#Peak memory = 1372.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 44.8% of the total area was rechecked for DRC, and 46.9% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#3495 out of 5042 instances (69.3%) need to be verified(marked ipoed), dirty area = 28.7%.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1255.70 (MB), peak = 1372.93 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.06 (MB), peak = 1372.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 75816 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5024 um.
#Total wire length on LAYER METAL2 = 26115 um.
#Total wire length on LAYER METAL3 = 24613 um.
#Total wire length on LAYER METAL4 = 13525 um.
#Total wire length on LAYER METAL5 = 5327 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11166
#Up-Via Summary (total 11166):
#           
#-----------------------
# METAL1           6136
# METAL2           4002
# METAL3            860
# METAL4            142
# METAL5             26
#-----------------------
#                 11166 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 7.55 (MB)
#Total memory = 1251.52 (MB)
#Peak memory = 1372.93 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.00 (MB), peak = 1372.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 75816 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5024 um.
#Total wire length on LAYER METAL2 = 26080 um.
#Total wire length on LAYER METAL3 = 24607 um.
#Total wire length on LAYER METAL4 = 13561 um.
#Total wire length on LAYER METAL5 = 5333 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11182
#Up-Via Summary (total 11182):
#           
#-----------------------
# METAL1           6136
# METAL2           4008
# METAL3            868
# METAL4            144
# METAL5             26
#-----------------------
#                 11182 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 75816 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5024 um.
#Total wire length on LAYER METAL2 = 26080 um.
#Total wire length on LAYER METAL3 = 24607 um.
#Total wire length on LAYER METAL4 = 13561 um.
#Total wire length on LAYER METAL5 = 5333 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11182
#Up-Via Summary (total 11182):
#           
#-----------------------
# METAL1           6136
# METAL2           4008
# METAL3            868
# METAL4            144
# METAL5             26
#-----------------------
#                 11182 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1255.04 (MB), peak = 1372.93 (MB)
#CELL_VIEW ipdc,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Dec 28 22:42:42 2021
#
#
#Start Post Route Wire Spread.
#Done with 380 horizontal wires in 7 hboxes and 349 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 76282 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5042 um.
#Total wire length on LAYER METAL2 = 26202 um.
#Total wire length on LAYER METAL3 = 24794 um.
#Total wire length on LAYER METAL4 = 13685 um.
#Total wire length on LAYER METAL5 = 5349 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11182
#Up-Via Summary (total 11182):
#           
#-----------------------
# METAL1           6136
# METAL2           4008
# METAL3            868
# METAL4            144
# METAL5             26
#-----------------------
#                 11182 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1253.07 (MB), peak = 1372.93 (MB)
#CELL_VIEW ipdc,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1253.07 (MB), peak = 1372.93 (MB)
#CELL_VIEW ipdc,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 76282 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5042 um.
#Total wire length on LAYER METAL2 = 26202 um.
#Total wire length on LAYER METAL3 = 24794 um.
#Total wire length on LAYER METAL4 = 13685 um.
#Total wire length on LAYER METAL5 = 5349 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11182
#Up-Via Summary (total 11182):
#           
#-----------------------
# METAL1           6136
# METAL2           4008
# METAL3            868
# METAL4            144
# METAL5             26
#-----------------------
#                 11182 
#
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 7.38 (MB)
#Total memory = 1251.34 (MB)
#Peak memory = 1372.93 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 7.32 (MB)
#Total memory = 1247.04 (MB)
#Peak memory = 1372.93 (MB)
#Number of warnings = 3
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 2
#Complete globalDetailRoute on Tue Dec 28 22:42:46 2021
#
#Default setup view is reset to av_func_mode_max.

detailRoute

#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#Start detailRoute on Tue Dec 28 22:42:46 2021
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=1831)
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Dec 28 22:42:46 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 1829 nets.
#Voltage range [1.080 - 1.080] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
# METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.24 (MB), peak = 1372.93 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.24 (MB), peak = 1372.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1241.98 (MB), peak = 1372.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 76282 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5042 um.
#Total wire length on LAYER METAL2 = 26202 um.
#Total wire length on LAYER METAL3 = 24794 um.
#Total wire length on LAYER METAL4 = 13685 um.
#Total wire length on LAYER METAL5 = 5349 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11182
#Up-Via Summary (total 11182):
#           
#-----------------------
# METAL1           6136
# METAL2           4008
# METAL3            868
# METAL4            144
# METAL5             26
#-----------------------
#                 11182 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.81 (MB)
#Total memory = 1240.24 (MB)
#Peak memory = 1372.93 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1241.98 (MB), peak = 1372.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 76282 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5042 um.
#Total wire length on LAYER METAL2 = 26202 um.
#Total wire length on LAYER METAL3 = 24794 um.
#Total wire length on LAYER METAL4 = 13685 um.
#Total wire length on LAYER METAL5 = 5349 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11182
#Up-Via Summary (total 11182):
#           
#-----------------------
# METAL1           6136
# METAL2           4008
# METAL3            868
# METAL4            144
# METAL5             26
#-----------------------
#                 11182 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 76282 um.
#Total half perimeter of net bounding box = 69444 um.
#Total wire length on LAYER METAL1 = 5042 um.
#Total wire length on LAYER METAL2 = 26202 um.
#Total wire length on LAYER METAL3 = 24794 um.
#Total wire length on LAYER METAL4 = 13685 um.
#Total wire length on LAYER METAL5 = 5349 um.
#Total wire length on LAYER METAL6 = 1211 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 11182
#Up-Via Summary (total 11182):
#           
#-----------------------
# METAL1           6136
# METAL2           4008
# METAL3            868
# METAL4            144
# METAL5             26
#-----------------------
#                 11182 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.64 (MB)
#Total memory = 1239.77 (MB)
#Peak memory = 1372.93 (MB)
#Number of warnings = 2
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 2
#Complete detailRoute on Tue Dec 28 22:42:47 2021
#
#Default setup view is reset to av_func_mode_max.
#routeDesign: cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1239.71 (MB), peak = 1372.93 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1731.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 0.00  MEM: 1.0M) ***

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Dec 28 22:43:18 2021

Design Name: ipdc
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (653.6600, 647.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin VDD of net VDD has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSS of net VSS has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Dec 28 22:43:18 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyProcessAntenna -report ipdc.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: ipdc.antenna.rpt
LEF Macro File: ipdc.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> saveNetlist ipdc_pr.v
Writing Netlist "ipdc_pr.v" ...
<CMD> saveDesign ipdc/final
#% Begin save design ... (date=12/28 22:44:30, mem=1249.1M)
% Begin Save ccopt configuration ... (date=12/28 22:44:30, mem=1249.1M)
% End Save ccopt configuration ... (date=12/28 22:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.3M, current mem=1249.3M)
% Begin Save netlist data ... (date=12/28 22:44:30, mem=1249.3M)
Writing Binary DB to ipdc/final.dat/ipdc.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/28 22:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.3M, current mem=1249.3M)
Saving symbol-table file ...
Saving congestion map file ipdc/final.dat/ipdc.route.congmap.gz ...
% Begin Save AAE data ... (date=12/28 22:44:32, mem=1249.6M)
Saving AAE Data ...
AAE DB initialization (MEM=1740.94 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=12/28 22:44:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.1M, current mem=1250.1M)
Saving preference file ipdc/final.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/28 22:44:38, mem=1250.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/28 22:44:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.4M, current mem=1250.4M)
Saving PG file ipdc/final.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:44:38 2021)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1743.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/28 22:44:38, mem=1250.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/28 22:44:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.4M, current mem=1250.4M)
% Begin Save routing data ... (date=12/28 22:44:38, mem=1250.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:02.0 mem=1743.5M) ***
% End Save routing data ... (date=12/28 22:44:40, total cpu=0:00:00.1, real=0:00:02.0, peak res=1250.6M, current mem=1250.6M)
Saving property file ipdc/final.dat/ipdc.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1746.5M) ***
#Saving pin access data to file ipdc/final.dat/ipdc.apa ...
#
% Begin Save power constraints data ... (date=12/28 22:44:40, mem=1250.6M)
% End Save power constraints data ... (date=12/28 22:44:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.6M, current mem=1250.6M)
RC_corner
RC_corner
RC_corner
Generated self-contained design final.dat
#% End save design ... (date=12/28 22:44:44, total cpu=0:00:10.3, real=0:00:14.0, peak res=1251.2M, current mem=1251.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -113.83650 56.40600 900.59200 571.24500
<CMD> zoomBox 142.67900 144.20400 765.66450 460.37950
<CMD> zoomBox 337.93350 209.85300 663.13650 374.89900
<CMD> zoomBox 397.13700 229.71400 632.09650 348.96000
<CMD> zoomBox 415.36900 256.93000 538.02100 319.17800
<CMD> zoomBox 435.85100 266.06500 511.17550 304.29350
<CMD> zoomBox 381.73500 238.08550 551.49750 324.24300
<CMD> zoomBox 178.29950 136.01300 707.85750 404.77250
<CMD> fit
<CMD> zoomBox -114.50900 89.05700 747.75450 526.67000
<CMD> zoomBox 62.55700 176.08950 592.09550 444.83900
<CMD> zoomBox -386.40700 -0.85650 1017.64850 711.72500
<CMD> getIoFlowFlag
<CMD> zoomBox -89.90000 509.66700 235.30400 674.71350
<CMD> zoomBox -40.83950 583.64050 103.45650 656.87300
<CMD> zoomBox -15.44000 622.55150 38.98200 650.17150
<CMD> zoomBox -7.66600 634.42400 20.74300 648.84200
<CMD> zoomBox -3.15700 641.99700 9.44900 648.39500
<CMD> zoomBox -1.41200 644.77600 5.16900 648.11600
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> fit
<CMD> zoomBox 197.80550 347.57600 820.79150 663.75150
<CMD> zoomBox 453.29900 515.75200 729.72200 656.04100
<CMD> zoomBox 564.35150 588.06000 687.00250 650.30750
<CMD> zoomBox 640.59850 638.03600 658.04600 646.89100
<CMD> zoomBox 646.64100 642.01750 655.74950 646.64000
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomBox 649.70100 646.02950 654.45650 648.44300
<CMD> zoomBox 651.00900 646.53450 653.93000 648.01700
<CMD> zoomBox 650.81500 646.44350 654.25150 648.18750
<CMD> fit
**WARN: (IMPAFPU-9006):	Command 'analyzeFloorplan' is obsolete. Please use commands 'placeDesign + earlyGlobalRoute + create_ps_per_micron_model + timeDesign -proto + load_timing_debug_report -proto' to analyze congestion and timing for the floorplan.
<CMD> get_proto_model -type_match {flex_module flex_instgroup blackbox} -committed -name -tcl
<CMD> getNanoRouteMode -user -routeTopRoutingLayer
<CMD> getRouteMode -earlyGlobalMaxRouteLayer -quiet
<CMD> unplaceAllInsts
<CMD> editDelete -type signal
Start to collect the design information.
Build netlist information for Cell ipdc.
Finished collecting the design information.
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell_area 73928 sites (125485 um^2) / alloc_area 73928 sites (125485 um^2).
Pin Density = 0.04420.
            = total # of pins 6260 / total area 141636.
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 423440.95
    Core Area(um^2)           : 240412.95
    Chip Density (Counting Std Cells and MACROs and IOs): 42.325%
    Core Density (Counting Std Cells and MACROs): 74.547%
    Average utilization       : 100.000%
    Number of instance(s)     : 5042
    Number of Macro(s)        : 3
    Number of IO Pin(s)       : 59
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
**********************************************************************
<CMD> zoomBox -192.21600 88.03500 822.21250 602.87400
<CMD> zoomBox -120.75450 135.06600 741.50950 572.67900
<CMD> zoomBox 57.83550 209.64900 587.37350 478.39850
<CMD> zoomBox 100.48800 227.41700 550.59550 455.85400
<CMD> zoomBox 234.94350 283.72800 434.66000 385.08750
<CMD> zoomBox 164.31250 255.58100 489.51950 420.62900
<CMD> zoomBox 49.30300 209.74950 578.84850 478.50250
<CMD> zoomBox -3.29400 188.78900 619.70100 504.96950
<CMD> zoomBox -223.61650 101.25050 790.82750 616.09750
<CMD> zoomBox -324.37550 61.31300 869.08800 667.01550
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox 43.69050 170.59000 776.61550 542.56150
<CMD> zoomBox 283.18900 279.44650 608.39200 444.49250
<CMD> zoomBox 310.67400 291.47300 587.09650 431.76200
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox 255.31700 260.04900 637.90950 454.22100
<CMD> zoomBox 129.98700 187.77050 752.97600 503.94750

--------------------------------------------------------------------------------
Exiting Innovus on Tue Dec 28 23:44:57 2021
  Total CPU time:     0:15:53
  Total real time:    2:23:22
  Peak memory (main): 1354.45MB


*** Memory Usage v#1 (Current mem = 1753.898M, initial mem = 274.973M) ***
*** Message Summary: 1317 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:15:29, real=2:23:21, mem=1753.9M) ---
