// Seed: 569198631
`define pp_8 0
`define pp_9 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4, id_5, id_6, id_7, id_8, id_9;
  type_13 id_10 (.id_0(id_9));
  logic id_11;
  assign id_1[1] = {(id_5) {id_9}};
endmodule
`define pp_10 0
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_2 = id_2;
  logic id_8;
  assign id_4[1'b0] = 1 ? 1'b0 - 1'd0 : 1'b0;
  logic id_9;
  logic id_10;
endmodule
