
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035332                       # Number of seconds simulated
sim_ticks                                 35332456704                       # Number of ticks simulated
final_tick                               564896836641                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64801                       # Simulator instruction rate (inst/s)
host_op_rate                                    81811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1037076                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893572                       # Number of bytes of host memory used
host_seconds                                 34069.32                       # Real time elapsed on the host
sim_insts                                  2207717219                       # Number of instructions simulated
sim_ops                                    2787240945                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1182208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       483584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1669248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       888320                       # Number of bytes written to this memory
system.physmem.bytes_written::total            888320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9236                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3778                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13041                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6940                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6940                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33459547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        61586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13686679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47244040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        61586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              97814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25141756                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25141756                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25141756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33459547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        61586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13686679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               72385796                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84730113                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30990026                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25420298                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015037                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13176546                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100670                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164512                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87340                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32025257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170130158                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30990026                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15265182                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36580820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803497                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6351144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671205                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83713232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47132412     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647072      4.36%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199720      3.82%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439742      4.11%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3026070      3.61%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580935      1.89%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028414      1.23%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701863      3.23%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17957004     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83713232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365750                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007907                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33690464                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5932492                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34798164                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542547                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8749556                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076354                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6560                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201817613                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51082                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8749556                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35352656                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2472853                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       775049                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33645567                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2717543                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194997023                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12128                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1694543                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748937                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           93                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270774032                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909304590                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909304590                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102514768                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33899                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17877                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7230118                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241116                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3002416                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183899702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33888                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147804016                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281653                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60984300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186280023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1844                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83713232                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29535378     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17877901     21.36%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11866780     14.18%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7618688      9.10%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7592298      9.07%     88.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428805      5.29%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386277      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751228      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655877      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83713232                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084095     69.92%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203652     13.14%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262645     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121576662     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014400      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15742382     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8454550      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147804016                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744410                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010490                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381153347                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244918936                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143648300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149354450                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263964                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7041758                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          551                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1072                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284053                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8749556                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1729274                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       158252                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183933590                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       313937                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253887                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025726                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17866                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114238                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7058                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1072                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360336                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145214717                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798112                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589295                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23006134                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584001                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8208022                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713850                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143794986                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143648300                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93709253                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261703015                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695363                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358075                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61514749                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74963676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174475                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29657261     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450048     27.28%     66.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8382234     11.18%     78.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294765      5.73%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3676714      4.90%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808644      2.41%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1986415      2.65%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006217      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3701378      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74963676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3701378                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255198967                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376631100                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1016881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.847301                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.847301                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.180218                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.180218                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655671866                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197015710                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189269478                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84730113                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31975153                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26087910                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2135408                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13560501                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12600269                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3307797                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93867                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33138057                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173712827                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31975153                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15908066                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37660561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11134711                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4650832                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16136044                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84431134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46770573     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3093650      3.66%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4618837      5.47%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3211912      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2243573      2.66%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2191509      2.60%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1332187      1.58%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2838523      3.36%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18130370     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84431134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377376                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.050190                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34077841                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4884275                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35962929                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       524692                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8981391                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5385811                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208063634                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8981391                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35985092                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         502987                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1624922                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34541513                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2795224                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201886748                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1167216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       949510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283210092                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    939769120                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    939769120                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174354309                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108855783                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36322                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17382                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8293865                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18510060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9472803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       112666                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3069564                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188139391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34699                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150315205                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299084                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62699908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191856045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84431134                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780329                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916063                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29992926     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16870285     19.98%     55.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12384946     14.67%     70.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8138344      9.64%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8159134      9.66%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3936778      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3498225      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       653748      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       796748      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84431134                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         819423     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162404     14.12%     85.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168424     14.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125740652     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1897886      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17320      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14776464      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7882883      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150315205                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774047                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1150251                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386510879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250874383                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146155496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151465456                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       470659                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7180683                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6424                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2268352                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8981391                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         262739                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49374                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188174092                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       652852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18510060                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9472803                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17379                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          386                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1301367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1161240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2462607                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147551037                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13807313                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2764168                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21501038                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20970384                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7693725                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741424                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146218247                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146155496                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94696610                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        269044416                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724953                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351974                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101374304                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124958245                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63216116                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2152506                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75449743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28677674     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21690570     28.75%     66.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8194099     10.86%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4589297      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3894071      5.16%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1741603      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1668229      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1135687      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3858513      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75449743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101374304                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124958245                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18533828                       # Number of memory references committed
system.switch_cpus1.commit.loads             11329377                       # Number of loads committed
system.switch_cpus1.commit.membars              17320                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18130087                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112494618                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2584502                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3858513                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259765591                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385335845                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 298979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101374304                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124958245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101374304                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.835814                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835814                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196438                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196438                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       662683330                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203334489                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191226902                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34640                       # number of misc regfile writes
system.l2.replacements                          13041                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1204698                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45809                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.298282                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1730.442837                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.505648                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4730.293871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     16.008777                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1872.590611                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.585454                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16804.299406                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7604.273396                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052809                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.144357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000489                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.057147                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000018                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.512827                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.232064                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        86199                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29667                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  115866                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34788                       # number of Writeback hits
system.l2.Writeback_hits::total                 34788                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        86199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29667                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115866                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        86199                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29667                       # number of overall hits
system.l2.overall_hits::total                  115866                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9236                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3778                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13041                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9236                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3778                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13041                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9236                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3778                       # number of overall misses
system.l2.overall_misses::total                 13041                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       443533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    504750135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       783023                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    211440019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       717416710                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       443533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    504750135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       783023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    211440019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        717416710                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       443533                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    504750135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       783023                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    211440019                       # number of overall miss cycles
system.l2.overall_miss_latency::total       717416710                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              128907                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34788                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34788                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33445                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               128907                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33445                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              128907                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.096778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.112962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.101166                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.096778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.112962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101166                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.096778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.112962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101166                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54650.296124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46060.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55966.124669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55012.400123                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54650.296124                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46060.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55966.124669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55012.400123                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54650.296124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46060.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55966.124669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55012.400123                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6940                       # number of writebacks
system.l2.writebacks::total                      6940                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3778                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13041                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13041                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       385626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    451452696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       684503                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    189590651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    642113476                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       385626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    451452696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       684503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    189590651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    642113476                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       385626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    451452696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       684503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    189590651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    642113476                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.096778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.112962                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.101166                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.096778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.112962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.096778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.112962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101166                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48879.676916                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40264.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50182.808629                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49238.055057                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48879.676916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40264.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50182.808629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49238.055057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48879.676916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40264.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50182.808629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49238.055057                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997533                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678855                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846688.827273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997533                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671194                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671194                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671194                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671194                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671194                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671205                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671205                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671205                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671205                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671205                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671205                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48357.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48357.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48357.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       453533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       453533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       453533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       453533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       453533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       453533                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45353.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95435                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191901151                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95691                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2005.425286                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.474591                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.525409                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915916                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084084                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11636750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11636750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17072                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17072                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19346235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19346235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19346235                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19346235                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353081                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353081                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           40                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353121                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353121                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353121                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353121                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9229013029                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9229013029                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1351648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1351648                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9230364677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9230364677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9230364677                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9230364677                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11989831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11989831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19699356                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19699356                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19699356                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19699356                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029448                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017926                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017926                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017926                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26138.515040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26138.515040                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33791.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33791.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26139.381903                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26139.381903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26139.381903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26139.381903                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24677                       # number of writebacks
system.cpu0.dcache.writebacks::total            24677                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257646                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257646                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       257686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       257686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       257686                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       257686                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95435                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95435                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1319700764                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1319700764                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1319700764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1319700764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1319700764                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1319700764                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13828.268078                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13828.268078                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13828.268078                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13828.268078                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13828.268078                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13828.268078                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.008774                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022486590                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208394.362851                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.008774                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025655                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740399                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16136025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16136025                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16136025                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16136025                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16136025                       # number of overall hits
system.cpu1.icache.overall_hits::total       16136025                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       944857                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       944857                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       944857                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       944857                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       944857                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       944857                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16136044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16136044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16136044                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16136044                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16136044                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16136044                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49729.315789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49729.315789                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49729.315789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49729.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49729.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49729.315789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       818024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       818024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       818024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       818024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       818024                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       818024                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48119.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48119.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48119.058824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48119.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48119.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48119.058824                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33445                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164855727                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33701                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4891.716181                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.005021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.994979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902363                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097637                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10510541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10510541                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7169811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7169811                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17353                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17353                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17320                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17680352                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17680352                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17680352                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17680352                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67975                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67975                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67975                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67975                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67975                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67975                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1728611071                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1728611071                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1728611071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1728611071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1728611071                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1728611071                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10578516                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10578516                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7169811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7169811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17748327                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17748327                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17748327                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17748327                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006426                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003830                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003830                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003830                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003830                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25430.100346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25430.100346                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25430.100346                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25430.100346                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25430.100346                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25430.100346                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10111                       # number of writebacks
system.cpu1.dcache.writebacks::total            10111                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34530                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34530                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34530                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34530                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34530                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34530                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33445                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33445                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33445                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33445                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33445                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33445                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    470763599                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    470763599                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    470763599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    470763599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    470763599                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    470763599                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14075.754193                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14075.754193                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14075.754193                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14075.754193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14075.754193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14075.754193                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
