

================================================================
== Vitis HLS Report for 'udpTxEngine'
================================================================
* Date:           Wed Nov  3 14:24:04 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.935 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       90|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      171|    -|
|Register             |        -|     -|     1839|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1839|      261|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln223_1_fu_538_p2             |         +|   0|  0|  23|          16|           4|
    |add_ln223_fu_526_p2               |         +|   0|  0|  23|          16|           5|
    |ap_condition_350                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_666                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op107_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op133_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op136_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op138_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op82_read_state1     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_162_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_104_nbreadreq_fu_184_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_176_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln312_fu_550_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  90|          53|          28|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |agmdDataOut_blk_n                               |   9|          2|    1|          2|
    |agmdpayloadLenOut_blk_n                         |   9|          2|    1|          2|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241    |  14|          3|    1|          3|
    |prevWord_data_V                                 |   9|          2|  512|       1024|
    |prevWord_keep_V                                 |   9|          2|   64|        128|
    |txUdpDataOut_TDATA_blk_n                        |   9|          2|    1|          2|
    |txUdpDataOut_TDATA_int_regslice                 |  20|          4|  512|       2048|
    |txUdpDataOut_TKEEP_int_regslice                 |  20|          4|   64|        256|
    |txUdpDataOut_TLAST_int_regslice                 |  20|          4|    1|          4|
    |txthMetaData_blk_n                              |   9|          2|    1|          2|
    |ute_state                                       |  20|          4|    3|         12|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 171|         36| 1163|       3488|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_done_reg                                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_222  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_241    |    1|   0|    1|          0|
    |currMetaData_myIP_V                             |   32|   0|   32|          0|
    |currMetaData_myPort_V                           |   16|   0|   16|          0|
    |currMetaData_theirIP_V                          |   32|   0|   32|          0|
    |currMetaData_theirPort_V                        |   16|   0|   16|          0|
    |ip_len_V                                        |   16|   0|   16|          0|
    |p_Result_14_reg_798                             |  224|   0|  224|          0|
    |p_Result_15_reg_803                             |   28|   0|   28|          0|
    |prevWord_data_V                                 |  512|   0|  512|          0|
    |prevWord_keep_V                                 |   64|   0|   64|          0|
    |reg_306                                         |   36|   0|   36|          0|
    |tmp_1_i_reg_833                                 |    1|   0|    1|          0|
    |tmp_1_i_reg_833_pp0_iter1_reg                   |    1|   0|    1|          0|
    |tmp_2_i_reg_808                                 |    1|   0|    1|          0|
    |tmp_2_i_reg_808_pp0_iter1_reg                   |    1|   0|    1|          0|
    |trunc_ln674_6_reg_840                           |  288|   0|  288|          0|
    |trunc_ln674_7_reg_815                           |  224|   0|  224|          0|
    |trunc_ln674_8_reg_820                           |   28|   0|   28|          0|
    |trunc_ln674_9_reg_825                           |  288|   0|  288|          0|
    |udp_len_V                                       |   16|   0|   16|          0|
    |ute_state                                       |    3|   0|    3|          0|
    |ute_state_load_reg_788                          |    3|   0|    3|          0|
    |ute_state_load_reg_788_pp0_iter1_reg            |    3|   0|    3|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 1839|   0| 1839|          0|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+-----------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |     Source Object     |    C Type    |
+---------------------------+-----+------+------------+-----------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_continue                |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|agmdDataOut_dout           |   in|  1024|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_empty_n        |   in|     1|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_read           |  out|     1|     ap_fifo|            agmdDataOut|       pointer|
|txthMetaData_dout          |   in|   128|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_empty_n       |   in|     1|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_read          |  out|     1|     ap_fifo|           txthMetaData|       pointer|
|agmdpayloadLenOut_dout     |   in|    16|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_empty_n  |   in|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_read     |  out|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|txUdpDataOut_TREADY        |   in|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TVALID        |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TLAST         |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TDATA         |  out|   512|        axis|  txUdpDataOut_V_data_V|       pointer|
|txUdpDataOut_TKEEP         |  out|    64|        axis|  txUdpDataOut_V_keep_V|       pointer|
|txUdpDataOut_TSTRB         |  out|    64|        axis|  txUdpDataOut_V_strb_V|       pointer|
+---------------------------+-----+------+------------+-----------------------+--------------+

