# Reading D:/Libero Soc/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/Libero Soc/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:03:49 on Dec 11,2023
# vlog -reportprogress 300 -vlog01compat -work postsynth D:/Study/LiberoProjects/J3122008883_SLC/synthesis/cyq_SSD2.v 
# -- Compiling module counter
# -- Compiling module cyq_74HC138
# -- Compiling module cyq_SSD2
# 
# Top level modules:
# 	cyq_SSD2
# End time: 23:03:49 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:03:49 on Dec 11,2023
# vlog -reportprogress 300 "+incdir+D:/Study/LiberoProjects/J3122008883_SLC/stimulus" -vlog01compat -work postsynth D:/Study/LiberoProjects/J3122008883_SLC/stimulus/test_cyq_SLC.v 
# -- Compiling module test_cyq_SLC
# 
# Top level modules:
# 	test_cyq_SLC
# End time: 23:03:49 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.test_cyq_SLC 
# Start time: 23:03:49 on Dec 11,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.test_cyq_SLC
# Loading postsynth.cyq_SSD2
# Loading proasic3.OUTBUF
# Loading proasic3.INBUF
# Loading proasic3.CLKBUF
# Loading proasic3.VCC
# Loading proasic3.INV
# Loading postsynth.counter
# Loading proasic3.DFN1C1
# Loading proasic3.GND
# Loading proasic3.DFN1E1C1
# Loading postsynth.cyq_74HC138
# Loading proasic3.OR2B
# Loading proasic3.OR2
# Loading proasic3.OR2A
# Loading proasic3.UFPRB
# Loading proasic3.Dffpr
# End time: 23:04:19 on Dec 11,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
