// Seed: 2300289157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_5 = -1;
endmodule
module module_1 (
    output wire  id_0,
    input  tri1  id_1,
    input  wor   id_2,
    inout  logic id_3,
    output wor   id_4
);
  assign id_0 = (1);
  wire id_6;
  initial id_3 <= -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
