{
  "module_name": "intel_pch.h",
  "hash_id": "d456b0b1ab802d3b8d9bd642810a580b47251a9198dd01eea4a4abf89ffae8ec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/soc/intel_pch.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_PCH__\n#define __INTEL_PCH__\n\nstruct drm_i915_private;\n\n \nenum intel_pch {\n\tPCH_NOP = -1,\t \n\tPCH_NONE = 0,\t \n\tPCH_IBX,\t \n\tPCH_CPT,\t \n\tPCH_LPT,\t \n\tPCH_SPT,         \n\tPCH_CNP,         \n\tPCH_ICP,\t \n\tPCH_TGP,\t \n\tPCH_ADP,\t \n\tPCH_MTP,\t \n\n\t \n\tPCH_DG1 = 1024,\n\tPCH_DG2,\n};\n\n#define INTEL_PCH_DEVICE_ID_MASK\t\t0xff80\n#define INTEL_PCH_IBX_DEVICE_ID_TYPE\t\t0x3b00\n#define INTEL_PCH_CPT_DEVICE_ID_TYPE\t\t0x1c00\n#define INTEL_PCH_PPT_DEVICE_ID_TYPE\t\t0x1e00\n#define INTEL_PCH_LPT_DEVICE_ID_TYPE\t\t0x8c00\n#define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE\t\t0x9c00\n#define INTEL_PCH_WPT_DEVICE_ID_TYPE\t\t0x8c80\n#define INTEL_PCH_WPT_LP_DEVICE_ID_TYPE\t\t0x9c80\n#define INTEL_PCH_SPT_DEVICE_ID_TYPE\t\t0xA100\n#define INTEL_PCH_SPT_LP_DEVICE_ID_TYPE\t\t0x9D00\n#define INTEL_PCH_KBP_DEVICE_ID_TYPE\t\t0xA280\n#define INTEL_PCH_CNP_DEVICE_ID_TYPE\t\t0xA300\n#define INTEL_PCH_CNP_LP_DEVICE_ID_TYPE\t\t0x9D80\n#define INTEL_PCH_CMP_DEVICE_ID_TYPE\t\t0x0280\n#define INTEL_PCH_CMP2_DEVICE_ID_TYPE\t\t0x0680\n#define INTEL_PCH_CMP_V_DEVICE_ID_TYPE\t\t0xA380\n#define INTEL_PCH_ICP_DEVICE_ID_TYPE\t\t0x3480\n#define INTEL_PCH_ICP2_DEVICE_ID_TYPE\t\t0x3880\n#define INTEL_PCH_MCC_DEVICE_ID_TYPE\t\t0x4B00\n#define INTEL_PCH_TGP_DEVICE_ID_TYPE\t\t0xA080\n#define INTEL_PCH_TGP2_DEVICE_ID_TYPE\t\t0x4380\n#define INTEL_PCH_JSP_DEVICE_ID_TYPE\t\t0x4D80\n#define INTEL_PCH_ADP_DEVICE_ID_TYPE\t\t0x7A80\n#define INTEL_PCH_ADP2_DEVICE_ID_TYPE\t\t0x5180\n#define INTEL_PCH_ADP3_DEVICE_ID_TYPE\t\t0x7A00\n#define INTEL_PCH_ADP4_DEVICE_ID_TYPE\t\t0x5480\n#define INTEL_PCH_MTP_DEVICE_ID_TYPE\t\t0x7E00\n#define INTEL_PCH_MTP2_DEVICE_ID_TYPE\t\t0xAE00\n#define INTEL_PCH_P2X_DEVICE_ID_TYPE\t\t0x7100\n#define INTEL_PCH_P3X_DEVICE_ID_TYPE\t\t0x7000\n#define INTEL_PCH_QEMU_DEVICE_ID_TYPE\t\t0x2900  \n\n#define INTEL_PCH_TYPE(dev_priv)\t\t((dev_priv)->pch_type)\n#define INTEL_PCH_ID(dev_priv)\t\t\t((dev_priv)->pch_id)\n#define HAS_PCH_MTP(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_MTP)\n#define HAS_PCH_DG2(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_DG2)\n#define HAS_PCH_ADP(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_ADP)\n#define HAS_PCH_DG1(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_DG1)\n#define HAS_PCH_TGP(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_TGP)\n#define HAS_PCH_ICP(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_ICP)\n#define HAS_PCH_CNP(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_CNP)\n#define HAS_PCH_SPT(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_SPT)\n#define HAS_PCH_LPT(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_LPT)\n#define HAS_PCH_LPT_LP(dev_priv) \\\n\t(INTEL_PCH_ID(dev_priv) == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE || \\\n\t INTEL_PCH_ID(dev_priv) == INTEL_PCH_WPT_LP_DEVICE_ID_TYPE)\n#define HAS_PCH_LPT_H(dev_priv) \\\n\t(INTEL_PCH_ID(dev_priv) == INTEL_PCH_LPT_DEVICE_ID_TYPE || \\\n\t INTEL_PCH_ID(dev_priv) == INTEL_PCH_WPT_DEVICE_ID_TYPE)\n#define HAS_PCH_CPT(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_CPT)\n#define HAS_PCH_IBX(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_IBX)\n#define HAS_PCH_NOP(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) == PCH_NOP)\n#define HAS_PCH_SPLIT(dev_priv)\t\t\t(INTEL_PCH_TYPE(dev_priv) != PCH_NONE)\n\nvoid intel_detect_pch(struct drm_i915_private *dev_priv);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}