{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732803625938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732803625939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 11:20:25 2024 " "Processing started: Thu Nov 28 11:20:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732803625939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803625939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803625939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732803626323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732803626323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/ram256x8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634338 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803634338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM-behavior " "Found design unit 1: MemoriaRAM-behavior" {  } { { "MemoriaRAM.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/MemoriaRAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634340 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Found entity 1: MemoriaRAM" {  } { { "MemoriaRAM.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/MemoriaRAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803634340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmp_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp_8bit-Behavioral " "Found design unit 1: cmp_8bit-Behavioral" {  } { { "cmp_8bit.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cmp_8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634342 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp_8bit " "Found entity 1: cmp_8bit" {  } { { "cmp_8bit.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cmp_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803634342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-BEHAVE " "Found design unit 1: cpu-BEHAVE" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634343 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803634343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732803634385 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instrucao cpu.vhd(39) " "VHDL Signal Declaration warning at cpu.vhd(39): used explicit default value for signal \"instrucao\" because signal was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732803634386 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_B cpu.vhd(39) " "Verilog HDL or VHDL warning at cpu.vhd(39): object \"reg_B\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732803634386 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_R cpu.vhd(39) " "Verilog HDL or VHDL warning at cpu.vhd(39): object \"reg_R\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732803634386 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_IR cpu.vhd(39) " "Verilog HDL or VHDL warning at cpu.vhd(39): object \"reg_IR\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732803634386 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero cpu.vhd(40) " "VHDL Signal Declaration warning at cpu.vhd(40): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732803634386 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign cpu.vhd(40) " "Verilog HDL or VHDL warning at cpu.vhd(40): object \"sign\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732803634386 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw cpu.vhd(59) " "VHDL Process Statement warning at cpu.vhd(59): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732803634386 "|cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "main_dec.vhd 2 1 " "Using design file main_dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_dec-BEHAVE " "Found design unit 1: main_dec-BEHAVE" {  } { { "main_dec.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/main_dec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634397 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_dec " "Found entity 1: main_dec" {  } { { "main_dec.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/main_dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732803634397 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732803634397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_dec main_dec:dec " "Elaborating entity \"main_dec\" for hierarchy \"main_dec:dec\"" {  } { { "cpu.vhd" "dec" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732803634397 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"1010\" main_dec.vhd(502) " "VHDL error at main_dec.vhd(502): choice \"\"1010\"\" overlaps with a previous choice" {  } { { "main_dec.vhd" "" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/main_dec.vhd" 502 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1732803634400 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "main_dec:dec " "Can't elaborate user hierarchy \"main_dec:dec\"" {  } { { "cpu.vhd" "dec" { Text "C:/Users/15528121/Downloads/MemoriaRAM-20241128T123813Z-001/MemoriaRAM/cpu.vhd" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732803634400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732803634524 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 11:20:34 2024 " "Processing ended: Thu Nov 28 11:20:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732803634524 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732803634524 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732803634524 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803634524 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732803635106 ""}
