<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › si21xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>si21xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* DVB compliant Linux driver for the DVB-S si2109/2110 demodulator</span>
<span class="cm">*</span>
<span class="cm">* Copyright (C) 2008 Igor M. Liplianin (liplianin@me.by)</span>
<span class="cm">*</span>
<span class="cm">*	This program is free software; you can redistribute it and/or modify</span>
<span class="cm">*	it under the terms of the GNU General Public License as published by</span>
<span class="cm">*	the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">*	(at your option) any later version.</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &quot;dvb_frontend.h&quot;</span>
<span class="cp">#include &quot;si21xx.h&quot;</span>

<span class="cp">#define	REVISION_REG			0x00</span>
<span class="cp">#define	SYSTEM_MODE_REG			0x01</span>
<span class="cp">#define	TS_CTRL_REG_1			0x02</span>
<span class="cp">#define	TS_CTRL_REG_2			0x03</span>
<span class="cp">#define	PIN_CTRL_REG_1			0x04</span>
<span class="cp">#define	PIN_CTRL_REG_2			0x05</span>
<span class="cp">#define	LOCK_STATUS_REG_1		0x0f</span>
<span class="cp">#define	LOCK_STATUS_REG_2		0x10</span>
<span class="cp">#define	ACQ_STATUS_REG			0x11</span>
<span class="cp">#define	ACQ_CTRL_REG_1			0x13</span>
<span class="cp">#define	ACQ_CTRL_REG_2			0x14</span>
<span class="cp">#define	PLL_DIVISOR_REG			0x15</span>
<span class="cp">#define	COARSE_TUNE_REG			0x16</span>
<span class="cp">#define	FINE_TUNE_REG_L			0x17</span>
<span class="cp">#define	FINE_TUNE_REG_H			0x18</span>

<span class="cp">#define	ANALOG_AGC_POWER_LEVEL_REG	0x28</span>
<span class="cp">#define	CFO_ESTIMATOR_CTRL_REG_1	0x29</span>
<span class="cp">#define	CFO_ESTIMATOR_CTRL_REG_2	0x2a</span>
<span class="cp">#define	CFO_ESTIMATOR_CTRL_REG_3	0x2b</span>

<span class="cp">#define	SYM_RATE_ESTIMATE_REG_L		0x31</span>
<span class="cp">#define	SYM_RATE_ESTIMATE_REG_M		0x32</span>
<span class="cp">#define	SYM_RATE_ESTIMATE_REG_H		0x33</span>

<span class="cp">#define	CFO_ESTIMATOR_OFFSET_REG_L	0x36</span>
<span class="cp">#define	CFO_ESTIMATOR_OFFSET_REG_H	0x37</span>
<span class="cp">#define	CFO_ERROR_REG_L			0x38</span>
<span class="cp">#define	CFO_ERROR_REG_H			0x39</span>
<span class="cp">#define	SYM_RATE_ESTIMATOR_CTRL_REG	0x3a</span>

<span class="cp">#define	SYM_RATE_REG_L			0x3f</span>
<span class="cp">#define	SYM_RATE_REG_M			0x40</span>
<span class="cp">#define	SYM_RATE_REG_H			0x41</span>
<span class="cp">#define	SYM_RATE_ESTIMATOR_MAXIMUM_REG	0x42</span>
<span class="cp">#define	SYM_RATE_ESTIMATOR_MINIMUM_REG	0x43</span>

<span class="cp">#define	C_N_ESTIMATOR_CTRL_REG		0x7c</span>
<span class="cp">#define	C_N_ESTIMATOR_THRSHLD_REG	0x7d</span>
<span class="cp">#define	C_N_ESTIMATOR_LEVEL_REG_L	0x7e</span>
<span class="cp">#define	C_N_ESTIMATOR_LEVEL_REG_H	0x7f</span>

<span class="cp">#define	BLIND_SCAN_CTRL_REG		0x80</span>

<span class="cp">#define	LSA_CTRL_REG_1			0x8D</span>
<span class="cp">#define	SPCTRM_TILT_CORR_THRSHLD_REG	0x8f</span>
<span class="cp">#define	ONE_DB_BNDWDTH_THRSHLD_REG	0x90</span>
<span class="cp">#define	TWO_DB_BNDWDTH_THRSHLD_REG	0x91</span>
<span class="cp">#define	THREE_DB_BNDWDTH_THRSHLD_REG	0x92</span>
<span class="cp">#define	INBAND_POWER_THRSHLD_REG	0x93</span>
<span class="cp">#define	REF_NOISE_LVL_MRGN_THRSHLD_REG	0x94</span>

<span class="cp">#define	VIT_SRCH_CTRL_REG_1		0xa0</span>
<span class="cp">#define	VIT_SRCH_CTRL_REG_2		0xa1</span>
<span class="cp">#define	VIT_SRCH_CTRL_REG_3		0xa2</span>
<span class="cp">#define	VIT_SRCH_STATUS_REG		0xa3</span>
<span class="cp">#define	VITERBI_BER_COUNT_REG_L		0xab</span>
<span class="cp">#define	REED_SOLOMON_CTRL_REG		0xb0</span>
<span class="cp">#define	REED_SOLOMON_ERROR_COUNT_REG_L	0xb1</span>
<span class="cp">#define	PRBS_CTRL_REG			0xb5</span>

<span class="cp">#define	LNB_CTRL_REG_1			0xc0</span>
<span class="cp">#define	LNB_CTRL_REG_2			0xc1</span>
<span class="cp">#define	LNB_CTRL_REG_3			0xc2</span>
<span class="cp">#define	LNB_CTRL_REG_4			0xc3</span>
<span class="cp">#define	LNB_CTRL_STATUS_REG		0xc4</span>
<span class="cp">#define	LNB_FIFO_REGS_0			0xc5</span>
<span class="cp">#define	LNB_FIFO_REGS_1			0xc6</span>
<span class="cp">#define	LNB_FIFO_REGS_2			0xc7</span>
<span class="cp">#define	LNB_FIFO_REGS_3			0xc8</span>
<span class="cp">#define	LNB_FIFO_REGS_4			0xc9</span>
<span class="cp">#define	LNB_FIFO_REGS_5			0xca</span>
<span class="cp">#define	LNB_SUPPLY_CTRL_REG_1		0xcb</span>
<span class="cp">#define	LNB_SUPPLY_CTRL_REG_2		0xcc</span>
<span class="cp">#define	LNB_SUPPLY_CTRL_REG_3		0xcd</span>
<span class="cp">#define	LNB_SUPPLY_CTRL_REG_4		0xce</span>
<span class="cp">#define	LNB_SUPPLY_STATUS_REG		0xcf</span>

<span class="cp">#define FAIL	-1</span>
<span class="cp">#define PASS	0</span>

<span class="cp">#define ALLOWABLE_FS_COUNT	10</span>
<span class="cp">#define STATUS_BER		0</span>
<span class="cp">#define STATUS_UCBLOCKS		1</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">debug</span><span class="p">;</span>
<span class="cp">#define dprintk(args...) \</span>
<span class="cp">	do { \</span>
<span class="cp">		if (debug) \</span>
<span class="cp">			printk(KERN_DEBUG &quot;si21xx: &quot; args); \</span>
<span class="cp">	} while (0)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ACTIVE_HIGH</span><span class="p">,</span>
	<span class="n">ACTIVE_LOW</span>
<span class="p">};</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">BYTE_WIDE</span><span class="p">,</span>
	<span class="n">BIT_WIDE</span>
<span class="p">};</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CLK_GAPPED_MODE</span><span class="p">,</span>
	<span class="n">CLK_CONTINUOUS_MODE</span>
<span class="p">};</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">RISING_EDGE</span><span class="p">,</span>
	<span class="n">FALLING_EDGE</span>
<span class="p">};</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MSB_FIRST</span><span class="p">,</span>
	<span class="n">LSB_FIRST</span>
<span class="p">};</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SERIAL</span><span class="p">,</span>
	<span class="n">PARALLEL</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">si21xx_config</span> <span class="o">*</span><span class="n">config</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="n">frontend</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">initialised</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">errmode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fs</span><span class="p">;</span>			<span class="cm">/*Sampling rate of the ADC in MHz*/</span>
<span class="p">};</span>

<span class="cm">/*	register default initialization */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">serit_sp1511lhb_inittab</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">,</span>	<span class="cm">/* set i2c_inc_disable */</span>
	<span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="mh">0x27</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="mh">0xe0</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span>
	<span class="mh">0xe1</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">,</span>
	<span class="mh">0x89</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="mh">0x24</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span>
	<span class="mh">0x29</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="mh">0x2a</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">,</span>
	<span class="mh">0x2c</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="mh">0x2d</span><span class="p">,</span> <span class="mh">0x19</span><span class="p">,</span>
	<span class="mh">0x2e</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="mh">0x2f</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="mh">0x30</span><span class="p">,</span> <span class="mh">0x19</span><span class="p">,</span>
	<span class="mh">0x34</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="mh">0x35</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="mh">0x45</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span>
	<span class="mh">0x47</span><span class="p">,</span> <span class="mh">0xd0</span><span class="p">,</span>
	<span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x49</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="mh">0x4a</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="mh">0x4c</span><span class="p">,</span> <span class="mh">0xfd</span><span class="p">,</span>
	<span class="mh">0x4f</span><span class="p">,</span> <span class="mh">0x2e</span><span class="p">,</span>
	<span class="mh">0x50</span><span class="p">,</span> <span class="mh">0x2e</span><span class="p">,</span>
	<span class="mh">0x51</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="mh">0x52</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="mh">0x56</span><span class="p">,</span> <span class="mh">0x92</span><span class="p">,</span>
	<span class="mh">0x59</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x5a</span><span class="p">,</span> <span class="mh">0x2d</span><span class="p">,</span>
	<span class="mh">0x5b</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span>
	<span class="mh">0x5c</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span>
	<span class="mh">0x5f</span><span class="p">,</span> <span class="mh">0x76</span><span class="p">,</span>
	<span class="mh">0x62</span><span class="p">,</span> <span class="mh">0xc0</span><span class="p">,</span>
	<span class="mh">0x63</span><span class="p">,</span> <span class="mh">0xc0</span><span class="p">,</span>
	<span class="mh">0x64</span><span class="p">,</span> <span class="mh">0xf3</span><span class="p">,</span>
	<span class="mh">0x65</span><span class="p">,</span> <span class="mh">0xf3</span><span class="p">,</span>
	<span class="mh">0x79</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="mh">0x6a</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="mh">0x6b</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span>
	<span class="mh">0x6c</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="mh">0x6d</span><span class="p">,</span> <span class="mh">0x27</span><span class="p">,</span>
	<span class="mh">0x71</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="mh">0x75</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">,</span>
	<span class="mh">0x78</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x79</span><span class="p">,</span> <span class="mh">0xb5</span><span class="p">,</span>
	<span class="mh">0x7c</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span>
	<span class="mh">0x7d</span><span class="p">,</span> <span class="mh">0x1a</span><span class="p">,</span>
	<span class="mh">0x87</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span>
	<span class="mh">0x88</span><span class="p">,</span> <span class="mh">0x72</span><span class="p">,</span>
	<span class="mh">0x8f</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="mh">0x90</span><span class="p">,</span> <span class="mh">0xe0</span><span class="p">,</span>
	<span class="mh">0x94</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="mh">0xa0</span><span class="p">,</span> <span class="mh">0x3f</span><span class="p">,</span>
	<span class="mh">0xa1</span><span class="p">,</span> <span class="mh">0xc0</span><span class="p">,</span>
	<span class="mh">0xa4</span><span class="p">,</span> <span class="mh">0xcc</span><span class="p">,</span>
	<span class="mh">0xa5</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span>
	<span class="mh">0xa6</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span>
	<span class="mh">0xa7</span><span class="p">,</span> <span class="mh">0x7b</span><span class="p">,</span>
	<span class="mh">0xa8</span><span class="p">,</span> <span class="mh">0x7b</span><span class="p">,</span>
	<span class="mh">0xa9</span><span class="p">,</span> <span class="mh">0x7b</span><span class="p">,</span>
	<span class="mh">0xaa</span><span class="p">,</span> <span class="mh">0x9a</span><span class="p">,</span>
	<span class="mh">0xed</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="mh">0xad</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0xae</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="mh">0xcc</span><span class="p">,</span> <span class="mh">0xab</span><span class="p">,</span>
	<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xff</span>
<span class="p">};</span>

<span class="cm">/*	low level read/writes */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_writeregs</span><span class="p">(</span><span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg1</span><span class="p">,</span>
							<span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">60</span><span class="p">];</span><span class="cm">/* = { reg1, data };*/</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span>
				<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
				<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,</span>
				<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">len</span> <span class="o">+</span> <span class="mi">1</span>
	<span class="p">};</span>

	<span class="n">msg</span><span class="p">.</span><span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>  <span class="n">reg1</span><span class="p">;</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">msg</span><span class="p">.</span><span class="n">buf</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: writereg error (reg1 == 0x%02x, data == 0x%02x, &quot;</span>
			<span class="s">&quot;ret == %i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">reg1</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="o">-</span><span class="n">EREMOTEIO</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_writereg</span><span class="p">(</span><span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">reg</span><span class="p">,</span> <span class="n">data</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span>
				<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
				<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,</span>
				<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span>
	<span class="p">};</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: writereg error (reg == 0x%02x, data == 0x%02x, &quot;</span>
			<span class="s">&quot;ret == %i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="o">-</span><span class="n">EREMOTEIO</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">buf</span><span class="p">[],</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">si21_readreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">b0</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">reg</span> <span class="p">};</span>
	<span class="n">u8</span> <span class="n">b1</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">b0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span>
		<span class="p">},</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_RD</span><span class="p">,</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">b1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span>
		<span class="p">}</span>
	<span class="p">};</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="n">msg</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: readreg error (reg == 0x%02x, ret == %i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">b1</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_readregs</span><span class="p">(</span><span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg1</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">b</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">reg1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span>
		<span class="p">},</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_RD</span><span class="p">,</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">b</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">len</span>
		<span class="p">}</span>
	<span class="p">};</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="n">msg</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: readreg error (ret == %i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_wait_diseqc_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x8</span><span class="p">)</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">jiffies</span> <span class="o">-</span> <span class="n">start</span> <span class="o">&gt;</span> <span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: timeout!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">};</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_set_symbolrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">srate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sym_rate</span><span class="p">,</span> <span class="n">data_rate</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sym_rate_bytes</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s : srate = %i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span> <span class="p">,</span> <span class="n">srate</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">srate</span> <span class="o">&lt;</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">srate</span> <span class="o">&gt;</span> <span class="mi">45000000</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">data_rate</span> <span class="o">=</span> <span class="n">srate</span><span class="p">;</span>
	<span class="n">sym_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sym_rate</span> <span class="o">/=</span> <span class="mi">100</span><span class="p">;</span>
		<span class="n">sym_rate</span> <span class="o">=</span> <span class="n">sym_rate</span> <span class="o">+</span> <span class="p">((</span><span class="n">data_rate</span> <span class="o">%</span> <span class="mi">100</span><span class="p">)</span> <span class="o">*</span> <span class="mh">0x800000</span><span class="p">)</span> <span class="o">/</span>
								<span class="n">state</span><span class="o">-&gt;</span><span class="n">fs</span><span class="p">;</span>
		<span class="n">data_rate</span> <span class="o">/=</span> <span class="mi">100</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">sym_rate_bytes</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">sym_rate</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">SYM_RATE_REG_L</span><span class="p">,</span> <span class="n">sym_rate_bytes</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_send_diseqc_msg</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">dvb_diseqc_master_cmd</span> <span class="o">*</span><span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lnb_status</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">LNB_CTRL_1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">PASS</span><span class="p">;</span>
	<span class="n">LNB_CTRL_1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_readregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_STATUS_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lnb_status</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_readregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lnb_status</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="cm">/*fill the FIFO*/</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_FIFO_REGS_0</span><span class="p">,</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">,</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">msg_len</span><span class="p">);</span>

	<span class="n">LNB_CTRL_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">lnb_status</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">);</span>
	<span class="n">LNB_CTRL_1</span> <span class="o">|=</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">msg_len</span><span class="p">;</span>

	<span class="n">LNB_CTRL_1</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>	<span class="cm">/* begin LNB signaling */</span>

	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">LNB_CTRL_1</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_send_diseqc_burst</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
						<span class="n">fe_sec_mini_cmd_t</span> <span class="n">burst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">si21xx_wait_diseqc_idle</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mi">100</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x80</span> <span class="o">|</span> <span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0xc1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span>
			<span class="n">burst</span> <span class="o">==</span> <span class="n">SEC_MINI_A</span> <span class="o">?</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x10</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">si21xx_wait_diseqc_idle</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mi">100</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span> <span class="n">val</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cm">/*	30.06.2008 */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_set_tone</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">fe_sec_tone_mode_t</span> <span class="n">tone</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x80</span> <span class="o">|</span> <span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">tone</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SEC_TONE_ON</span>:
		<span class="k">return</span> <span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">);</span>

	<span class="k">case</span> <span class="n">SEC_TONE_OFF</span>:
		<span class="k">return</span> <span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">));</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_set_voltage</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">fe_sec_voltage_t</span> <span class="n">volt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		<span class="n">volt</span> <span class="o">==</span> <span class="n">SEC_VOLTAGE_13</span> <span class="o">?</span> <span class="s">&quot;SEC_VOLTAGE_13&quot;</span> <span class="o">:</span>
		<span class="n">volt</span> <span class="o">==</span> <span class="n">SEC_VOLTAGE_18</span> <span class="o">?</span> <span class="s">&quot;SEC_VOLTAGE_18&quot;</span> <span class="o">:</span> <span class="s">&quot;??&quot;</span><span class="p">);</span>


	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x80</span> <span class="o">|</span> <span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">volt</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SEC_VOLTAGE_18</span>:
		<span class="k">return</span> <span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="mh">0x40</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SEC_VOLTAGE_13</span>:
		<span class="k">return</span> <span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LNB_CTRL_REG_1</span><span class="p">,</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x40</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg1</span> <span class="o">=</span> <span class="n">serit_sp1511lhb_inittab</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">serit_sp1511lhb_inittab</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg1</span> <span class="o">==</span> <span class="mh">0xff</span> <span class="o">&amp;&amp;</span> <span class="n">val</span> <span class="o">==</span> <span class="mh">0xff</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">reg1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*DVB QPSK SYSTEM MODE REG*/</span>
	<span class="n">reg1</span> <span class="o">=</span> <span class="mh">0x08</span><span class="p">;</span>
	<span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">SYSTEM_MODE_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg1</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="cm">/*transport stream config*/</span>
	<span class="cm">/*</span>
<span class="cm">	mode = PARALLEL;</span>
<span class="cm">	sdata_form = LSB_FIRST;</span>
<span class="cm">	clk_edge = FALLING_EDGE;</span>
<span class="cm">	clk_mode = CLK_GAPPED_MODE;</span>
<span class="cm">	strt_len = BYTE_WIDE;</span>
<span class="cm">	sync_pol = ACTIVE_HIGH;</span>
<span class="cm">	val_pol = ACTIVE_HIGH;</span>
<span class="cm">	err_pol = ACTIVE_HIGH;</span>
<span class="cm">	sclk_rate = 0x00;</span>
<span class="cm">	parity = 0x00 ;</span>
<span class="cm">	data_delay = 0x00;</span>
<span class="cm">	clk_delay = 0x00;</span>
<span class="cm">	pclk_smooth = 0x00;</span>
<span class="cm">	*/</span>
	<span class="n">reg2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>
		<span class="n">PARALLEL</span> <span class="o">+</span> <span class="p">(</span><span class="n">LSB_FIRST</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">+</span> <span class="p">(</span><span class="n">FALLING_EDGE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">CLK_GAPPED_MODE</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="o">+</span> <span class="p">(</span><span class="n">BYTE_WIDE</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">ACTIVE_HIGH</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span>
		<span class="o">+</span> <span class="p">(</span><span class="n">ACTIVE_HIGH</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">ACTIVE_HIGH</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>

	<span class="n">reg2</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/*	sclk_rate + (parity &lt;&lt; 2)</span>
<span class="cm">		+ (data_delay &lt;&lt; 3) + (clk_delay &lt;&lt; 4)</span>
<span class="cm">		+ (pclk_smooth &lt;&lt; 5);</span>
<span class="cm">	*/</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">TS_CTRL_REG_1</span><span class="p">,</span> <span class="n">reg2</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot; %s : TS Set Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_read_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">fe_status_t</span> <span class="o">*</span><span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">regs_read</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">reg_read</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">signal</span> <span class="o">=</span> <span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">ANALOG_AGC_POWER_LEVEL_REG</span><span class="p">);</span>

	<span class="n">si21_readregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">LOCK_STATUS_REG_1</span><span class="p">,</span> <span class="n">regs_read</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="n">reg_read</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">reg_read</span> <span class="o">|=</span> <span class="p">((</span><span class="n">regs_read</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">6</span> <span class="o">-</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">lock</span> <span class="o">=</span> <span class="p">((</span><span class="n">reg_read</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">regs_read</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">));</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s : FE_READ_STATUS : VSTATUS: 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">lock</span><span class="p">);</span>
	<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">signal</span> <span class="o">&gt;</span> <span class="mi">10</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_SIGNAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lock</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_CARRIER</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lock</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_VITERBI</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lock</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_SYNC</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">lock</span> <span class="o">&amp;</span> <span class="mh">0x7b</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x7b</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_LOCK</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_read_signal_strength</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">strength</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="cm">/*status = si21_readreg(state, ANALOG_AGC_POWER_LEVEL_REG,</span>
<span class="cm">						(u8*)agclevel, 0x01);*/</span>

	<span class="n">u16</span> <span class="n">signal</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x27</span><span class="p">)</span> <span class="o">*</span>
					<span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">));</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s : AGCPWR: 0x%02x%02x, signal=0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		<span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x27</span><span class="p">),</span>
		<span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">),</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="n">signal</span><span class="p">);</span>

	<span class="n">signal</span>  <span class="o">&lt;&lt;=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="o">*</span><span class="n">strength</span> <span class="o">=</span> <span class="n">signal</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_read_ber</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ber</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">errmode</span> <span class="o">!=</span> <span class="n">STATUS_BER</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="o">*</span><span class="n">ber</span> <span class="o">=</span> <span class="p">(</span><span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x1d</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x1e</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_read_snr</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">snr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">s32</span> <span class="n">xsnr</span> <span class="o">=</span> <span class="mh">0xffff</span> <span class="o">-</span> <span class="p">((</span><span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x24</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x25</span><span class="p">));</span>
	<span class="n">xsnr</span> <span class="o">=</span> <span class="mi">3</span> <span class="o">*</span> <span class="p">(</span><span class="n">xsnr</span> <span class="o">-</span> <span class="mh">0xa100</span><span class="p">);</span>
	<span class="o">*</span><span class="n">snr</span> <span class="o">=</span> <span class="p">(</span><span class="n">xsnr</span> <span class="o">&gt;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0xffff</span> <span class="o">:</span> <span class="p">(</span><span class="n">xsnr</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">xsnr</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21_read_ucblocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ucblocks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">errmode</span> <span class="o">!=</span> <span class="n">STATUS_UCBLOCKS</span><span class="p">)</span>
		<span class="o">*</span><span class="n">ucblocks</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">ucblocks</span> <span class="o">=</span> <span class="p">(</span><span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x1d</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x1e</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*	initiates a channel acquisition sequence</span>
<span class="cm">	using the specified symbol rate and code rate */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_setacquire</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="kt">int</span> <span class="n">symbrate</span><span class="p">,</span>
						<span class="n">fe_code_rate_t</span> <span class="n">crate</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">coderates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
				<span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
				<span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x3f</span>
	<span class="p">};</span>

	<span class="n">u8</span> <span class="n">coderate_ptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">start_acq</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">regs</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">PASS</span><span class="p">;</span>
	<span class="n">coderate_ptr</span> <span class="o">=</span> <span class="n">coderates</span><span class="p">[</span><span class="n">crate</span><span class="p">];</span>

	<span class="n">si21xx_set_symbolrate</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">symbrate</span><span class="p">);</span>

	<span class="cm">/* write code rates to use in the Viterbi search */</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span>
				<span class="n">VIT_SRCH_CTRL_REG_1</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">coderate_ptr</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="cm">/* clear acq_start bit */</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_readregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">ACQ_CTRL_REG_2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">start_acq</span><span class="p">;</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">ACQ_CTRL_REG_2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="cm">/* use new Carrier Frequency Offset Estimator (QuickLock) */</span>
	<span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xCB</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xCB</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span>
				<span class="n">TWO_DB_BNDWDTH_THRSHLD_REG</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="mh">0x56</span><span class="p">;</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span>
				<span class="n">LSA_CTRL_REG_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="mh">0x05</span><span class="p">;</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span>
				<span class="n">BLIND_SCAN_CTRL_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* start automatic acq */</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span>
				<span class="n">ACQ_CTRL_REG_2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">start_acq</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_set_frontend</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>

	<span class="cm">/* freq		Channel carrier frequency in KHz (i.e. 1550000 KHz)</span>
<span class="cm">	 datarate	Channel symbol rate in Sps (i.e. 22500000 Sps)*/</span>

	<span class="cm">/* in MHz */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">coarse_tune_freq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fine_tune_freq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">sample_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* boolean */</span>
	<span class="n">bool</span> <span class="n">inband_interferer_ind</span><span class="p">;</span>

	<span class="cm">/* INTERMEDIATE VALUES */</span>
	<span class="kt">int</span> <span class="n">icoarse_tune_freq</span><span class="p">;</span> <span class="cm">/* MHz */</span>
	<span class="kt">int</span> <span class="n">ifine_tune_freq</span><span class="p">;</span> <span class="cm">/* MHz */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">band_high</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">band_low</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">x1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">x2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">inband_interferer_div2</span><span class="p">[</span><span class="n">ALLOWABLE_FS_COUNT</span><span class="p">];</span>
	<span class="n">bool</span> <span class="n">inband_interferer_div4</span><span class="p">[</span><span class="n">ALLOWABLE_FS_COUNT</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* allowable sample rates for ADC in MHz */</span>
	<span class="kt">int</span> <span class="n">afs</span><span class="p">[</span><span class="n">ALLOWABLE_FS_COUNT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">200</span><span class="p">,</span> <span class="mi">192</span><span class="p">,</span> <span class="mi">193</span><span class="p">,</span> <span class="mi">194</span><span class="p">,</span> <span class="mi">195</span><span class="p">,</span>
					<span class="mi">196</span><span class="p">,</span> <span class="mi">204</span><span class="p">,</span> <span class="mi">205</span><span class="p">,</span> <span class="mi">206</span><span class="p">,</span> <span class="mi">207</span>
	<span class="p">};</span>
	<span class="cm">/* in MHz */</span>
	<span class="kt">int</span> <span class="n">if_limit_high</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">if_limit_low</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lnb_lo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lnb_uncertanity</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">rf_freq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">data_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">regs</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s : FE_SET_FRONTEND</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">delivery_system</span> <span class="o">!=</span> <span class="n">SYS_DVBS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: unsupported delivery system selected (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">delivery_system</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ALLOWABLE_FS_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">inband_interferer_div2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">inband_interferer_div4</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">if_limit_high</span> <span class="o">=</span> <span class="o">-</span><span class="mi">700000</span><span class="p">;</span>
	<span class="n">if_limit_low</span> <span class="o">=</span> <span class="o">-</span><span class="mi">100000</span><span class="p">;</span>
	<span class="cm">/* in MHz */</span>
	<span class="n">lnb_lo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">lnb_uncertanity</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rf_freq</span> <span class="o">=</span> <span class="mi">10</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="p">;</span>
	<span class="n">data_rate</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">/</span> <span class="mi">100</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">PASS</span><span class="p">;</span>

	<span class="n">band_low</span> <span class="o">=</span> <span class="p">(</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">-</span> <span class="p">((</span><span class="n">lnb_uncertanity</span> <span class="o">*</span> <span class="mi">200</span><span class="p">)</span>
					<span class="o">+</span> <span class="p">(</span><span class="n">data_rate</span> <span class="o">*</span> <span class="mi">135</span><span class="p">))</span> <span class="o">/</span> <span class="mi">200</span><span class="p">;</span>

	<span class="n">band_high</span> <span class="o">=</span> <span class="p">(</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">lnb_uncertanity</span> <span class="o">*</span> <span class="mi">200</span><span class="p">)</span>
					<span class="o">+</span> <span class="p">(</span><span class="n">data_rate</span> <span class="o">*</span> <span class="mi">135</span><span class="p">))</span> <span class="o">/</span> <span class="mi">200</span><span class="p">;</span>


	<span class="n">icoarse_tune_freq</span> <span class="o">=</span> <span class="mi">100000</span> <span class="o">*</span>
				<span class="p">(((</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">-</span>
					<span class="p">(</span><span class="n">if_limit_low</span> <span class="o">+</span> <span class="n">if_limit_high</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
								<span class="o">/</span> <span class="mi">100000</span><span class="p">);</span>

	<span class="n">ifine_tune_freq</span> <span class="o">=</span> <span class="p">(</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">-</span> <span class="n">icoarse_tune_freq</span> <span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ALLOWABLE_FS_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">x1</span> <span class="o">=</span> <span class="p">((</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2500</span><span class="p">))</span> <span class="o">*</span>
					<span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2500</span><span class="p">)</span> <span class="o">+</span> <span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2500</span><span class="p">;</span>

		<span class="n">x2</span> <span class="o">=</span> <span class="p">((</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2500</span><span class="p">))</span> <span class="o">*</span>
							<span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2500</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(((</span><span class="n">band_low</span> <span class="o">&lt;</span> <span class="n">x1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">x1</span> <span class="o">&lt;</span> <span class="n">band_high</span><span class="p">))</span> <span class="o">||</span>
					<span class="p">((</span><span class="n">band_low</span> <span class="o">&lt;</span> <span class="n">x2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">x2</span> <span class="o">&lt;</span> <span class="n">band_high</span><span class="p">)))</span>
					<span class="n">inband_interferer_div4</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ALLOWABLE_FS_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">x1</span> <span class="o">=</span> <span class="p">((</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">5000</span><span class="p">))</span> <span class="o">*</span>
					<span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">5000</span><span class="p">)</span> <span class="o">+</span> <span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">5000</span><span class="p">;</span>

		<span class="n">x2</span> <span class="o">=</span> <span class="p">((</span><span class="n">rf_freq</span> <span class="o">-</span> <span class="n">lnb_lo</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">5000</span><span class="p">))</span> <span class="o">*</span>
					<span class="p">(</span><span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="mi">5000</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(((</span><span class="n">band_low</span> <span class="o">&lt;</span> <span class="n">x1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">x1</span> <span class="o">&lt;</span> <span class="n">band_high</span><span class="p">))</span> <span class="o">||</span>
					<span class="p">((</span><span class="n">band_low</span> <span class="o">&lt;</span> <span class="n">x2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">x2</span> <span class="o">&lt;</span> <span class="n">band_high</span><span class="p">)))</span>
					<span class="n">inband_interferer_div2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">inband_interferer_ind</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ALLOWABLE_FS_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">inband_interferer_div2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">||</span> <span class="n">inband_interferer_div4</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">inband_interferer_ind</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">inband_interferer_ind</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ALLOWABLE_FS_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">inband_interferer_div2</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">sample_rate</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ALLOWABLE_FS_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">inband_interferer_div2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">||</span>
			     <span class="o">!</span><span class="n">inband_interferer_div4</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="p">{</span>
				<span class="n">sample_rate</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">afs</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sample_rate</span> <span class="o">&gt;</span> <span class="mi">207</span> <span class="o">||</span> <span class="n">sample_rate</span> <span class="o">&lt;</span> <span class="mi">192</span><span class="p">)</span>
		<span class="n">sample_rate</span> <span class="o">=</span> <span class="mi">200</span><span class="p">;</span>

	<span class="n">fine_tune_freq</span> <span class="o">=</span> <span class="p">((</span><span class="mh">0x4000</span> <span class="o">*</span> <span class="p">(</span><span class="n">ifine_tune_freq</span> <span class="o">/</span> <span class="mi">10</span><span class="p">))</span> <span class="o">/</span>
					<span class="p">((</span><span class="n">sample_rate</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">));</span>

	<span class="n">coarse_tune_freq</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">icoarse_tune_freq</span> <span class="o">/</span> <span class="mi">100000</span><span class="p">);</span>

	<span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">sample_rate</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">coarse_tune_freq</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">fine_tune_freq</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">fine_tune_freq</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">|=</span> <span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">PLL_DIVISOR_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mh">0x04</span><span class="p">);</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">fs</span> <span class="o">=</span> <span class="n">sample_rate</span><span class="p">;</span><span class="cm">/*ADC MHz*/</span>
	<span class="n">si21xx_setacquire</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">symbol_rate</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">fec_inner</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si21xx_sleep</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">regdata</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">si21_readregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">SYSTEM_MODE_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regdata</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">regdata</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">si21_writeregs</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">SYSTEM_MODE_REG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regdata</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">initialised</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si21xx_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dvb_frontend_ops</span> <span class="n">si21xx_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">delsys</span> <span class="o">=</span> <span class="p">{</span> <span class="n">SYS_DVBS</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;SL SI21XX DVB-S&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_min</span>		<span class="o">=</span> <span class="mi">950000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_max</span>		<span class="o">=</span> <span class="mi">2150000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_stepsize</span>	<span class="o">=</span> <span class="mi">125</span><span class="p">,</span>	 <span class="cm">/* kHz for QPSK frontends */</span>
		<span class="p">.</span><span class="n">frequency_tolerance</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">symbol_rate_min</span>	<span class="o">=</span> <span class="mi">1000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">symbol_rate_max</span>	<span class="o">=</span> <span class="mi">45000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">symbol_rate_tolerance</span>	<span class="o">=</span> <span class="mi">500</span><span class="p">,</span>	<span class="cm">/* ppm */</span>
		<span class="p">.</span><span class="n">caps</span> <span class="o">=</span> <span class="n">FE_CAN_FEC_1_2</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_2_3</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_3_4</span> <span class="o">|</span>
		<span class="n">FE_CAN_FEC_5_6</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_7_8</span> <span class="o">|</span>
		<span class="n">FE_CAN_QPSK</span> <span class="o">|</span>
		<span class="n">FE_CAN_FEC_AUTO</span>
	<span class="p">},</span>

	<span class="p">.</span><span class="n">release</span> <span class="o">=</span> <span class="n">si21xx_release</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">si21xx_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleep</span> <span class="o">=</span> <span class="n">si21xx_sleep</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">si21_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_status</span> <span class="o">=</span> <span class="n">si21_read_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ber</span> <span class="o">=</span> <span class="n">si21_read_ber</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_signal_strength</span> <span class="o">=</span> <span class="n">si21_read_signal_strength</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_snr</span> <span class="o">=</span> <span class="n">si21_read_snr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ucblocks</span> <span class="o">=</span> <span class="n">si21_read_ucblocks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">diseqc_send_master_cmd</span> <span class="o">=</span> <span class="n">si21xx_send_diseqc_msg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">diseqc_send_burst</span> <span class="o">=</span> <span class="n">si21xx_send_diseqc_burst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_tone</span> <span class="o">=</span> <span class="n">si21xx_set_tone</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_voltage</span> <span class="o">=</span> <span class="n">si21xx_set_voltage</span><span class="p">,</span>

	<span class="p">.</span><span class="n">set_frontend</span> <span class="o">=</span> <span class="n">si21xx_set_frontend</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="nf">si21xx_attach</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">si21xx_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">si21xx_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="cm">/* allocate memory for the internal state */</span>
	<span class="n">state</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">si21xx_state</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="cm">/* setup the state */</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">=</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">initialised</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">errmode</span> <span class="o">=</span> <span class="n">STATUS_BER</span><span class="p">;</span>

	<span class="cm">/* check if the demod is there */</span>
	<span class="n">id</span> <span class="o">=</span> <span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">SYSTEM_MODE_REG</span><span class="p">);</span>
	<span class="n">si21_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">SYSTEM_MODE_REG</span><span class="p">,</span> <span class="n">id</span> <span class="o">|</span> <span class="mh">0x40</span><span class="p">);</span> <span class="cm">/* standby off */</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
	<span class="n">id</span> <span class="o">=</span> <span class="n">si21_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* register 0x00 contains:</span>
<span class="cm">		0x34 for SI2107</span>
<span class="cm">		0x24 for SI2108</span>
<span class="cm">		0x14 for SI2109</span>
<span class="cm">		0x04 for SI2110</span>
<span class="cm">	*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">!=</span> <span class="mh">0x04</span> <span class="o">&amp;&amp;</span> <span class="n">id</span> <span class="o">!=</span> <span class="mh">0x14</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="cm">/* create dvb_frontend */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">ops</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">si21xx_ops</span><span class="p">,</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend_ops</span><span class="p">));</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">demodulator_priv</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">si21xx_attach</span><span class="p">);</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="s">&quot;Turn on/off frontend debugging (default:off).&quot;</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SL SI21XX DVB Demodulator driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Igor M. Liplianin&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
