# Reading D:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do logic_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Synchronizers.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:24 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 10:30:24 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Router.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:24 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 10:30:24 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Reg_4.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:24 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Reg_4.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 10:30:24 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:24 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 10:30:24 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:24 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:30:24 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/compute.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:24 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/compute.sv 
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# End time: 10:30:24 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Register_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:24 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 10:30:24 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Processor.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:25 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 10:30:25 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/logic_processor_4bit {D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/testbench_8.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:30:25 on Feb 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/logic_processor_4bit" D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/testbench_8.sv 
# -- Compiling module testbench_8
# 
# Top level modules:
# 	testbench_8
# End time: 10:30:25 on Feb 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_8
# vsim -gui "+altera" -l msim_transcript -do "logic_processor_run_msim_rtl_verilog.do" 
# Start time: 10:30:25 on Feb 07,2018
# Loading sv_std.std
# Loading work.testbench_8
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Control.sv(25): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Router.sv(17): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Router.sv(7): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/compute.sv(8): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Control.sv(25): No condition is true in the unique/priority if/case statement.
# 
# Success!
# Break key hit
# Break in Module sync at D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/Synchronizers.sv line 9
# End time: 10:45:35 on Feb 07,2018, Elapsed time: 0:15:10
# Errors: 0, Warnings: 5
