{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/AXI_Peripheral|/CLK_AXI|/AD9364|/AD9361_CTRL|/SPI_MOD|/Control_from_SOM_0|/Current_turning_off_0|",
   "PinnedPorts":"AXI_RX_CLK_OUT|AXI_RX_DATA_OUT|AXI_TX_CLK_IN|AXI_TX_DATA_IN|FPGA_REF_40MHZ|ad9361_EN_1|ad9361_EN_2|ad9361_EN_3|ad9361_TXNRX_1|ad9361_TXNRX_2|ad9361_TXNRX_3|ad9364_EN|ad9364_TXNRX|ad9361_RESET_1|ad9361_RESET_2|ad9361_RESET_3|ad9364_RESET|ad9361_SPI_CS_3|ad9361_SPI_CLK_3|ad9361_SPI_DI_3|ad9361_SPI_CLK_1|ad9361_SPI_CS_1|ad9361_SPI_DI_1|ad9361_SPI_CLK_2|ad9361_SPI_CS_2|ad9361_SPI_DI_2|ad9364_SPI_CLK|ad9364_SPI_CS|ad9364_SPI_DI|ad9361_DCLK_1_P|ad9361_DCLK_1_N|ad9361_DCLK_2_N|ad9361_DCLK_2_P|ad9361_DCLK_3_N|ad9364_DCLK_P|ad9364_DCLK_N|ad9361_RX_FRAME1_P|ad9361_RX_FRAME1_N|ad9361_RX_FRAME2_P|ad9361_RX_FRAME2_N|ad9361_RX_FRAME3_P|ad9364_RX_FRAME_P|ad9361_RX_FRAME3_N|ad9364_RX_FRAME_N|ad9361_1_P1_P|ad9361_1_P1_N|ad9361_2_P1_N|ad9361_2_P1_P|ad9361_3_P1_N|ad9361_3_P1_P|ad9364_P1_N|ad9364_P1_P|ad9361_DCLK_3_P|ad9364_SPI_DO|ad9361_SPI_DO_3|ad9361_SPI_DO_1|ad9361_SPI_DO_2|ad9361_FB_CLK_1_P|ad9361_FB_CLK_1_N|ad9361_TX_FRAME1_N|ad9361_TX_FRAME1_P|ad9361_FB_CLK_2_N|ad9361_FB_CLK_2_P|ad9361_FB_CLK_3_N|ad9361_FB_CLK_3_P|ad9364_FB_CLK_N|ad9364_FB_CLK_P|ad9361_TX_FRAME2_N|ad9361_TX_FRAME2_P|ad9361_TX_FRAME3_N|ad9364_TX_FRAME_N|ad9361_TX_FRAME3_P|ad9364_TX_FRAME_P|ad9361_1_P0_N|ad9361_1_P0_P|ad9361_2_P0_N|ad9361_2_P0_P|ad9361_3_P0_N|ad9361_3_P0_P|ad9364_P0_N|ad9364_P0_P|ad9361_EN_AGC_2|ad9361_EN_AGC_3|ad9361_EN_AGC_1|ad9364_EN_AGC|PIN_1|PIN_2|LED3|LED2|LED1|fpga_28v_en_link1|fpga_28v_en_link2|fpga_28v_en_service1|fpga_28v_en_service2|fpga_28v_en_service3|fpga_28v_en_service4|fpga_5v_en_link|spi_cs_n_0|spi_sclk_0|spi_mosi_0|spi_cs_n_1|spi_sclk_1|spi_mosi_1|som_28v_en_link1|som_28v_en_link2|som_28v_en_service1|som_28v_en_service2|som_28v_en_service3|som_28v_en_service4|som_5v_en_link|spi_miso_0|spi_miso_1|PIN_0|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port AXI_RX_CLK_OUT -pg 1 -lvl 10 -x 33630 -y 800 -defaultsOSRD
preplace port AXI_TX_CLK_IN -pg 1 -lvl 0 -x -1390 -y 1280 -defaultsOSRD
preplace port FPGA_REF_40MHZ -pg 1 -lvl 0 -x -1390 -y 1790 -defaultsOSRD
preplace port ad9361_EN_3 -pg 1 -lvl 10 -x 33630 -y 880 -defaultsOSRD
preplace port ad9361_TXNRX_3 -pg 1 -lvl 10 -x 33630 -y 860 -defaultsOSRD
preplace port ad9364_EN -pg 1 -lvl 10 -x 33630 -y 1830 -defaultsOSRD
preplace port ad9364_TXNRX -pg 1 -lvl 10 -x 33630 -y 1850 -defaultsOSRD
preplace port ad9361_SPI_CLK_3 -pg 1 -lvl 10 -x 33630 -y 580 -defaultsOSRD
preplace port ad9361_SPI_DI_3 -pg 1 -lvl 10 -x 33630 -y 740 -defaultsOSRD
preplace port ad9361_SPI_CLK_1 -pg 1 -lvl 10 -x 33630 -y 540 -defaultsOSRD
preplace port ad9361_SPI_DI_1 -pg 1 -lvl 10 -x 33630 -y 680 -defaultsOSRD
preplace port ad9361_SPI_CLK_2 -pg 1 -lvl 10 -x 33630 -y 560 -defaultsOSRD
preplace port ad9361_SPI_DI_2 -pg 1 -lvl 10 -x 33630 -y 700 -defaultsOSRD
preplace port ad9364_SPI_CLK -pg 1 -lvl 10 -x 33630 -y 600 -defaultsOSRD
preplace port ad9364_SPI_DI -pg 1 -lvl 10 -x 33630 -y 720 -defaultsOSRD
preplace port ad9361_DCLK_1_P -pg 1 -lvl 0 -x -1390 -y 1250 -defaultsOSRD
preplace port ad9361_DCLK_1_N -pg 1 -lvl 0 -x -1390 -y 1090 -defaultsOSRD
preplace port ad9361_DCLK_2_N -pg 1 -lvl 0 -x -1390 -y 970 -defaultsOSRD
preplace port ad9361_DCLK_2_P -pg 1 -lvl 0 -x -1390 -y 930 -defaultsOSRD
preplace port ad9361_DCLK_3_N -pg 1 -lvl 0 -x -1390 -y 1150 -defaultsOSRD
preplace port ad9364_DCLK_P -pg 1 -lvl 0 -x -1390 -y 1900 -defaultsOSRD
preplace port ad9364_DCLK_N -pg 1 -lvl 0 -x -1390 -y 1920 -defaultsOSRD
preplace port ad9361_RX_FRAME1_P -pg 1 -lvl 0 -x -1390 -y 1110 -defaultsOSRD
preplace port ad9361_RX_FRAME1_N -pg 1 -lvl 0 -x -1390 -y 990 -defaultsOSRD
preplace port ad9361_RX_FRAME2_P -pg 1 -lvl 0 -x -1390 -y 950 -defaultsOSRD
preplace port ad9361_RX_FRAME2_N -pg 1 -lvl 0 -x -1390 -y 1170 -defaultsOSRD
preplace port ad9361_RX_FRAME3_P -pg 1 -lvl 0 -x -1390 -y 1130 -defaultsOSRD
preplace port ad9364_RX_FRAME_P -pg 1 -lvl 0 -x -1390 -y 1940 -defaultsOSRD
preplace port ad9361_RX_FRAME3_N -pg 1 -lvl 0 -x -1390 -y 1010 -defaultsOSRD
preplace port ad9364_RX_FRAME_N -pg 1 -lvl 0 -x -1390 -y 1960 -defaultsOSRD
preplace port ad9361_DCLK_3_P -pg 1 -lvl 0 -x -1390 -y 1520 -defaultsOSRD
preplace port ad9364_SPI_DO -pg 1 -lvl 0 -x -1390 -y 610 -defaultsOSRD
preplace port ad9361_SPI_DO_3 -pg 1 -lvl 0 -x -1390 -y 690 -defaultsOSRD
preplace port ad9361_SPI_DO_1 -pg 1 -lvl 0 -x -1390 -y 650 -defaultsOSRD
preplace port ad9361_SPI_DO_2 -pg 1 -lvl 0 -x -1390 -y 670 -defaultsOSRD
preplace port ad9361_FB_CLK_1_P -pg 1 -lvl 10 -x 33630 -y 900 -defaultsOSRD
preplace port ad9361_FB_CLK_1_N -pg 1 -lvl 10 -x 33630 -y 920 -defaultsOSRD
preplace port ad9361_TX_FRAME1_N -pg 1 -lvl 10 -x 33630 -y 960 -defaultsOSRD
preplace port ad9361_TX_FRAME1_P -pg 1 -lvl 10 -x 33630 -y 940 -defaultsOSRD
preplace port ad9361_FB_CLK_2_N -pg 1 -lvl 10 -x 33630 -y 1000 -defaultsOSRD
preplace port ad9361_FB_CLK_2_P -pg 1 -lvl 10 -x 33630 -y 980 -defaultsOSRD
preplace port ad9361_FB_CLK_3_N -pg 1 -lvl 10 -x 33630 -y 1080 -defaultsOSRD
preplace port ad9361_FB_CLK_3_P -pg 1 -lvl 10 -x 33630 -y 1060 -defaultsOSRD
preplace port ad9364_FB_CLK_N -pg 1 -lvl 10 -x 33630 -y 1890 -defaultsOSRD
preplace port ad9364_FB_CLK_P -pg 1 -lvl 10 -x 33630 -y 1870 -defaultsOSRD
preplace port ad9361_TX_FRAME2_N -pg 1 -lvl 10 -x 33630 -y 1040 -defaultsOSRD
preplace port ad9361_TX_FRAME2_P -pg 1 -lvl 10 -x 33630 -y 1020 -defaultsOSRD
preplace port ad9361_TX_FRAME3_N -pg 1 -lvl 10 -x 33630 -y 1120 -defaultsOSRD
preplace port ad9364_TX_FRAME_N -pg 1 -lvl 10 -x 33630 -y 1930 -defaultsOSRD
preplace port ad9361_TX_FRAME3_P -pg 1 -lvl 10 -x 33630 -y 1100 -defaultsOSRD
preplace port ad9364_TX_FRAME_P -pg 1 -lvl 10 -x 33630 -y 1910 -defaultsOSRD
preplace port PIN_1 -pg 1 -lvl 10 -x 33630 -y 100 -defaultsOSRD
preplace port PIN_2 -pg 1 -lvl 10 -x 33630 -y 140 -defaultsOSRD
preplace port fpga_28v_en_link1 -pg 1 -lvl 10 -x 33630 -y 2130 -defaultsOSRD
preplace port fpga_28v_en_link2 -pg 1 -lvl 10 -x 33630 -y 2150 -defaultsOSRD
preplace port fpga_28v_en_service1 -pg 1 -lvl 10 -x 33630 -y 2170 -defaultsOSRD
preplace port fpga_28v_en_service2 -pg 1 -lvl 10 -x 33630 -y 2190 -defaultsOSRD
preplace port fpga_28v_en_service3 -pg 1 -lvl 10 -x 33630 -y 2210 -defaultsOSRD
preplace port fpga_28v_en_service4 -pg 1 -lvl 10 -x 33630 -y 2230 -defaultsOSRD
preplace port fpga_5v_en_link -pg 1 -lvl 10 -x 33630 -y 2250 -defaultsOSRD
preplace port spi_cs_n_0 -pg 1 -lvl 10 -x 33630 -y 2270 -defaultsOSRD
preplace port spi_sclk_0 -pg 1 -lvl 10 -x 33630 -y 2290 -defaultsOSRD
preplace port spi_mosi_0 -pg 1 -lvl 10 -x 33630 -y 2310 -defaultsOSRD
preplace port spi_cs_n_1 -pg 1 -lvl 10 -x 33630 -y 2330 -defaultsOSRD
preplace port spi_sclk_1 -pg 1 -lvl 10 -x 33630 -y 2350 -defaultsOSRD
preplace port spi_mosi_1 -pg 1 -lvl 10 -x 33630 -y 2370 -defaultsOSRD
preplace port som_28v_en_link1 -pg 1 -lvl 0 -x -1390 -y 2160 -defaultsOSRD
preplace port som_28v_en_link2 -pg 1 -lvl 0 -x -1390 -y 2180 -defaultsOSRD
preplace port som_28v_en_service1 -pg 1 -lvl 0 -x -1390 -y 2200 -defaultsOSRD
preplace port som_28v_en_service2 -pg 1 -lvl 0 -x -1390 -y 2220 -defaultsOSRD
preplace port som_28v_en_service3 -pg 1 -lvl 0 -x -1390 -y 2240 -defaultsOSRD
preplace port som_28v_en_service4 -pg 1 -lvl 0 -x -1390 -y 2260 -defaultsOSRD
preplace port som_5v_en_link -pg 1 -lvl 0 -x -1390 -y 2280 -defaultsOSRD
preplace port spi_miso_0 -pg 1 -lvl 0 -x -1390 -y 2300 -defaultsOSRD
preplace port spi_miso_1 -pg 1 -lvl 0 -x -1390 -y 2320 -defaultsOSRD
preplace port PIN_0 -pg 1 -lvl 10 -x 33630 -y 120 -defaultsOSRD
preplace portBus AXI_RX_DATA_OUT -pg 1 -lvl 10 -x 33630 -y 1670 -defaultsOSRD
preplace portBus AXI_TX_DATA_IN -pg 1 -lvl 0 -x -1390 -y 1300 -defaultsOSRD
preplace portBus ad9361_EN_1 -pg 1 -lvl 10 -x 33630 -y 1260 -defaultsOSRD
preplace portBus ad9361_EN_2 -pg 1 -lvl 10 -x 33630 -y 1280 -defaultsOSRD
preplace portBus ad9361_TXNRX_1 -pg 1 -lvl 10 -x 33630 -y 1300 -defaultsOSRD
preplace portBus ad9361_TXNRX_2 -pg 1 -lvl 10 -x 33630 -y 1320 -defaultsOSRD
preplace portBus ad9361_RESET_1 -pg 1 -lvl 10 -x 33630 -y 200 -defaultsOSRD
preplace portBus ad9361_RESET_2 -pg 1 -lvl 10 -x 33630 -y 220 -defaultsOSRD
preplace portBus ad9361_RESET_3 -pg 1 -lvl 10 -x 33630 -y 240 -defaultsOSRD
preplace portBus ad9364_RESET -pg 1 -lvl 10 -x 33630 -y 260 -defaultsOSRD
preplace portBus ad9361_SPI_CS_3 -pg 1 -lvl 10 -x 33630 -y 620 -defaultsOSRD
preplace portBus ad9361_SPI_CS_1 -pg 1 -lvl 10 -x 33630 -y 640 -defaultsOSRD
preplace portBus ad9361_SPI_CS_2 -pg 1 -lvl 10 -x 33630 -y 660 -defaultsOSRD
preplace portBus ad9364_SPI_CS -pg 1 -lvl 10 -x 33630 -y 520 -defaultsOSRD
preplace portBus ad9361_1_P1_P -pg 1 -lvl 0 -x -1390 -y 1230 -defaultsOSRD
preplace portBus ad9361_1_P1_N -pg 1 -lvl 0 -x -1390 -y 1070 -defaultsOSRD
preplace portBus ad9361_2_P1_N -pg 1 -lvl 0 -x -1390 -y 1210 -defaultsOSRD
preplace portBus ad9361_2_P1_P -pg 1 -lvl 0 -x -1390 -y 1190 -defaultsOSRD
preplace portBus ad9361_3_P1_N -pg 1 -lvl 0 -x -1390 -y 1030 -defaultsOSRD
preplace portBus ad9361_3_P1_P -pg 1 -lvl 0 -x -1390 -y 1050 -defaultsOSRD
preplace portBus ad9364_P1_N -pg 1 -lvl 0 -x -1390 -y 2000 -defaultsOSRD
preplace portBus ad9364_P1_P -pg 1 -lvl 0 -x -1390 -y 1980 -defaultsOSRD
preplace portBus ad9361_1_P0_N -pg 1 -lvl 10 -x 33630 -y 1160 -defaultsOSRD
preplace portBus ad9361_1_P0_P -pg 1 -lvl 10 -x 33630 -y 1140 -defaultsOSRD
preplace portBus ad9361_2_P0_N -pg 1 -lvl 10 -x 33630 -y 1200 -defaultsOSRD
preplace portBus ad9361_2_P0_P -pg 1 -lvl 10 -x 33630 -y 1180 -defaultsOSRD
preplace portBus ad9361_3_P0_N -pg 1 -lvl 10 -x 33630 -y 1240 -defaultsOSRD
preplace portBus ad9361_3_P0_P -pg 1 -lvl 10 -x 33630 -y 1220 -defaultsOSRD
preplace portBus ad9364_P0_N -pg 1 -lvl 10 -x 33630 -y 1970 -defaultsOSRD
preplace portBus ad9364_P0_P -pg 1 -lvl 10 -x 33630 -y 1950 -defaultsOSRD
preplace portBus ad9361_EN_AGC_2 -pg 1 -lvl 10 -x 33630 -y 300 -defaultsOSRD
preplace portBus ad9361_EN_AGC_3 -pg 1 -lvl 10 -x 33630 -y 320 -defaultsOSRD
preplace portBus ad9361_EN_AGC_1 -pg 1 -lvl 10 -x 33630 -y 280 -defaultsOSRD
preplace portBus ad9364_EN_AGC -pg 1 -lvl 10 -x 33630 -y 340 -defaultsOSRD
preplace portBus LED3 -pg 1 -lvl 10 -x 33630 -y 180 -defaultsOSRD
preplace portBus LED2 -pg 1 -lvl 10 -x 33630 -y 80 -defaultsOSRD
preplace portBus LED1 -pg 1 -lvl 10 -x 33630 -y 60 -defaultsOSRD
preplace inst AXI_Peripheral -pg 1 -lvl 2 -x 5480 -y 940 -defaultsOSRD
preplace inst CLK_AXI -pg 1 -lvl 1 -x 4500 -y 1790 -defaultsOSRD
preplace inst AD9364 -pg 1 -lvl 9 -x 32740 -y 5060 -defaultsOSRD
preplace inst AD9361_CTRL -pg 1 -lvl 9 -x 32740 -y 3200 -defaultsOSRD
preplace inst SPI_MOD -pg 1 -lvl 9 -x 32740 -y 1640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 26 32 30 23 28 33 18 25 20 27 31 24 29 21 22 19} -defaultsOSRD
preplace inst Control_from_SOM_0 -pg 1 -lvl 9 -x 32740 -y 1240 -defaultsOSRD
preplace inst Current_turning_off_0 -pg 1 -lvl 9 -x 32740 -y 5406 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 30828 -y 1050 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 6 -x 31166 -y 980 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 27480 -y 230 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 8 -x 31900 -y 650 -defaultsOSRD
preplace inst mqc_t_0 -pg 1 -lvl 9 -x 32740 -y 680 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 7 -x 31540 -y 1070 -defaultsOSRD
preplace inst IP_sync_0 -pg 1 -lvl 4 -x 28296 -y 1050 -defaultsOSRD
preplace netloc AXI_Peripheral_AXI_RX_CLK_OUT 1 2 8 5730 320 27610 290 N 290 N 290 N 290 N 290 N 290 33320J
preplace netloc AXI_Peripheral_AXI_RX_DATA_OUT 1 2 8 5770 360 N 360 N 360 N 360 N 360 N 360 N 360 33310J
preplace netloc AXI_TX_CLK_IN_1 1 0 2 -1360J 1060 4690
preplace netloc AXI_TX_DATA_IN_1 1 0 2 -1300J 1070 4700
preplace netloc clk_wiz_0_axi_periph_clk 1 1 8 4750 1180 5750 1100 27660 1350 N 1350 N 1350 N 1350 N 1350 32310
preplace netloc rst_sys_ps7_100M_peripheral_aresetn 1 1 8 4730 1160 5760 1120 27630 1360 N 1360 N 1360 N 1360 N 1360 32320
preplace netloc sys_200m_clk 1 1 8 4760 1790 N 1790 N 1790 N 1790 N 1790 N 1790 N 1790 32170
preplace netloc AD9364_ad9364_EN 1 9 1 33410J 1830n
preplace netloc AD9364_ad9364_TXNRX 1 9 1 33420J 1850n
preplace netloc ad9361_spi_clk_4 1 9 1 33100 540n
preplace netloc ad9361_spi_mosi_1 1 9 1 33150 680n
preplace netloc ad9364_DCLK_P_1 1 0 9 NJ 1900 N 1900 N 1900 N 1900 N 1900 N 1900 N 1900 N 1900 32150
preplace netloc ad9364_DCLK_N_1 1 0 9 NJ 1920 N 1920 N 1920 N 1920 N 1920 N 1920 N 1920 N 1920 32140
preplace netloc ad9364_TX_FRAME_P_1 1 0 9 NJ 1940 N 1940 N 1940 N 1940 N 1940 N 1940 N 1940 N 1940 32120
preplace netloc ad9364_TX_FRAME_N_1 1 0 9 NJ 1960 N 1960 N 1960 N 1960 N 1960 N 1960 N 1960 N 1960 32110
preplace netloc ad9364_P1_P_1 1 0 9 NJ 1980 N 1980 N 1980 N 1980 N 1980 N 1980 N 1980 N 1980 32100
preplace netloc ad9364_P1_N_1 1 0 9 NJ 2000 N 2000 N 2000 N 2000 N 2000 N 2000 N 2000 N 2000 32090
preplace netloc Decoder_SPI_0_num_cs_0 1 9 1 33110J 640n
preplace netloc Decoder_SPI_0_num_cs_1 1 9 1 33140J 660n
preplace netloc Decoder_SPI_0_num_cs_2 1 9 1 33130J 620n
preplace netloc Decoder_SPI_0_num_cs_3 1 9 1 33120J 520n
preplace netloc ad9361_SPI_DO_1_1 1 0 9 -1340J 700 N 700 5710 760 N 760 N 760 N 760 N 760 31660 920 32410
preplace netloc ad9361_SPI_DO_2_1 1 0 9 -1350J 710 N 710 5700 770 N 770 N 770 N 770 N 770 31640 930 32000
preplace netloc ad9361_SPI_DO_3_1 1 0 9 -1360J 720 N 720 5680 780 N 780 N 780 N 780 N 780 31620 950 32380
preplace netloc ad9364_SPI_DO_1 1 0 9 NJ 610 N 610 N 610 N 610 28530 490 N 490 N 490 N 490 32470
preplace netloc ad9361_DCLK_2_P_1 1 0 9 -1370J 660 N 660 5800 720 N 720 28510 870 N 870 N 870 31630 880 32390
preplace netloc ad9361_RX_FRAME2_P_1 1 0 9 -1320J 680 N 680 5780 740 N 740 N 740 N 740 N 740 31700 900 32370
preplace netloc ad9361_DCLK_2_N_1 1 0 9 -1330J 650 N 650 5810 710 N 710 28520 720 N 720 N 720 31680 960 32350
preplace netloc ad9361_RX_FRAME1_N_1 1 0 9 -1310J 670 N 670 5790 730 N 730 N 730 N 730 N 730 31710 910 32360
preplace netloc ad9361_RX_FRAME3_N_1 1 0 9 -1300J 690 N 690 5740 750 N 750 N 750 N 750 N 750 31740 840 32400
preplace netloc ad9361_3_P1_N_1 1 0 9 -1310J 1080 4720 1310 N 1310 27600 1330 N 1330 N 1330 N 1330 N 1330 32260
preplace netloc ad9361_3_P1_P_1 1 0 9 -1350J 1280 4670 1320 N 1320 27590 1340 N 1340 N 1340 N 1340 N 1340 32230
preplace netloc ad9361_DCLK_1_N_1 1 0 9 NJ 1090 4780 1230 N 1230 N 1230 N 1230 N 1230 N 1230 N 1230 32330
preplace netloc ad9361_RX_FRAME1_P_1 1 0 9 NJ 1110 4770 1250 N 1250 N 1250 N 1250 N 1250 N 1250 N 1250 32300
preplace netloc ad9361_RX_FRAME3_P_1 1 0 9 -1330J 1250 4710 1270 N 1270 27670 1280 N 1280 N 1280 N 1280 N 1280 32270
preplace netloc ad9361_DCLK_3_N_1 1 0 9 NJ 1150 N 1150 N 1150 27690 1260 N 1260 N 1260 N 1260 N 1260 32280
preplace netloc ad9361_RX_FRAME2_N_1 1 0 9 NJ 1170 N 1170 N 1170 27680 1270 N 1270 N 1270 N 1270 N 1270 32250
preplace netloc ad9361_2_P1_P_1 1 0 9 NJ 1190 4700 1300 N 1300 27610 1320 N 1320 N 1320 N 1320 N 1320 32200
preplace netloc ad9361_2_P1_N_1 1 0 9 -1370J 1270 4680 1290 N 1290 27620 1300 N 1300 N 1300 N 1300 N 1300 32210
preplace netloc ad9361_DCLK_1_P_1 1 0 9 -1340J 1240 N 1240 N 1240 N 1240 N 1240 N 1240 N 1240 N 1240 32240
preplace netloc DSP_ad9361_TXNRX_3 1 9 1 33160J 860n
preplace netloc DSP_ad9361_EN_3 1 9 1 33170J 880n
preplace netloc ad9361_DCLK_3_P_1 1 0 9 NJ 1520 N 1520 N 1520 N 1520 N 1520 N 1520 N 1520 N 1520 32180
preplace netloc DSP_ad9361_FB_CLK_1_P 1 9 1 33180J 900n
preplace netloc DSP_ad9361_FB_CLK_1_N 1 9 1 33190J 920n
preplace netloc DSP_ad9361_TX_FRAME1_P 1 9 1 33200J 940n
preplace netloc DSP_ad9361_TX_FRAME1_N 1 9 1 33210J 960n
preplace netloc DSP_ad9361_FB_CLK_2_P 1 9 1 33220J 980n
preplace netloc DSP_ad9361_FB_CLK_2_N 1 9 1 33230J 1000n
preplace netloc DSP_ad9361_TX_FRAME2_P 1 9 1 33240J 1020n
preplace netloc DSP_ad9361_TX_FRAME2_N 1 9 1 33250J 1040n
preplace netloc DSP_ad9361_FB_CLK_3_P 1 9 1 33260J 1060n
preplace netloc DSP_ad9361_FB_CLK_3_N 1 9 1 33270J 1080n
preplace netloc DSP_ad9361_TX_FRAME3_P 1 9 1 33280J 1100n
preplace netloc DSP_ad9361_TX_FRAME3_N 1 9 1 33290J 1120n
preplace netloc AD9364_ad9361_FB_CLK_P 1 9 1 33430J 1870n
preplace netloc AD9364_ad9364_FB_CLK_N 1 9 1 33440J 1890n
preplace netloc AD9364_ad9364_TX_FRAME_P1 1 9 1 33450J 1910n
preplace netloc AD9364_ad9364_TX_FRAME_N1 1 9 1 33460J 1930n
preplace netloc DSP_ad9361_1_P0_P 1 9 1 33300J 1140n
preplace netloc DSP_ad9361_1_P0_N 1 9 1 33320J 1160n
preplace netloc DSP_ad9361_2_P0_P 1 9 1 33330J 1180n
preplace netloc DSP_ad9361_2_P0_N 1 9 1 33340J 1200n
preplace netloc DSP_ad9361_3_P0_P 1 9 1 33350J 1220n
preplace netloc DSP_ad9361_3_P0_N 1 9 1 33360J 1240n
preplace netloc AD9364_ad9364_P0_P 1 9 1 33470J 1950n
preplace netloc AD9364_ad9364_P0_N 1 9 1 33480J 1970n
preplace netloc SPI_MOD_ip2intc_irpt 1 1 9 4820 1780 N 1780 N 1780 N 1780 N 1780 N 1780 N 1780 N 1780 32920
preplace netloc DSP_ad9361_EN_1 1 9 1 33370J 1260n
preplace netloc DSP_ad9361_EN_2 1 9 1 33380J 1280n
preplace netloc DSP_ad9361_TXNRX_1 1 9 1 33390J 1300n
preplace netloc DSP_ad9361_TXNRX_2 1 9 1 33400J 1320n
preplace netloc ad9361_1_P1_P_1 1 0 9 NJ 1230 4740 1260 N 1260 27650 1310 N 1310 N 1310 N 1310 N 1310 32190
preplace netloc ad9361_1_P1_N_1 1 0 9 -1320J 1260 4690 1280 N 1280 27640 1290 N 1290 N 1290 N 1290 N 1290 32290
preplace netloc ibuf_0_out_ref 1 1 8 N 1830 N 1830 N 1830 N 1830 N 1830 N 1830 N 1830 32160
preplace netloc AD9361_ctrl_data_rate 1 1 9 4790 3670 N 3670 N 3670 N 3670 N 3670 N 3670 N 3670 32490 3670 32940
preplace netloc up_txnrx_1 1 8 2 32520 4050 32930
preplace netloc clk_axi_reset_n 1 1 8 N 1810 N 1810 N 1810 N 1810 N 1810 N 1810 N 1810 32130
preplace netloc reset_1 1 1 9 4830 1990 N 1990 N 1990 N 1990 N 1990 N 1990 N 1990 N 1990 32920
preplace netloc Current_turning_off_0_fpga_en_28v_l1 1 9 1 33490J 2130n
preplace netloc Current_turning_off_0_fpga_en_28v_l2 1 9 1 33500J 2150n
preplace netloc Current_turning_off_0_fpga_en_28v_s1 1 9 1 33510J 2170n
preplace netloc Current_turning_off_0_fpga_en_28v_s2 1 9 1 33520J 2190n
preplace netloc Current_turning_off_0_fpga_en_28v_s3 1 9 1 33530J 2210n
preplace netloc Current_turning_off_0_fpga_en_28v_s4 1 9 1 33540J 2230n
preplace netloc Current_turning_off_0_fpga_en_5v_s 1 9 1 33550J 2250n
preplace netloc Current_turning_off_0_spi_cs_n_0 1 9 1 33560J 2270n
preplace netloc Current_turning_off_0_spi_sclk_0 1 9 1 33570J 2290n
preplace netloc Current_turning_off_0_spi_mosi_0 1 9 1 33580J 2310n
preplace netloc Current_turning_off_0_spi_cs_n_1 1 9 1 33590J 2330n
preplace netloc Current_turning_off_0_spi_sclk_1 1 9 1 33600J 2350n
preplace netloc Current_turning_off_0_spi_mosi_1 1 9 1 33610J 2370n
preplace netloc som_en_28v_l1_1 1 0 9 NJ 2160 N 2160 N 2160 N 2160 N 2160 N 2160 N 2160 N 2160 32080
preplace netloc som_en_28v_l2_1 1 0 9 NJ 2180 N 2180 N 2180 N 2180 N 2180 N 2180 N 2180 N 2180 32070
preplace netloc som_en_28v_s1_1 1 0 9 NJ 2200 N 2200 N 2200 N 2200 N 2200 N 2200 N 2200 N 2200 32060
preplace netloc som_en_28v_s2_1 1 0 9 NJ 2220 N 2220 N 2220 N 2220 N 2220 N 2220 N 2220 N 2220 32050
preplace netloc som_en_28v_s3_1 1 0 9 NJ 2240 N 2240 N 2240 N 2240 N 2240 N 2240 N 2240 N 2240 32040
preplace netloc som_en_28v_s4_1 1 0 9 NJ 2260 N 2260 N 2260 N 2260 N 2260 N 2260 N 2260 N 2260 32030
preplace netloc som_en_5v_s_1 1 0 9 NJ 2280 N 2280 N 2280 N 2280 N 2280 N 2280 N 2280 N 2280 32020
preplace netloc spi_miso_0_1 1 0 9 NJ 2300 N 2300 N 2300 N 2300 N 2300 N 2300 N 2300 N 2300 32010
preplace netloc spi_miso_1_1 1 0 9 NJ 2320 N 2320 N 2320 N 2320 N 2320 N 2320 N 2320 N 2320 32000
preplace netloc Control_from_SOM_0_ad9361_1_reset 1 9 1 33020J 200n
preplace netloc Control_from_SOM_0_ad9361_2_reset 1 9 1 33030J 220n
preplace netloc Control_from_SOM_0_ad9361_2_en_agc 1 9 1 33070J 300n
preplace netloc Control_from_SOM_0_ad9361_1_en_agc 1 9 1 33060J 280n
preplace netloc Control_from_SOM_0_ad9364_en_agc 1 9 1 33090J 340n
preplace netloc Control_from_SOM_0_ad9361_3_en_agc 1 9 1 33080J 320n
preplace netloc Control_from_SOM_0_ad9364_reset 1 9 1 33050J 260n
preplace netloc Control_from_SOM_0_ad9361_3_reset 1 9 1 33040J 240n
preplace netloc FPGA_REF_40MHZ_1 1 0 1 NJ 1790
preplace netloc AD9361_CTRL_peripheral_aresetn1 1 3 7 27650 280 N 280 N 280 N 280 N 280 32520 280 33010
preplace netloc IP_sync_0_LED_en 1 4 6 28490 60 N 60 N 60 N 60 N 60 N
preplace netloc IP_sync_0_sync_osop 1 4 6 28460 120 N 120 N 120 N 120 N 120 N
preplace netloc AD9361_CTRL_dout_data_4 1 3 7 27660 800 N 800 30910 260 N 260 N 260 N 260 33000
preplace netloc AD9361_CTRL_dout_data_5 1 3 7 27690 870 28470 880 30920 270 N 270 N 270 N 270 32990
preplace netloc mqc_t_0_odata_buff_0 1 1 9 4800 340 N 340 N 340 N 340 N 340 N 340 N 340 N 340 32940
preplace netloc mqc_t_0_odata_buff_1 1 1 9 4810 350 N 350 N 350 N 350 N 350 N 350 N 350 N 350 32930
preplace netloc IP_sync_0_sync_odat_re 1 4 5 28560 470 N 470 N 470 N 470 32500
preplace netloc IP_sync_0_sync_odat_im 1 4 5 28550 460 N 460 N 460 N 460 32510
preplace netloc mqc_t_0_oready_buff 1 3 7 27630 300 NJ 300 N 300 N 300 N 300 N 300 32980
preplace netloc IP_sync_0_sync_trh_hold 1 4 6 28480 180 N 180 N 180 N 180 N 180 NJ
preplace netloc xlconstant_0_dout 1 5 4 30930 890 N 890 N 890 32500
preplace netloc xlconcat_1_dout 1 6 3 N 980 N 980 32240
preplace netloc IP_sync_0_sync_vrf_oval 1 4 6 28450 80 NJ 80 NJ 80 N 80 N 80 NJ
preplace netloc IP_sync_0_sync_rdy_wr_buff 1 4 5 28530 710 NJ 710 NJ 710 31680 510 32480
preplace netloc AD9361_CTRL_clk_out1 1 2 8 5810 440 N 440 N 440 N 440 N 440 31730 440 32530 370 32970
preplace netloc Net 1 3 6 27620 430 NJ 430 NJ 430 NJ 430 31740 430 N
preplace netloc IP_sync_0_sync_osop_buff 1 4 5 28570 480 NJ 480 NJ 480 N 480 32490
preplace netloc IP_sync_0_sync_str_frame 1 4 6 28540 100 NJ 100 NJ 100 N 100 N 100 NJ
preplace netloc AXI_Peripheral_fifo_wr_xfer_req 1 2 7 5720J 700 NJ 700 NJ 700 NJ 700 NJ 700 31620 500 32490
preplace netloc IP_sync_0_sync_val_osop 1 4 6 28500 140 NJ 140 NJ 140 N 140 N 140 NJ
preplace netloc mqc_t_0_datac 1 7 3 31760 310 NJ 310 32960
preplace netloc mqc_t_0_dt 1 7 3 31770 330 NJ 330 32950
preplace netloc mqc_t_0_buff_r_addr 1 7 3 31750 320 NJ 320 32920
preplace netloc blk_mem_gen_0_doutb 1 7 2 31770 940 32330
preplace netloc xlconstant_1_dout 1 7 1 31720 650n
preplace netloc AXI_Peripheral_M00_AXI 1 2 7 5670 790 N 790 N 790 N 790 N 790 N 790 32430
preplace netloc AXI_Peripheral_M04_AXI 1 2 7 5710 840 N 840 N 840 N 840 N 840 31690 850 32460
preplace netloc AXI_Peripheral_M14_AXI 1 2 7 5810 860 N 860 N 860 N 860 N 860 31650 870 32220
preplace netloc AXI_Peripheral_M02_AXI 1 2 7 N 820 N 820 N 820 N 820 N 820 N 820 32420
preplace netloc AXI_Peripheral_M12_AXI 1 2 1 5690 200n
preplace netloc AXI_Peripheral_M03_AXI 1 2 7 5700 830 N 830 N 830 N 830 N 830 N 830 32340
preplace netloc AXI_Peripheral_M10_AXI 1 2 2 5810 980 N
preplace netloc AXI_Peripheral_M01_AXI 1 2 7 5670 810 N 810 N 810 N 810 N 810 N 810 32450
preplace netloc AXI_Peripheral_M06_AXI 1 2 7 5740 850 N 850 N 850 N 850 N 850 31670 860 32440
levelinfo -pg 1 -1390 4500 5480 27480 28296 30828 31166 31540 31900 32740 33630
pagesize -pg 1 -db -bbox -sgen -1600 -4680 33850 7500
"
}
{
   "da_axi4_cnt":"91",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"25"
}
