I rewrote the Verilog code from:
https://github.com/mozerpol/NotesFromLearning/tree/master/learningVerilog/JKflip-flop
for learinig purposes. Output from ModelSim: <br/>
![S](https://user-images.githubusercontent.com/43972902/143290340-ad987c2c-e7ed-48f7-8a9d-6201843f8a23.png)
