TRACE::2022-06-06.00:46:44::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:44::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:44::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:46:48::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:46:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.00:46:48::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-06-06.00:46:48::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker"
		}]
}
TRACE::2022-06-06.00:46:48::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-06-06.00:46:48::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-06-06.00:46:48::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker"
		}]
}
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:46:48::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:46:48::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:46:48::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:46:48::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:46:48::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:46:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:46:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:46:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:46:48::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:46:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.00:46:48::SCWMssOS::No sw design opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:46:48::SCWMssOS::mss does not exists at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:46:48::SCWMssOS::Creating sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:46:48::SCWMssOS::Adding the swdes entry, created swdb C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss with des name C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:46:48::SCWMssOS::updating the scw layer changes to swdes at   C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:46:48::SCWMssOS::Writing mss at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:46:48::SCWMssOS::Completed writing the mss file at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.00:46:48::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-06.00:46:48::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-06.00:46:48::SCWMssOS::Completed writing the mss file at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.00:46:48::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-06-06.00:47:05::SCWMssOS::Saving the mss changes C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.00:47:05::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-06.00:47:05::SCWMssOS::Could not open the swdb for C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2022-06-06.00:47:05::SCWMssOS::Could not open the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-06-06.00:47:05::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-06.00:47:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.00:47:05::SCWMssOS::Writing the mss file completed C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:05::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:05::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:05::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:05::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:05::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:05::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:05::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:05::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:05::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-06.00:47:05::SCWPlatform::Started generating the artifacts platform nexys7_solar_tracker
TRACE::2022-06-06.00:47:05::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.00:47:05::SCWPlatform::Started generating the artifacts for system configuration nexys7_solar_tracker
LOG::2022-06-06.00:47:05::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-06.00:47:05::SCWSystem::Not a boot domain 
LOG::2022-06-06.00:47:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-06.00:47:05::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.00:47:05::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.00:47:05::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:05::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:05::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:05::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::Completed writing the mss file at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.00:47:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.00:47:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.00:47:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-06.00:47:05::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-06.00:47:05::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.00:47:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.00:47:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.00:47:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-06.00:47:05::SCWSystem::Completed Processing the sysconfig nexys7_solar_tracker
LOG::2022-06-06.00:47:05::SCWPlatform::Completed generating the artifacts for system configuration nexys7_solar_tracker
TRACE::2022-06-06.00:47:05::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.00:47:05::SCWSystem::Writing the bif file for system config nexys7_solar_tracker
TRACE::2022-06-06.00:47:05::SCWSystem::dir created 
TRACE::2022-06-06.00:47:05::SCWSystem::Writing the bif 
TRACE::2022-06-06.00:47:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.00:47:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.00:47:05::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.00:47:05::SCWMssOS::Saving the mss changes C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.00:47:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.00:47:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:05::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:05::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:05::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:05::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:05::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:05::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:05::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:05::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:05::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:05::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.00:47:05::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::Saving the mss changes C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.00:47:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.00:47:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::Saving the mss changes C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.00:47:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.00:47:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-06.00:47:06::SCWMssOS::Saving the mss changes C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.00:47:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.00:47:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:06::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.00:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:06::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:06::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:06::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-06.00:47:07::SCWPlatform::Clearing the existing platform
TRACE::2022-06-06.00:47:07::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-06.00:47:07::SCWMssOS::Removing the swdes entry for  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWSystem::Clearing the domains completed.
TRACE::2022-06-06.00:47:07::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform location is C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:07::SCWPlatform::Removing the HwDB with name C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.00:47:07::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWReader::Active system found as  nexys7_solar_tracker
TRACE::2022-06-06.00:47:07::SCWReader::Handling sysconfig nexys7_solar_tracker
TRACE::2022-06-06.00:47:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:07::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.00:47:07::SCWMssOS::No sw design opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWMssOS::mss exists loading the mss file  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWMssOS::Opened the sw design from mss  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWMssOS::Adding the swdes entry C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.00:47:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.00:47:07::SCWMssOS::Opened the sw design.  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWMssOS::Saving the mss changes C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.00:47:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.00:47:07::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.00:47:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.00:47:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:47:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:07::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:07::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:07::SCWReader::No isolation master present  
LOG::2022-06-06.00:47:17::SCWPlatform::Started generating the artifacts platform nexys7_solar_tracker
TRACE::2022-06-06.00:47:17::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.00:47:17::SCWPlatform::Started generating the artifacts for system configuration nexys7_solar_tracker
LOG::2022-06-06.00:47:17::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-06.00:47:17::SCWSystem::Not a boot domain 
LOG::2022-06-06.00:47:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-06.00:47:17::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.00:47:17::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.00:47:17::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.00:47:17::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:17::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:17::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:17::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:47:17::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:47:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:47:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:47:17::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:47:17::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:17::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:47:17::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:17::SCWMssOS::Completed writing the mss file at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.00:47:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:47:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.00:47:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.00:47:17::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-06.00:47:17::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.00:47:17::SCWMssOS::System Command Ran  C: & cd  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-06.00:47:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.00:47:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.00:47:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:47:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:47:18::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:47:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.00:47:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:47:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:47:18::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:47:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.00:47:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:47:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:47:18::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:47:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.00:47:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:47:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:47:18::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:47:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.00:47:18::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:47:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:47:18::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:47:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-06.00:47:19::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.00:47:19::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-06.00:47:19::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-06.00:47:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-06.00:47:19::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.00:47:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-06.00:47:19::SCWMssOS::ll -Wextra"

TRACE::2022-06-06.00:47:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.00:47:19::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.00:47:19::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.00:47:19::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.00:47:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-06.00:47:19::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.00:47:19::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.00:47:19::SCWMssOS::Wextra"

TRACE::2022-06-06.00:47:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-06.00:47:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.00:47:19::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-06.00:47:19::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-06.00:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-06.00:47:20::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.00:47:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.00:47:20::SCWMssOS::l -Wextra"

TRACE::2022-06-06.00:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.00:47:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.00:47:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.00:47:20::SCWMssOS::l -Wextra"

TRACE::2022-06-06.00:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.00:47:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:47:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:47:20::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.00:47:20::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:47:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:47:20::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:47:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.00:47:21::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:47:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:47:21::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:47:21::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.00:47:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-06.00:47:23::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.00:47:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-06.00:47:23::SCWMssOS::ll -Wextra"

TRACE::2022-06-06.00:47:23::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-06.00:47:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-06.00:47:23::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:47:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:47:23::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:47:23::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-06.00:47:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.00:47:24::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:47:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:47:24::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:47:24::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-06.00:47:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-06.00:47:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-06.00:47:24::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-06.00:47:24::SCWMssOS::tra"

TRACE::2022-06-06.00:47:25::SCWMssOS::"Compiling PWM..."

ERROR::2022-06-06.00:47:25::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-06-06.00:47:25::SCWSystem::Error in Processing the domain standalone_domain
LOG::2022-06-06.00:50:07::SCWPlatform::Started generating the artifacts platform nexys7_solar_tracker
TRACE::2022-06-06.00:50:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.00:50:07::SCWPlatform::Started generating the artifacts for system configuration nexys7_solar_tracker
LOG::2022-06-06.00:50:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-06.00:50:07::SCWSystem::Not a boot domain 
LOG::2022-06-06.00:50:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-06.00:50:07::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.00:50:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.00:50:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.00:50:07::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:07::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:07::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:07::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:50:07::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:50:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:50:07::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:50:07::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:50:07::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:50:07::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:50:07::SCWMssOS::Completed writing the mss file at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.00:50:07::SCWMssOS::Mss edits present, copying mssfile into export location C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:50:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.00:50:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.00:50:07::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-06.00:50:07::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.00:50:07::SCWMssOS::System Command Ran  C: & cd  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-06-06.00:50:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:50:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:50:07::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:50:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:50:07::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:50:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:50:07::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:50:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:50:07::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:50:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:50:07::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.00:50:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-06.00:50:07::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.00:50:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-06.00:50:07::SCWMssOS::ll -Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.00:50:07::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.00:50:07::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.00:50:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-06.00:50:07::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.00:50:07::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.00:50:07::SCWMssOS::Wextra"

TRACE::2022-06-06.00:50:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-06.00:50:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.00:50:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-06.00:50:08::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-06.00:50:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-06.00:50:08::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.00:50:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.00:50:08::SCWMssOS::l -Wextra"

TRACE::2022-06-06.00:50:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.00:50:08::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.00:50:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.00:50:08::SCWMssOS::l -Wextra"

TRACE::2022-06-06.00:50:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.00:50:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:50:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:50:08::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:50:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.00:50:08::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:50:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:50:08::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:50:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.00:50:08::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:50:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:50:08::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:50:08::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.00:50:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-06.00:50:09::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.00:50:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-06.00:50:09::SCWMssOS::ll -Wextra"

TRACE::2022-06-06.00:50:09::SCWMssOS::"Compiling PmodENC544"

TRACE::2022-06-06.00:50:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-06.00:50:09::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:50:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:50:09::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:50:09::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-06-06.00:50:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.00:50:09::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:50:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:50:09::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:50:09::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-06.00:50:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-06.00:50:10::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-06-06.00:50:10::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-06-06.00:50:10::SCWMssOS::tra"

TRACE::2022-06-06.00:50:10::SCWMssOS::"Compiling PWM..."

TRACE::2022-06-06.00:50:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-06.00:50:11::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:50:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:50:11::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:50:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:50:11::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.00:50:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.00:50:11::SCWMssOS::-Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:50:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:50:11::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:50:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:50:11::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.00:50:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-06.00:50:11::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.00:50:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-06.00:50:11::SCWMssOS::ll -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.00:50:11::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.00:50:11::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_v1_0/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.00:50:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.00:50:11::SCWMssOS::Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.00:50:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-06.00:50:11::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.00:50:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.00:50:11::SCWMssOS::l -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.00:50:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.00:50:11::SCWMssOS::l -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.00:50:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.00:50:11::SCWMssOS::all -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:50:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:50:11::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.00:50:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.00:50:11::SCWMssOS::xtra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.00:50:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.00:50:11::SCWMssOS::xtra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.00:50:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.00:50:11::SCWMssOS::xtra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.00:50:11::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.00:50:11::SCWMssOS::extra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.00:50:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-06.00:50:11::SCWMssOS::ll -Wextra"

TRACE::2022-06-06.00:50:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2022-06-06.00:50:11::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.00:50:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.00:50:11::SCWMssOS::Wextra"

TRACE::2022-06-06.00:50:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.00:50:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.00:50:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.00:50:12::SCWMssOS::Wextra"

TRACE::2022-06-06.00:50:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.00:50:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.00:50:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.00:50:12::SCWMssOS:: -Wextra"

TRACE::2022-06-06.00:50:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.00:50:12::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.00:50:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.00:50:12::SCWMssOS::extra"

TRACE::2022-06-06.00:50:14::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-06-06.00:50:15::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-06.00:50:15::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.00:50:15::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-06.00:50:15::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-06.00:50:15::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-06.00:50:15::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-06.00:50:15::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xsysmon_g.o microblaze
TRACE::2022-06-06.00:50:15::SCWMssOS::_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartli
TRACE::2022-06-06.00:50:15::SCWMssOS::te_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o micro
TRACE::2022-06-06.00:50:15::SCWMssOS::blaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o m
TRACE::2022-06-06.00:50:15::SCWMssOS::icroblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xsysmon_intr.o mic
TRACE::2022-06-06.00:50:15::SCWMssOS::roblaze_0/lib/xgpio_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_r
TRACE::2022-06-06.00:50:15::SCWMssOS::ange.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_pr
TRACE::2022-06-06.00:50:15::SCWMssOS::intf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o mic
TRACE::2022-06-06.00:50:15::SCWMssOS::roblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xsysmon_
TRACE::2022-06-06.00:50:15::SCWMssOS::selftest.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_
TRACE::2022-06-06.00:50:15::SCWMssOS::0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xsysmon_sinit.o mi
TRACE::2022-06-06.00:50:15::SCWMssOS::croblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib
TRACE::2022-06-06.00:50:15::SCWMssOS::/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o micro
TRACE::2022-06-06.00:50:15::SCWMssOS::blaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o mi
TRACE::2022-06-06.00:50:15::SCWMssOS::croblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache
TRACE::2022-06-06.00:50:15::SCWMssOS::_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xintc_options.o microblaze_0
TRACE::2022-06-06.00:50:15::SCWMssOS::/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o m
TRACE::2022-06-06.00:50:15::SCWMssOS::icroblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/mi
TRACE::2022-06-06.00:50:15::SCWMssOS::croblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interr
TRACE::2022-06-06.00:50:15::SCWMssOS::upts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtm
TRACE::2022-06-06.00:50:15::SCWMssOS::rctr_stats.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xsysmon.o microbla
TRACE::2022-06-06.00:50:15::SCWMssOS::ze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-06.00:50:15::SCWMssOS::'Finished building libraries'

TRACE::2022-06-06.00:50:16::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.00:50:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.00:50:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.00:50:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-06.00:50:16::SCWSystem::Completed Processing the sysconfig nexys7_solar_tracker
LOG::2022-06-06.00:50:16::SCWPlatform::Completed generating the artifacts for system configuration nexys7_solar_tracker
TRACE::2022-06-06.00:50:16::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.00:50:16::SCWSystem::Writing the bif file for system config nexys7_solar_tracker
TRACE::2022-06-06.00:50:16::SCWSystem::dir created 
TRACE::2022-06-06.00:50:16::SCWSystem::Writing the bif 
TRACE::2022-06-06.00:50:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.00:50:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.00:50:16::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.00:50:16::SCWMssOS::Saving the mss changes C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:50:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.00:50:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.00:50:16::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.00:50:16::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:50:16::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:50:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:50:16::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:50:16::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:50:16::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:50:16::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:50:16::SCWWriter::formatted JSON is {
	"platformName":	"nexys7_solar_tracker",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"nexys7_solar_tracker",
	"platHandOff":	"C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"nexys7_solar_tracker",
	"systems":	[{
			"systemName":	"nexys7_solar_tracker",
			"systemDesc":	"nexys7_solar_tracker",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"nexys7_solar_tracker",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bf844f2b802e64d79e12582db223c477",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.00:50:16::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.00:50:16::SCWPlatform::Trying to open the hw design at C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform::DSA given C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform::DSA absoulate path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform::DSA directory C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw
TRACE::2022-06-06.00:50:16::SCWPlatform:: Platform Path C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/hw/nexysA7fpga.xsa
TRACE::2022-06-06.00:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.00:50:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.00:50:16::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.00:50:16::SCWMssOS::Checking the sw design at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.00:50:16::SCWMssOS::DEBUG:  swdes dump  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.00:50:16::SCWMssOS::Sw design exists and opened at  C:/vivado_vitis_workspace/ece544/final_project/repo/ECE-544-final-project/vitis_abhi/nexys7_solar_tracker/microblaze_0/standalone_domain/bsp/system.mss
