# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-8.10"
module \gen_test6
  attribute \src "dut.sv:1.31-1.32"
  wire width 4 output 1 \o
  connect \o [3] 1'0
  connect \o [2] 1'0
  connect \o [1] 1'0
  connect \o [0] 1'0
end
