`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:56 CST (Jun  3 2025 16:39:56 UTC)

module dut_LessThan_1U_4_4(in1, out1);
  input [8:0] in1;
  output out1;
  wire [8:0] in1;
  wire out1;
  wire gt_15_24_n_0, gt_15_24_n_1, n_9;
  NOR2BX1 g10(.AN (n_9), .B (in1[8]), .Y (out1));
  NAND3BXL gt_15_24_g129(.AN (in1[8]), .B (gt_15_24_n_1), .C
       (gt_15_24_n_0), .Y (n_9));
  NOR4X1 gt_15_24_g130(.A (in1[7]), .B (in1[6]), .C (in1[5]), .D
       (in1[4]), .Y (gt_15_24_n_1));
  NOR4X1 gt_15_24_g131(.A (in1[3]), .B (in1[2]), .C (in1[1]), .D
       (in1[0]), .Y (gt_15_24_n_0));
endmodule


