{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541095913930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541095913931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  1 15:11:53 2018 " "Processing started: Thu Nov  1 15:11:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541095913931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541095913931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S4PU-16 -c S4PU-16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S4PU-16 -c S4PU-16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541095913932 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541095914192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU_Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU_Datapath-operative_v0 " "Found design unit 1: S4PU_Datapath-operative_v0" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914704 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU_Datapath " "Found entity 1: S4PU_Datapath" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/combinatorial/Multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/combinatorial/Multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-vectorial " "Found design unit 1: Multiplexer-vectorial" {  } { { "vhdl/combinatorial/Multiplexer.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "vhdl/combinatorial/Multiplexer.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sequential/Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sequential/Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-canonical " "Found design unit 1: Reg-canonical" {  } { { "vhdl/sequential/Reg.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "vhdl/sequential/Reg.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/combinatorial/ALU_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/combinatorial/ALU_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16-parallel " "Found design unit 1: ALU_16-parallel" {  } { { "vhdl/combinatorial/ALU_16.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16 " "Found entity 1: ALU_16" {  } { { "vhdl/combinatorial/ALU_16.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sequential/LIFO_Stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sequential/LIFO_Stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIFO_Stack-altera_onchip " "Found design unit 1: LIFO_Stack-altera_onchip" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914709 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIFO_Stack " "Found entity 1: LIFO_Stack" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic/onchip_ram/onchip_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file magic/onchip_ram/onchip_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_ram-SYN " "Found design unit 1: onchip_ram-SYN" {  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914710 ""} { "Info" "ISGN_ENTITY_NAME" "1 onchip_ram " "Found entity 1: onchip_ram" {  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU_Control-fsm_v0 " "Found design unit 1: S4PU_Control-fsm_v0" {  } { { "vhdl/s4pu/S4PU_Control.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914711 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU_Control " "Found entity 1: S4PU_Control" {  } { { "vhdl/s4pu/S4PU_Control.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU-composite " "Found design unit 1: S4PU-composite" {  } { { "vhdl/s4pu/S4PU.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914712 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU " "Found entity 1: S4PU" {  } { { "vhdl/s4pu/S4PU.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU_Daughterboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Daughterboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU_Daughterboard-embedded_v0 " "Found design unit 1: S4PU_Daughterboard-embedded_v0" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914713 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU_Daughterboard " "Found entity 1: S4PU_Daughterboard" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic/main_ram/main_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file magic/main_ram/main_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_ram-SYN " "Found design unit 1: main_ram-SYN" {  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914714 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_ram " "Found entity 1: main_ram" {  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic/prog_rom/prog_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file magic/prog_rom/prog_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_rom-SYN " "Found design unit 1: prog_rom-SYN" {  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914715 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_rom " "Found entity 1: prog_rom" {  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/DE2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/DE2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2-nios2_computer " "Found design unit 1: DE2-nios2_computer" {  } { { "vhdl/DE2.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914716 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DE2-stack_computer " "Found design unit 2: DE2-stack_computer" {  } { { "vhdl/DE2.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914716 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2 " "Found entity 1: DE2" {  } { { "vhdl/DE2.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095914716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095914716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2 " "Elaborating entity \"DE2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541095914804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read DE2.vhd(72) " "Verilog HDL or VHDL warning at DE2.vhd(72): object \"read\" assigned a value but never read" {  } { { "vhdl/DE2.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541095914806 "|DE2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address DE2.vhd(73) " "Verilog HDL or VHDL warning at DE2.vhd(73): object \"address\" assigned a value but never read" {  } { { "vhdl/DE2.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541095914806 "|DE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU_Daughterboard S4PU_Daughterboard:U0 " "Elaborating entity \"S4PU_Daughterboard\" for hierarchy \"S4PU_Daughterboard:U0\"" {  } { { "vhdl/DE2.vhd" "U0" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU S4PU_Daughterboard:U0\|S4PU:CPU " "Elaborating entity \"S4PU\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\"" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "CPU" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU_Control S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Control:CONTROL_BLOCK " "Elaborating entity \"S4PU_Control\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Control:CONTROL_BLOCK\"" {  } { { "vhdl/s4pu/S4PU.vhd" "CONTROL_BLOCK" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU_Datapath S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK " "Elaborating entity \"S4PU_Datapath\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\"" {  } { { "vhdl/s4pu/S4PU.vhd" "OPERATIVE_BLOCK" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_overflow_sig S4PU_Datapath.vhd(136) " "Verilog HDL or VHDL warning at S4PU_Datapath.vhd(136): object \"alu_overflow_sig\" assigned a value but never read" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541095914901 "|DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16 S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|ALU_16:ALU " "Elaborating entity \"ALU_16\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|ALU_16:ALU\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "ALU" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_ALU_A " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_ALU_A\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "MUX_ALU_A" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Reg:TOS_REG " "Elaborating entity \"Reg\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Reg:TOS_REG\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "TOS_REG" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIFO_Stack S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK " "Elaborating entity \"LIFO_Stack\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "DATA_STACK" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_ram S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY " "Elaborating entity \"onchip_ram\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "MEMORY" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095914975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/onchip_ram/onchip_ram.vhd" "altsyncram_component" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915133 ""}  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541095915133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsa1 " "Found entity 1: altsyncram_vsa1" {  } { { "db/altsyncram_vsa1.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_vsa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095915187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095915187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsa1 S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\|altsyncram_vsa1:auto_generated " "Elaborating entity \"altsyncram_vsa1\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\|altsyncram_vsa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Reg:TOS_POINTER_REG " "Elaborating entity \"Reg\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Reg:TOS_POINTER_REG\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "TOS_POINTER_REG" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_TOSP " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_TOSP\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "MUX_TOSP" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_ADDR " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_ADDR\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "MUX_ADDR" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_DS_IN " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U0\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_DS_IN\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "MUX_DS_IN" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_ram S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY " "Elaborating entity \"main_ram\" for hierarchy \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\"" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "MAIN_MEMORY" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/main_ram/main_ram.vhd" "altsyncram_component" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915348 ""}  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541095915348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095915404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095915404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095915507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095915507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:decode3 " "Elaborating entity \"decode_4oa\" for hierarchy \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:decode3\"" {  } { { "db/altsyncram_l1b1.tdf" "decode3" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_l1b1.tdf" "deep_decode" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095915562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095915562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|mux_3kb:mux2 " "Elaborating entity \"mux_3kb\" for hierarchy \"S4PU_Daughterboard:U0\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_l1b1.tdf" "mux2" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_rom S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY " "Elaborating entity \"prog_rom\" for hierarchy \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\"" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "PROGRAM_MEMORY" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/prog_rom/prog_rom.vhd" "altsyncram_component" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memory/prog.mif " "Parameter \"init_file\" = \"../memory/prog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915609 ""}  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541095915609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ka1 " "Found entity 1: altsyncram_8ka1" {  } { { "db/altsyncram_8ka1.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_8ka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095915657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095915657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ka1 S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated " "Elaborating entity \"altsyncram_8ka1\" for hierarchy \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gt92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gt92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gt92 " "Found entity 1: altsyncram_gt92" {  } { { "db/altsyncram_gt92.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_gt92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541095915707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541095915707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gt92 S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|altsyncram_gt92:altsyncram1 " "Elaborating entity \"altsyncram_gt92\" for hierarchy \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|altsyncram_gt92:altsyncram1\"" {  } { { "db/altsyncram_8ka1.tdf" "altsyncram1" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_8ka1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8ka1.tdf" "mgl_prim2" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_8ka1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8ka1.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_8ka1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347571527 " "Parameter \"NODE_NAME\" = \"1347571527\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915846 ""}  } { { "db/altsyncram_8ka1.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_8ka1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541095915846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"S4PU_Daughterboard:U0\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_8ka1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541095915871 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541095920853 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541095920853 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541095920911 "|DE2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541095920911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541095921658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541095921658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1130 " "Implemented 1130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541095921865 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541095921865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "979 " "Implemented 979 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541095921865 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541095921865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541095921865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541095921893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  1 15:12:01 2018 " "Processing ended: Thu Nov  1 15:12:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541095921893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541095921893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541095921893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541095921893 ""}
