

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_73_2'
================================================================
* Date:           Sun Nov 13 20:47:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Big_Data_Ser
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.60 ns|  5.548 ns|     2.05 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_2  |        ?|        ?|       172|         20|         20|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 173


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 173
* Pipeline : 1
  Pipeline-0 : II = 20, D = 173, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%idx273 = alloca i32 1"   --->   Operation 175 'alloca' 'idx273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%col_idx_V = alloca i32 1"   --->   Operation 176 'alloca' 'col_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 177 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 660000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 179 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 180 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sub_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %sub"   --->   Operation 181 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%next_col_idx_V_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %next_col_idx_V"   --->   Operation 182 'read' 'next_col_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.58ns)   --->   "%store_ln0 = store i28 0, i28 %i"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %next_col_idx_V_read, i3 %col_idx_V"   --->   Operation 184 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %idx273"   --->   Operation 185 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 186 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%i_load = load i28 %i" [Big_Data_Ser/top.cpp:73]   --->   Operation 187 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%i_cast = zext i28 %i_load" [Big_Data_Ser/top.cpp:73]   --->   Operation 188 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (2.46ns)   --->   "%icmp_ln73 = icmp_slt  i29 %i_cast, i29 %sub_read" [Big_Data_Ser/top.cpp:73]   --->   Operation 190 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (2.43ns)   --->   "%add_ln73 = add i28 %i_load, i28 1" [Big_Data_Ser/top.cpp:73]   --->   Operation 191 'add' 'add_ln73' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.end244.loopexit.exitStub, void %for.body.split" [Big_Data_Ser/top.cpp:73]   --->   Operation 192 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%idx273_load_1 = load i31 %idx273" [Big_Data_Ser/top.cpp:71]   --->   Operation 193 'load' 'idx273_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i31 %idx273_load_1" [Big_Data_Ser/top.cpp:73]   --->   Operation 194 'zext' 'zext_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (3.52ns)   --->   "%cur_src = add i64 %zext_ln73, i64 %src_buff_read" [Big_Data_Ser/top.cpp:71]   --->   Operation 195 'add' 'cur_src' <Predicate = (icmp_ln73)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %cur_src" [Big_Data_Ser/top.cpp:79]   --->   Operation 196 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (2.52ns)   --->   "%add_ln82 = add i31 %idx273_load_1, i31 13" [Big_Data_Ser/top.cpp:82]   --->   Operation 197 'add' 'add_ln82' <Predicate = (icmp_ln73)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (1.58ns)   --->   "%store_ln73 = store i28 %add_ln73, i28 %i" [Big_Data_Ser/top.cpp:73]   --->   Operation 198 'store' 'store_ln73' <Predicate = (icmp_ln73)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 199 [7/7] (5.54ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:79]   --->   Operation 199 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i31 %add_ln82" [Big_Data_Ser/top.cpp:82]   --->   Operation 200 'zext' 'zext_ln82' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (3.52ns)   --->   "%add_ln82_1 = add i64 %zext_ln82, i64 %src_buff_read" [Big_Data_Ser/top.cpp:82]   --->   Operation 201 'add' 'add_ln82_1' <Predicate = (icmp_ln73)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln82_1" [Big_Data_Ser/top.cpp:82]   --->   Operation 202 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 203 [6/7] (5.54ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:79]   --->   Operation 203 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 204 [7/7] (5.54ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [Big_Data_Ser/top.cpp:82]   --->   Operation 204 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 205 [5/7] (5.54ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:79]   --->   Operation 205 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 206 [6/7] (5.54ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [Big_Data_Ser/top.cpp:82]   --->   Operation 206 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 207 [4/7] (5.54ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:79]   --->   Operation 207 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 208 [5/7] (5.54ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [Big_Data_Ser/top.cpp:82]   --->   Operation 208 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.54>
ST_7 : Operation 209 [3/7] (5.54ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:79]   --->   Operation 209 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 210 [4/7] (5.54ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [Big_Data_Ser/top.cpp:82]   --->   Operation 210 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 211 [2/7] (5.54ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:79]   --->   Operation 211 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 212 [3/7] (5.54ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [Big_Data_Ser/top.cpp:82]   --->   Operation 212 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.54>
ST_9 : Operation 213 [1/7] (5.54ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:79]   --->   Operation 213 'readreq' 'gmem_load_3_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 214 [2/7] (5.54ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [Big_Data_Ser/top.cpp:82]   --->   Operation 214 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.54>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%col_idx_V_load = load i3 %col_idx_V"   --->   Operation 215 'load' 'col_idx_V_load' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %idx273_load_1, i31 3" [Big_Data_Ser/top.cpp:71]   --->   Operation 216 'add' 'add_ln71' <Predicate = (icmp_ln73)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (5.54ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr" [Big_Data_Ser/top.cpp:79]   --->   Operation 217 'read' 'gmem_addr_read' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%type = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %gmem_addr_read, i32 4, i32 7"   --->   Operation 218 'partselect' 'type' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%valB = trunc i8 %gmem_addr_read"   --->   Operation 219 'trunc' 'valB' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 220 [1/7] (5.54ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [Big_Data_Ser/top.cpp:82]   --->   Operation 220 'readreq' 'gmem_load_4_req' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i3 %col_idx_V_load"   --->   Operation 221 'zext' 'zext_ln587' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%ptr_col2_addr = getelementptr i32 %ptr_col2, i64 0, i64 %zext_ln587"   --->   Operation 222 'getelementptr' 'ptr_col2_addr' <Predicate = (icmp_ln73 & type == 5)> <Delay = 0.00>
ST_10 : Operation 223 [2/2] (2.32ns)   --->   "%ptr_col2_load = load i3 %ptr_col2_addr" [Big_Data_Ser/top.cpp:107]   --->   Operation 223 'load' 'ptr_col2_load' <Predicate = (icmp_ln73 & type == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln120 = br void %if.end239" [Big_Data_Ser/top.cpp:120]   --->   Operation 224 'br' 'br_ln120' <Predicate = (icmp_ln73 & type == 5)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%ptr_col_addr = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587"   --->   Operation 225 'getelementptr' 'ptr_col_addr' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 0.00>
ST_10 : Operation 226 [2/2] (2.32ns)   --->   "%ptr_col_load = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:93]   --->   Operation 226 'load' 'ptr_col_load' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc242"   --->   Operation 227 'br' 'br_ln0' <Predicate = (icmp_ln73 & type != 3 & type != 1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.54>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i31 %add_ln71" [Big_Data_Ser/top.cpp:71]   --->   Operation 228 'zext' 'zext_ln71' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (3.52ns)   --->   "%add_ln71_1 = add i64 %zext_ln71, i64 %src_buff_read" [Big_Data_Ser/top.cpp:71]   --->   Operation 229 'add' 'add_ln71_1' <Predicate = (icmp_ln73)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (5.54ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_1" [Big_Data_Ser/top.cpp:82]   --->   Operation 230 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln73)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%next_col_idx_V_1 = trunc i8 %gmem_addr_1_read"   --->   Operation 231 'trunc' 'next_col_idx_V_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.95ns)   --->   "%switch_ln89 = switch i4 %type, void %if.end239, i4 3, void %for.inc, i4 1, void %for.inc, i4 5, void %for.body144" [Big_Data_Ser/top.cpp:89]   --->   Operation 232 'switch' 'switch_ln89' <Predicate = (icmp_ln73)> <Delay = 0.95>
ST_11 : Operation 233 [1/1] (1.30ns)   --->   "%icmp_ln1077 = icmp_eq  i4 %valB, i4 0"   --->   Operation 233 'icmp' 'icmp_ln1077' <Predicate = (icmp_ln73 & type == 5)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/2] (2.32ns)   --->   "%ptr_col2_load = load i3 %ptr_col2_addr" [Big_Data_Ser/top.cpp:107]   --->   Operation 234 'load' 'ptr_col2_load' <Predicate = (icmp_ln73 & type == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1077, void %for.inc170, void %if.then146" [Big_Data_Ser/top.cpp:103]   --->   Operation 235 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%idx273_load_2 = load i31 %idx273" [Big_Data_Ser/top.cpp:104]   --->   Operation 236 'load' 'idx273_load_2' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (2.52ns)   --->   "%add_ln104 = add i31 %idx273_load_2, i31 10" [Big_Data_Ser/top.cpp:104]   --->   Operation 237 'add' 'add_ln104' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %gmem_addr_read, i32 1, i32 3"   --->   Operation 238 'partselect' 'tmp' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (1.13ns)   --->   "%icmp_ln1077_1 = icmp_eq  i3 %tmp, i3 0"   --->   Operation 239 'icmp' 'icmp_ln1077_1' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1077_1, void %for.inc170.1, void %if.then146" [Big_Data_Ser/top.cpp:103]   --->   Operation 240 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (1.30ns)   --->   "%icmp_ln1077_2 = icmp_ult  i4 %valB, i4 3"   --->   Operation 241 'icmp' 'icmp_ln1077_2' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1077_2, void %for.inc170.2, void %if.then146" [Big_Data_Ser/top.cpp:103]   --->   Operation 242 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %gmem_addr_read, i32 2, i32 3"   --->   Operation 243 'partselect' 'tmp_1' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.95ns)   --->   "%icmp_ln1077_3 = icmp_eq  i2 %tmp_1, i2 0"   --->   Operation 244 'icmp' 'icmp_ln1077_3' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1077_3, void %for.inc170.3, void %if.then146" [Big_Data_Ser/top.cpp:103]   --->   Operation 245 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (1.30ns)   --->   "%icmp_ln1077_4 = icmp_ult  i4 %valB, i4 5"   --->   Operation 246 'icmp' 'icmp_ln1077_4' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1077_4, void %for.inc170.4, void %if.then146" [Big_Data_Ser/top.cpp:103]   --->   Operation 247 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (1.30ns)   --->   "%icmp_ln1077_5 = icmp_ult  i4 %valB, i4 6"   --->   Operation 248 'icmp' 'icmp_ln1077_5' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1077_5, void %for.inc170.5, void %if.then146" [Big_Data_Ser/top.cpp:103]   --->   Operation 249 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (1.30ns)   --->   "%icmp_ln1077_6 = icmp_ult  i4 %valB, i4 7"   --->   Operation 250 'icmp' 'icmp_ln1077_6' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln1077_6, void %for.inc170.6, void %if.then146" [Big_Data_Ser/top.cpp:103]   --->   Operation 251 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %gmem_addr_read, i32 3"   --->   Operation 252 'bitselect' 'tmp_2' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp_2, void %if.then146, void %for.inc170.7" [Big_Data_Ser/top.cpp:103]   --->   Operation 253 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i8 %gmem, i64 %add_ln71_1" [Big_Data_Ser/top.cpp:104]   --->   Operation 254 'getelementptr' 'gmem_addr_18' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln71_1" [Big_Data_Ser/top.cpp:93]   --->   Operation 255 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 0.00>
ST_11 : Operation 256 [1/2] (2.32ns)   --->   "%ptr_col_load = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:93]   --->   Operation 256 'load' 'ptr_col_load' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%idx273_load = load i31 %idx273" [Big_Data_Ser/top.cpp:122]   --->   Operation 257 'load' 'idx273_load' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (2.52ns)   --->   "%add_ln122 = add i31 %idx273_load, i31 11" [Big_Data_Ser/top.cpp:122]   --->   Operation 258 'add' 'add_ln122' <Predicate = (icmp_ln73)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (1.58ns)   --->   "%store_ln73 = store i31 %add_ln122, i31 %idx273" [Big_Data_Ser/top.cpp:73]   --->   Operation 259 'store' 'store_ln73' <Predicate = (icmp_ln73)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 4.87>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 20, i32 0, i32 0, i32 0, void @empty_0" [Big_Data_Ser/top.cpp:75]   --->   Operation 260 'specpipeline' 'specpipeline_ln75' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Big_Data_Ser/top.cpp:71]   --->   Operation 261 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %valB" [Big_Data_Ser/top.cpp:107]   --->   Operation 262 'zext' 'zext_ln107' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i31 %add_ln104" [Big_Data_Ser/top.cpp:104]   --->   Operation 263 'zext' 'zext_ln104' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (3.52ns)   --->   "%add_ln104_1 = add i64 %zext_ln104, i64 %src_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 264 'add' 'add_ln104_1' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i8 %gmem, i64 %add_ln104_1" [Big_Data_Ser/top.cpp:104]   --->   Operation 265 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.end173" [Big_Data_Ser/top.cpp:103]   --->   Operation 266 'br' 'br_ln103' <Predicate = (icmp_ln73 & type == 5 & !tmp_2) | (icmp_ln73 & type == 5 & icmp_ln1077_6) | (icmp_ln73 & type == 5 & icmp_ln1077_5) | (icmp_ln73 & type == 5 & icmp_ln1077_4) | (icmp_ln73 & type == 5 & icmp_ln1077_3) | (icmp_ln73 & type == 5 & icmp_ln1077_2) | (icmp_ln73 & type == 5 & icmp_ln1077_1) | (icmp_ln73 & type == 5 & icmp_ln1077)> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%col_idx_V_load_1 = load i3 %col_idx_V"   --->   Operation 267 'load' 'col_idx_V_load_1' <Predicate = (icmp_ln73 & type == 5)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (2.55ns)   --->   "%add_ln107 = add i32 %ptr_col2_load, i32 %zext_ln107" [Big_Data_Ser/top.cpp:107]   --->   Operation 268 'add' 'add_ln107' <Predicate = (icmp_ln73 & type == 5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (2.32ns)   --->   "%store_ln107 = store i32 %add_ln107, i3 %ptr_col2_addr" [Big_Data_Ser/top.cpp:107]   --->   Operation 269 'store' 'store_ln107' <Predicate = (icmp_ln73 & type == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 270 [1/1] (1.13ns)   --->   "%icmp_ln1069 = icmp_eq  i3 %next_col_idx_V_1, i3 %col_idx_V_load_1"   --->   Operation 270 'icmp' 'icmp_ln1069' <Predicate = (icmp_ln73 & type == 5)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln1069, void %if.then181, void %if.end238" [Big_Data_Ser/top.cpp:109]   --->   Operation 271 'br' 'br_ln109' <Predicate = (icmp_ln73 & type == 5)> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%ptr_col_addr_1 = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:112]   --->   Operation 272 'getelementptr' 'ptr_col_addr_1' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_12 : Operation 273 [2/2] (2.32ns)   --->   "%ptr_col_load_1 = load i3 %ptr_col_addr_1" [Big_Data_Ser/top.cpp:112]   --->   Operation 273 'load' 'ptr_col_load_1' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1069)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 274 [1/1] (2.55ns)   --->   "%add_ln96 = add i32 %ptr_col_load, i32 8" [Big_Data_Ser/top.cpp:96]   --->   Operation 274 'add' 'add_ln96' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (2.32ns)   --->   "%store_ln96 = store i32 %add_ln96, i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:96]   --->   Operation 275 'store' 'store_ln96' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 276 [1/1] (1.58ns)   --->   "%store_ln73 = store i3 %next_col_idx_V_1, i3 %col_idx_V" [Big_Data_Ser/top.cpp:73]   --->   Operation 276 'store' 'store_ln73' <Predicate = (icmp_ln73)> <Delay = 1.58>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body" [Big_Data_Ser/top.cpp:73]   --->   Operation 277 'br' 'br_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.54>
ST_13 : Operation 278 [7/7] (5.54ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 278 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 279 [1/2] (2.32ns)   --->   "%ptr_col_load_1 = load i3 %ptr_col_addr_1" [Big_Data_Ser/top.cpp:112]   --->   Operation 279 'load' 'ptr_col_load_1' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1069)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 280 [7/7] (5.54ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 8" [Big_Data_Ser/top.cpp:93]   --->   Operation 280 'readreq' 'empty' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.54>
ST_14 : Operation 281 [6/7] (5.54ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 281 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 282 [1/1] (2.55ns)   --->   "%add_ln118 = add i32 %ptr_col_load_1, i32 4" [Big_Data_Ser/top.cpp:118]   --->   Operation 282 'add' 'add_ln118' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1069)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (2.32ns)   --->   "%store_ln118 = store i32 %add_ln118, i3 %ptr_col_addr_1" [Big_Data_Ser/top.cpp:118]   --->   Operation 283 'store' 'store_ln118' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1069)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 284 [6/7] (5.54ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 8" [Big_Data_Ser/top.cpp:93]   --->   Operation 284 'readreq' 'empty' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.54>
ST_15 : Operation 285 [5/7] (5.54ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 285 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 286 [5/7] (5.54ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 8" [Big_Data_Ser/top.cpp:93]   --->   Operation 286 'readreq' 'empty' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.54>
ST_16 : Operation 287 [4/7] (5.54ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 287 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 288 [4/7] (5.54ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 8" [Big_Data_Ser/top.cpp:93]   --->   Operation 288 'readreq' 'empty' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.54>
ST_17 : Operation 289 [3/7] (5.54ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 289 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 290 [3/7] (5.54ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 8" [Big_Data_Ser/top.cpp:93]   --->   Operation 290 'readreq' 'empty' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.54>
ST_18 : Operation 291 [2/7] (5.54ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 291 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 292 [2/7] (5.54ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 8" [Big_Data_Ser/top.cpp:93]   --->   Operation 292 'readreq' 'empty' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.54>
ST_19 : Operation 293 [1/7] (5.54ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 293 'readreq' 'gmem_load_5_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 294 [1/7] (5.54ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 8" [Big_Data_Ser/top.cpp:93]   --->   Operation 294 'readreq' 'empty' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 5.54>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i32 %ptr_col2_load" [Big_Data_Ser/top.cpp:107]   --->   Operation 295 'sext' 'sext_ln107' <Predicate = (icmp_ln73 & type == 5)> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (5.54ns)   --->   "%gmem_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_4" [Big_Data_Ser/top.cpp:104]   --->   Operation 296 'read' 'gmem_addr_4_read' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 297 [1/1] (3.52ns)   --->   "%add_ln104_2 = add i64 %sext_ln107, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 297 'add' 'add_ln104_2' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i8 %gmem, i64 %add_ln104_2" [Big_Data_Ser/top.cpp:104]   --->   Operation 298 'getelementptr' 'gmem_addr_5' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (5.54ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 299 'read' 'gmem_addr_2_read' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 5.54>
ST_21 : Operation 300 [1/1] (5.54ns)   --->   "%gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_5, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 300 'writereq' 'gmem_addr_10_req' <Predicate = (icmp_ln73 & type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 301 [1/1] (5.54ns)   --->   "%gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 301 'read' 'gmem_addr_2_read_1' <Predicate = (icmp_ln73 & type == 1) | (icmp_ln73 & type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 5.54>
ST_22 : Operation 302 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_5, i8 %gmem_addr_4_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 302 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 303 [1/1] (5.54ns)   --->   "%gmem_addr_2_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 303 'read' 'gmem_addr_2_read_2' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.54>
ST_23 : Operation 304 [5/5] (5.54ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:104]   --->   Operation 304 'writeresp' 'gmem_addr_10_resp' <Predicate = (type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 305 [1/1] (5.54ns)   --->   "%gmem_addr_2_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 305 'read' 'gmem_addr_2_read_3' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 5.54>
ST_24 : Operation 306 [4/5] (5.54ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:104]   --->   Operation 306 'writeresp' 'gmem_addr_10_resp' <Predicate = (type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 307 [1/1] (5.54ns)   --->   "%gmem_addr_2_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 307 'read' 'gmem_addr_2_read_4' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 5.54>
ST_25 : Operation 308 [3/5] (5.54ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:104]   --->   Operation 308 'writeresp' 'gmem_addr_10_resp' <Predicate = (type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 309 [1/1] (5.54ns)   --->   "%gmem_addr_2_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 309 'read' 'gmem_addr_2_read_5' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 5.54>
ST_26 : Operation 310 [2/5] (5.54ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:104]   --->   Operation 310 'writeresp' 'gmem_addr_10_resp' <Predicate = (type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 311 [1/1] (2.52ns)   --->   "%add_ln104_3 = add i31 %idx273_load_2, i31 9" [Big_Data_Ser/top.cpp:104]   --->   Operation 311 'add' 'add_ln104_3' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 312 [1/1] (5.54ns)   --->   "%gmem_addr_2_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 312 'read' 'gmem_addr_2_read_6' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.54>
ST_27 : Operation 313 [1/5] (5.54ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:104]   --->   Operation 313 'writeresp' 'gmem_addr_10_resp' <Predicate = (type == 5 & !icmp_ln1077)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i31 %add_ln104_3" [Big_Data_Ser/top.cpp:104]   --->   Operation 314 'zext' 'zext_ln104_1' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (3.52ns)   --->   "%add_ln104_4 = add i64 %zext_ln104_1, i64 %src_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 315 'add' 'add_ln104_4' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i8 %gmem, i64 %add_ln104_4" [Big_Data_Ser/top.cpp:104]   --->   Operation 316 'getelementptr' 'gmem_addr_6' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 0.00>
ST_27 : Operation 317 [1/1] (5.54ns)   --->   "%gmem_addr_2_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:93]   --->   Operation 317 'read' 'gmem_addr_2_read_7' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i32 %ptr_col_load" [Big_Data_Ser/top.cpp:93]   --->   Operation 318 'sext' 'sext_ln93' <Predicate = (type == 1) | (type == 3)> <Delay = 0.00>
ST_27 : Operation 319 [1/1] (3.52ns)   --->   "%add_ln93 = add i64 %sext_ln93, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:93]   --->   Operation 319 'add' 'add_ln93' <Predicate = (type == 1) | (type == 3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln93" [Big_Data_Ser/top.cpp:91]   --->   Operation 320 'getelementptr' 'gmem_addr_3' <Predicate = (type == 1) | (type == 3)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 5.54>
ST_28 : Operation 321 [7/7] (5.54ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 321 'readreq' 'gmem_load_6_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 322 [1/1] (5.54ns)   --->   "%empty_24 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_3, i32 8" [Big_Data_Ser/top.cpp:91]   --->   Operation 322 'writereq' 'empty_24' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 5.54>
ST_29 : Operation 323 [6/7] (5.54ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 323 'readreq' 'gmem_load_6_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 324 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read_7, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 324 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 5.54>
ST_30 : Operation 325 [5/7] (5.54ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 325 'readreq' 'gmem_load_6_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 326 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read_6, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 326 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 5.54>
ST_31 : Operation 327 [4/7] (5.54ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 327 'readreq' 'gmem_load_6_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 328 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read_5, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 328 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 5.54>
ST_32 : Operation 329 [3/7] (5.54ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 329 'readreq' 'gmem_load_6_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 330 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read_4, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 330 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 5.54>
ST_33 : Operation 331 [2/7] (5.54ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 331 'readreq' 'gmem_load_6_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i32 %ptr_col_load_1" [Big_Data_Ser/top.cpp:112]   --->   Operation 332 'sext' 'sext_ln112' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_33 : Operation 333 [1/1] (3.52ns)   --->   "%add_ln112 = add i64 %sext_ln112, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:112]   --->   Operation 333 'add' 'add_ln112' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 334 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i8 %gmem, i64 %add_ln112" [Big_Data_Ser/top.cpp:118]   --->   Operation 334 'getelementptr' 'gmem_addr_20' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_33 : Operation 335 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read_3, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 335 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 5.54>
ST_34 : Operation 336 [1/7] (5.54ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 336 'readreq' 'gmem_load_6_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 337 [1/1] (2.55ns)   --->   "%add_ln104_5 = add i32 %ptr_col2_load, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 337 'add' 'add_ln104_5' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 338 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read_2, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 338 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 5.54>
ST_35 : Operation 339 [1/1] (5.54ns)   --->   "%gmem_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_6" [Big_Data_Ser/top.cpp:104]   --->   Operation 339 'read' 'gmem_addr_6_read' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i32 %add_ln104_5" [Big_Data_Ser/top.cpp:104]   --->   Operation 340 'sext' 'sext_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 0.00>
ST_35 : Operation 341 [1/1] (3.52ns)   --->   "%add_ln104_6 = add i64 %sext_ln104, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 341 'add' 'add_ln104_6' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 342 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i8 %gmem, i64 %add_ln104_6" [Big_Data_Ser/top.cpp:104]   --->   Operation 342 'getelementptr' 'gmem_addr_7' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 0.00>
ST_35 : Operation 343 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read_1, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 343 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 5.54>
ST_36 : Operation 344 [1/1] (5.54ns)   --->   "%gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_7, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 344 'writereq' 'gmem_addr_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 345 [1/1] (5.54ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_3, i8 %gmem_addr_2_read, i1 1" [Big_Data_Ser/top.cpp:91]   --->   Operation 345 'write' 'write_ln91' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 5.54>
ST_37 : Operation 346 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_7, i8 %gmem_addr_6_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 346 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 347 [5/5] (5.54ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_3" [Big_Data_Ser/top.cpp:91]   --->   Operation 347 'writeresp' 'empty_25' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 5.54>
ST_38 : Operation 348 [5/5] (5.54ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_7" [Big_Data_Ser/top.cpp:104]   --->   Operation 348 'writeresp' 'gmem_addr_12_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 349 [4/5] (5.54ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_3" [Big_Data_Ser/top.cpp:91]   --->   Operation 349 'writeresp' 'empty_25' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 5.54>
ST_39 : Operation 350 [4/5] (5.54ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_7" [Big_Data_Ser/top.cpp:104]   --->   Operation 350 'writeresp' 'gmem_addr_12_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 351 [3/5] (5.54ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_3" [Big_Data_Ser/top.cpp:91]   --->   Operation 351 'writeresp' 'empty_25' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 5.54>
ST_40 : Operation 352 [3/5] (5.54ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_7" [Big_Data_Ser/top.cpp:104]   --->   Operation 352 'writeresp' 'gmem_addr_12_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 353 [2/5] (5.54ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_3" [Big_Data_Ser/top.cpp:91]   --->   Operation 353 'writeresp' 'empty_25' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 5.54>
ST_41 : Operation 354 [2/5] (5.54ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_7" [Big_Data_Ser/top.cpp:104]   --->   Operation 354 'writeresp' 'gmem_addr_12_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 355 [1/5] (5.54ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_3" [Big_Data_Ser/top.cpp:91]   --->   Operation 355 'writeresp' 'empty_25' <Predicate = (type == 1) | (type == 3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc242" [Big_Data_Ser/top.cpp:98]   --->   Operation 356 'br' 'br_ln98' <Predicate = (type == 1) | (type == 3)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 5.54>
ST_42 : Operation 357 [1/5] (5.54ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_7" [Big_Data_Ser/top.cpp:104]   --->   Operation 357 'writeresp' 'gmem_addr_12_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.52>
ST_43 : Operation 358 [1/1] (2.52ns)   --->   "%add_ln104_7 = add i31 %idx273_load_2, i31 8" [Big_Data_Ser/top.cpp:104]   --->   Operation 358 'add' 'add_ln104_7' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 359 [1/1] (2.52ns)   --->   "%add_ln104_11 = add i31 %idx273_load_2, i31 7" [Big_Data_Ser/top.cpp:104]   --->   Operation 359 'add' 'add_ln104_11' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 360 [1/1] (2.52ns)   --->   "%add_ln104_15 = add i31 %idx273_load_2, i31 6" [Big_Data_Ser/top.cpp:104]   --->   Operation 360 'add' 'add_ln104_15' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 361 [1/1] (2.52ns)   --->   "%add_ln104_19 = add i31 %idx273_load_2, i31 5" [Big_Data_Ser/top.cpp:104]   --->   Operation 361 'add' 'add_ln104_19' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 362 [1/1] (2.52ns)   --->   "%add_ln104_23 = add i31 %idx273_load_2, i31 4" [Big_Data_Ser/top.cpp:104]   --->   Operation 362 'add' 'add_ln104_23' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.52>
ST_44 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i31 %add_ln104_7" [Big_Data_Ser/top.cpp:104]   --->   Operation 363 'zext' 'zext_ln104_2' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 0.00>
ST_44 : Operation 364 [1/1] (3.52ns)   --->   "%add_ln104_8 = add i64 %zext_ln104_2, i64 %src_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 364 'add' 'add_ln104_8' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 365 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i8 %gmem, i64 %add_ln104_8" [Big_Data_Ser/top.cpp:104]   --->   Operation 365 'getelementptr' 'gmem_addr_8' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 0.00>
ST_44 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln104_3 = zext i31 %add_ln104_11" [Big_Data_Ser/top.cpp:104]   --->   Operation 366 'zext' 'zext_ln104_3' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 0.00>
ST_44 : Operation 367 [1/1] (3.52ns)   --->   "%add_ln104_12 = add i64 %zext_ln104_3, i64 %src_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 367 'add' 'add_ln104_12' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 368 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i8 %gmem, i64 %add_ln104_12" [Big_Data_Ser/top.cpp:104]   --->   Operation 368 'getelementptr' 'gmem_addr_10' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 0.00>
ST_44 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln104_4 = zext i31 %add_ln104_15" [Big_Data_Ser/top.cpp:104]   --->   Operation 369 'zext' 'zext_ln104_4' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 0.00>
ST_44 : Operation 370 [1/1] (3.52ns)   --->   "%add_ln104_16 = add i64 %zext_ln104_4, i64 %src_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 370 'add' 'add_ln104_16' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 371 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i8 %gmem, i64 %add_ln104_16" [Big_Data_Ser/top.cpp:104]   --->   Operation 371 'getelementptr' 'gmem_addr_12' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 0.00>
ST_44 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln104_5 = zext i31 %add_ln104_19" [Big_Data_Ser/top.cpp:104]   --->   Operation 372 'zext' 'zext_ln104_5' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_44 : Operation 373 [1/1] (3.52ns)   --->   "%add_ln104_20 = add i64 %zext_ln104_5, i64 %src_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 373 'add' 'add_ln104_20' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 374 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i8 %gmem, i64 %add_ln104_20" [Big_Data_Ser/top.cpp:104]   --->   Operation 374 'getelementptr' 'gmem_addr_14' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_44 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln104_6 = zext i31 %add_ln104_23" [Big_Data_Ser/top.cpp:104]   --->   Operation 375 'zext' 'zext_ln104_6' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_44 : Operation 376 [1/1] (3.52ns)   --->   "%add_ln104_24 = add i64 %zext_ln104_6, i64 %src_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 376 'add' 'add_ln104_24' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 377 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i8 %gmem, i64 %add_ln104_24" [Big_Data_Ser/top.cpp:104]   --->   Operation 377 'getelementptr' 'gmem_addr_16' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 5.54>
ST_45 : Operation 378 [7/7] (5.54ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 378 'readreq' 'gmem_load_7_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 5.54>
ST_46 : Operation 379 [6/7] (5.54ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 379 'readreq' 'gmem_load_7_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 5.54>
ST_47 : Operation 380 [5/7] (5.54ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 380 'readreq' 'gmem_load_7_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 5.54>
ST_48 : Operation 381 [4/7] (5.54ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 381 'readreq' 'gmem_load_7_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 5.54>
ST_49 : Operation 382 [3/7] (5.54ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 382 'readreq' 'gmem_load_7_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 5.54>
ST_50 : Operation 383 [2/7] (5.54ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 383 'readreq' 'gmem_load_7_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 5.54>
ST_51 : Operation 384 [1/7] (5.54ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 384 'readreq' 'gmem_load_7_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 5.54>
ST_52 : Operation 385 [1/1] (5.54ns)   --->   "%gmem_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_8" [Big_Data_Ser/top.cpp:104]   --->   Operation 385 'read' 'gmem_addr_8_read' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 0.00>

State 54 <SV = 53> <Delay = 0.00>

State 55 <SV = 54> <Delay = 2.55>
ST_55 : Operation 386 [1/1] (2.55ns)   --->   "%add_ln104_9 = add i32 %ptr_col2_load, i32 2" [Big_Data_Ser/top.cpp:104]   --->   Operation 386 'add' 'add_ln104_9' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.52>
ST_56 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i32 %add_ln104_9" [Big_Data_Ser/top.cpp:104]   --->   Operation 387 'sext' 'sext_ln104_1' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 0.00>
ST_56 : Operation 388 [1/1] (3.52ns)   --->   "%add_ln104_10 = add i64 %sext_ln104_1, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 388 'add' 'add_ln104_10' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 389 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i8 %gmem, i64 %add_ln104_10" [Big_Data_Ser/top.cpp:104]   --->   Operation 389 'getelementptr' 'gmem_addr_9' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 0.00>

State 57 <SV = 56> <Delay = 5.54>
ST_57 : Operation 390 [1/1] (5.54ns)   --->   "%gmem_addr_14_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_9, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 390 'writereq' 'gmem_addr_14_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 5.54>
ST_58 : Operation 391 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_9, i8 %gmem_addr_8_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 391 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 5.54>
ST_59 : Operation 392 [5/5] (5.54ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [Big_Data_Ser/top.cpp:104]   --->   Operation 392 'writeresp' 'gmem_addr_14_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 5.54>
ST_60 : Operation 393 [4/5] (5.54ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [Big_Data_Ser/top.cpp:104]   --->   Operation 393 'writeresp' 'gmem_addr_14_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 5.54>
ST_61 : Operation 394 [3/5] (5.54ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [Big_Data_Ser/top.cpp:104]   --->   Operation 394 'writeresp' 'gmem_addr_14_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 5.54>
ST_62 : Operation 395 [2/5] (5.54ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [Big_Data_Ser/top.cpp:104]   --->   Operation 395 'writeresp' 'gmem_addr_14_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 5.54>
ST_63 : Operation 396 [1/5] (5.54ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [Big_Data_Ser/top.cpp:104]   --->   Operation 396 'writeresp' 'gmem_addr_14_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 0.00>

State 65 <SV = 64> <Delay = 0.00>

State 66 <SV = 65> <Delay = 5.54>
ST_66 : Operation 397 [7/7] (5.54ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 397 'readreq' 'gmem_load_8_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 5.54>
ST_67 : Operation 398 [6/7] (5.54ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 398 'readreq' 'gmem_load_8_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 5.54>
ST_68 : Operation 399 [5/7] (5.54ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 399 'readreq' 'gmem_load_8_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 5.54>
ST_69 : Operation 400 [4/7] (5.54ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 400 'readreq' 'gmem_load_8_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 5.54>
ST_70 : Operation 401 [3/7] (5.54ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 401 'readreq' 'gmem_load_8_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 5.54>
ST_71 : Operation 402 [2/7] (5.54ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 402 'readreq' 'gmem_load_8_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 5.54>
ST_72 : Operation 403 [1/7] (5.54ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_10, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 403 'readreq' 'gmem_load_8_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 5.54>
ST_73 : Operation 404 [1/1] (5.54ns)   --->   "%gmem_addr_10_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_10" [Big_Data_Ser/top.cpp:104]   --->   Operation 404 'read' 'gmem_addr_10_read' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.00>

State 76 <SV = 75> <Delay = 2.55>
ST_76 : Operation 405 [1/1] (2.55ns)   --->   "%add_ln104_13 = add i32 %ptr_col2_load, i32 3" [Big_Data_Ser/top.cpp:104]   --->   Operation 405 'add' 'add_ln104_13' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 406 [1/1] (2.55ns)   --->   "%add_ln104_17 = add i32 %ptr_col2_load, i32 4" [Big_Data_Ser/top.cpp:104]   --->   Operation 406 'add' 'add_ln104_17' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 407 [1/1] (2.55ns)   --->   "%add_ln104_21 = add i32 %ptr_col2_load, i32 5" [Big_Data_Ser/top.cpp:104]   --->   Operation 407 'add' 'add_ln104_21' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 408 [1/1] (2.55ns)   --->   "%add_ln104_25 = add i32 %ptr_col2_load, i32 6" [Big_Data_Ser/top.cpp:104]   --->   Operation 408 'add' 'add_ln104_25' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 409 [1/1] (2.55ns)   --->   "%add_ln104_27 = add i32 %ptr_col2_load, i32 7" [Big_Data_Ser/top.cpp:104]   --->   Operation 409 'add' 'add_ln104_27' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.52>
ST_77 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln104_2 = sext i32 %add_ln104_13" [Big_Data_Ser/top.cpp:104]   --->   Operation 410 'sext' 'sext_ln104_2' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 0.00>
ST_77 : Operation 411 [1/1] (3.52ns)   --->   "%add_ln104_14 = add i64 %sext_ln104_2, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 411 'add' 'add_ln104_14' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 412 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i8 %gmem, i64 %add_ln104_14" [Big_Data_Ser/top.cpp:104]   --->   Operation 412 'getelementptr' 'gmem_addr_11' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 0.00>
ST_77 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln104_3 = sext i32 %add_ln104_17" [Big_Data_Ser/top.cpp:104]   --->   Operation 413 'sext' 'sext_ln104_3' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 0.00>
ST_77 : Operation 414 [1/1] (3.52ns)   --->   "%add_ln104_18 = add i64 %sext_ln104_3, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 414 'add' 'add_ln104_18' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 415 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i8 %gmem, i64 %add_ln104_18" [Big_Data_Ser/top.cpp:104]   --->   Operation 415 'getelementptr' 'gmem_addr_13' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 0.00>
ST_77 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln104_4 = sext i32 %add_ln104_21" [Big_Data_Ser/top.cpp:104]   --->   Operation 416 'sext' 'sext_ln104_4' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_77 : Operation 417 [1/1] (3.52ns)   --->   "%add_ln104_22 = add i64 %sext_ln104_4, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 417 'add' 'add_ln104_22' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 418 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i8 %gmem, i64 %add_ln104_22" [Big_Data_Ser/top.cpp:104]   --->   Operation 418 'getelementptr' 'gmem_addr_15' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_77 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln104_5 = sext i32 %add_ln104_25" [Big_Data_Ser/top.cpp:104]   --->   Operation 419 'sext' 'sext_ln104_5' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_77 : Operation 420 [1/1] (3.52ns)   --->   "%add_ln104_26 = add i64 %sext_ln104_5, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 420 'add' 'add_ln104_26' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 421 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i8 %gmem, i64 %add_ln104_26" [Big_Data_Ser/top.cpp:104]   --->   Operation 421 'getelementptr' 'gmem_addr_17' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_77 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln104_6 = sext i32 %add_ln104_27" [Big_Data_Ser/top.cpp:104]   --->   Operation 422 'sext' 'sext_ln104_6' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 0.00>
ST_77 : Operation 423 [1/1] (3.52ns)   --->   "%add_ln104_28 = add i64 %sext_ln104_6, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:104]   --->   Operation 423 'add' 'add_ln104_28' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 424 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i8 %gmem, i64 %add_ln104_28" [Big_Data_Ser/top.cpp:104]   --->   Operation 424 'getelementptr' 'gmem_addr_19' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 5.54>
ST_78 : Operation 425 [1/1] (5.54ns)   --->   "%gmem_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_11, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 425 'writereq' 'gmem_addr_16_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 5.54>
ST_79 : Operation 426 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_11, i8 %gmem_addr_10_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 426 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 5.54>
ST_80 : Operation 427 [5/5] (5.54ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [Big_Data_Ser/top.cpp:104]   --->   Operation 427 'writeresp' 'gmem_addr_16_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 5.54>
ST_81 : Operation 428 [4/5] (5.54ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [Big_Data_Ser/top.cpp:104]   --->   Operation 428 'writeresp' 'gmem_addr_16_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 5.54>
ST_82 : Operation 429 [3/5] (5.54ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [Big_Data_Ser/top.cpp:104]   --->   Operation 429 'writeresp' 'gmem_addr_16_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 5.54>
ST_83 : Operation 430 [2/5] (5.54ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [Big_Data_Ser/top.cpp:104]   --->   Operation 430 'writeresp' 'gmem_addr_16_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 5.54>
ST_84 : Operation 431 [1/5] (5.54ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [Big_Data_Ser/top.cpp:104]   --->   Operation 431 'writeresp' 'gmem_addr_16_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 0.00>

State 86 <SV = 85> <Delay = 0.00>

State 87 <SV = 86> <Delay = 5.54>
ST_87 : Operation 432 [7/7] (5.54ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 432 'readreq' 'gmem_load_9_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 5.54>
ST_88 : Operation 433 [6/7] (5.54ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 433 'readreq' 'gmem_load_9_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 5.54>
ST_89 : Operation 434 [5/7] (5.54ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 434 'readreq' 'gmem_load_9_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 5.54>
ST_90 : Operation 435 [4/7] (5.54ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 435 'readreq' 'gmem_load_9_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 5.54>
ST_91 : Operation 436 [3/7] (5.54ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 436 'readreq' 'gmem_load_9_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 5.54>
ST_92 : Operation 437 [2/7] (5.54ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 437 'readreq' 'gmem_load_9_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 5.54>
ST_93 : Operation 438 [1/7] (5.54ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_12, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 438 'readreq' 'gmem_load_9_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 5.54>
ST_94 : Operation 439 [1/1] (5.54ns)   --->   "%gmem_addr_12_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_12" [Big_Data_Ser/top.cpp:104]   --->   Operation 439 'read' 'gmem_addr_12_read' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 0.00>

State 96 <SV = 95> <Delay = 0.00>

State 97 <SV = 96> <Delay = 0.00>

State 98 <SV = 97> <Delay = 0.00>

State 99 <SV = 98> <Delay = 5.54>
ST_99 : Operation 440 [1/1] (5.54ns)   --->   "%gmem_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_13, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 440 'writereq' 'gmem_addr_18_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 5.54>
ST_100 : Operation 441 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_13, i8 %gmem_addr_12_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 441 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 5.54>
ST_101 : Operation 442 [5/5] (5.54ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_13" [Big_Data_Ser/top.cpp:104]   --->   Operation 442 'writeresp' 'gmem_addr_18_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 5.54>
ST_102 : Operation 443 [4/5] (5.54ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_13" [Big_Data_Ser/top.cpp:104]   --->   Operation 443 'writeresp' 'gmem_addr_18_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 5.54>
ST_103 : Operation 444 [3/5] (5.54ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_13" [Big_Data_Ser/top.cpp:104]   --->   Operation 444 'writeresp' 'gmem_addr_18_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 5.54>
ST_104 : Operation 445 [2/5] (5.54ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_13" [Big_Data_Ser/top.cpp:104]   --->   Operation 445 'writeresp' 'gmem_addr_18_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 5.54>
ST_105 : Operation 446 [1/5] (5.54ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_13" [Big_Data_Ser/top.cpp:104]   --->   Operation 446 'writeresp' 'gmem_addr_18_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 0.00>

State 107 <SV = 106> <Delay = 0.00>

State 108 <SV = 107> <Delay = 0.00>

State 109 <SV = 108> <Delay = 5.54>
ST_109 : Operation 447 [7/7] (5.54ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 447 'readreq' 'gmem_load_10_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 5.54>
ST_110 : Operation 448 [6/7] (5.54ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 448 'readreq' 'gmem_load_10_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 5.54>
ST_111 : Operation 449 [5/7] (5.54ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 449 'readreq' 'gmem_load_10_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 5.54>
ST_112 : Operation 450 [4/7] (5.54ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 450 'readreq' 'gmem_load_10_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 5.54>
ST_113 : Operation 451 [3/7] (5.54ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 451 'readreq' 'gmem_load_10_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 5.54>
ST_114 : Operation 452 [2/7] (5.54ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 452 'readreq' 'gmem_load_10_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 5.54>
ST_115 : Operation 453 [1/7] (5.54ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_14, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 453 'readreq' 'gmem_load_10_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 5.54>
ST_116 : Operation 454 [1/1] (5.54ns)   --->   "%gmem_addr_14_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_14" [Big_Data_Ser/top.cpp:104]   --->   Operation 454 'read' 'gmem_addr_14_read' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 0.00>

State 118 <SV = 117> <Delay = 0.00>

State 119 <SV = 118> <Delay = 0.00>

State 120 <SV = 119> <Delay = 5.54>
ST_120 : Operation 455 [1/1] (5.54ns)   --->   "%gmem_addr_20_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_15, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 455 'writereq' 'gmem_addr_20_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 5.54>
ST_121 : Operation 456 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_15, i8 %gmem_addr_14_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 456 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 5.54>
ST_122 : Operation 457 [5/5] (5.54ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_15" [Big_Data_Ser/top.cpp:104]   --->   Operation 457 'writeresp' 'gmem_addr_20_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 5.54>
ST_123 : Operation 458 [4/5] (5.54ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_15" [Big_Data_Ser/top.cpp:104]   --->   Operation 458 'writeresp' 'gmem_addr_20_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 5.54>
ST_124 : Operation 459 [3/5] (5.54ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_15" [Big_Data_Ser/top.cpp:104]   --->   Operation 459 'writeresp' 'gmem_addr_20_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 5.54>
ST_125 : Operation 460 [2/5] (5.54ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_15" [Big_Data_Ser/top.cpp:104]   --->   Operation 460 'writeresp' 'gmem_addr_20_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 5.54>
ST_126 : Operation 461 [1/5] (5.54ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_15" [Big_Data_Ser/top.cpp:104]   --->   Operation 461 'writeresp' 'gmem_addr_20_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 0.00>

State 128 <SV = 127> <Delay = 0.00>

State 129 <SV = 128> <Delay = 0.00>

State 130 <SV = 129> <Delay = 5.54>
ST_130 : Operation 462 [7/7] (5.54ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 462 'readreq' 'gmem_load_11_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 5.54>
ST_131 : Operation 463 [6/7] (5.54ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 463 'readreq' 'gmem_load_11_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 5.54>
ST_132 : Operation 464 [5/7] (5.54ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 464 'readreq' 'gmem_load_11_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 5.54>
ST_133 : Operation 465 [4/7] (5.54ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 465 'readreq' 'gmem_load_11_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 5.54>
ST_134 : Operation 466 [3/7] (5.54ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 466 'readreq' 'gmem_load_11_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 5.54>
ST_135 : Operation 467 [2/7] (5.54ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 467 'readreq' 'gmem_load_11_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 5.54>
ST_136 : Operation 468 [1/7] (5.54ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_16, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 468 'readreq' 'gmem_load_11_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 5.54>
ST_137 : Operation 469 [1/1] (5.54ns)   --->   "%gmem_addr_16_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_16" [Big_Data_Ser/top.cpp:104]   --->   Operation 469 'read' 'gmem_addr_16_read' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 0.00>

State 139 <SV = 138> <Delay = 0.00>

State 140 <SV = 139> <Delay = 0.00>

State 141 <SV = 140> <Delay = 0.00>

State 142 <SV = 141> <Delay = 5.54>
ST_142 : Operation 470 [1/1] (5.54ns)   --->   "%gmem_addr_22_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_17, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 470 'writereq' 'gmem_addr_22_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 5.54>
ST_143 : Operation 471 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_17, i8 %gmem_addr_16_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 471 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 5.54>
ST_144 : Operation 472 [5/5] (5.54ns)   --->   "%gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_17" [Big_Data_Ser/top.cpp:104]   --->   Operation 472 'writeresp' 'gmem_addr_22_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 5.54>
ST_145 : Operation 473 [4/5] (5.54ns)   --->   "%gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_17" [Big_Data_Ser/top.cpp:104]   --->   Operation 473 'writeresp' 'gmem_addr_22_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 5.54>
ST_146 : Operation 474 [3/5] (5.54ns)   --->   "%gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_17" [Big_Data_Ser/top.cpp:104]   --->   Operation 474 'writeresp' 'gmem_addr_22_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 5.54>
ST_147 : Operation 475 [2/5] (5.54ns)   --->   "%gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_17" [Big_Data_Ser/top.cpp:104]   --->   Operation 475 'writeresp' 'gmem_addr_22_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 5.54>
ST_148 : Operation 476 [1/5] (5.54ns)   --->   "%gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_17" [Big_Data_Ser/top.cpp:104]   --->   Operation 476 'writeresp' 'gmem_addr_22_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 0.00>

State 150 <SV = 149> <Delay = 0.00>

State 151 <SV = 150> <Delay = 5.54>
ST_151 : Operation 477 [7/7] (5.54ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 477 'readreq' 'gmem_load_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 5.54>
ST_152 : Operation 478 [6/7] (5.54ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 478 'readreq' 'gmem_load_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 479 [1/1] (0.00ns)   --->   "%ptr_col2_base_addr = getelementptr i32 %ptr_col2_base, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:111]   --->   Operation 479 'getelementptr' 'ptr_col2_base_addr' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_152 : Operation 480 [2/2] (2.32ns)   --->   "%ptr_col2_base_load = load i3 %ptr_col2_base_addr" [Big_Data_Ser/top.cpp:111]   --->   Operation 480 'load' 'ptr_col2_base_load' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>

State 153 <SV = 152> <Delay = 5.54>
ST_153 : Operation 481 [5/7] (5.54ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 481 'readreq' 'gmem_load_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 482 [1/2] (2.32ns)   --->   "%ptr_col2_base_load = load i3 %ptr_col2_base_addr" [Big_Data_Ser/top.cpp:111]   --->   Operation 482 'load' 'ptr_col2_base_load' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_153 : Operation 483 [1/1] (2.55ns)   --->   "%val = sub i32 %add_ln107, i32 %ptr_col2_base_load" [Big_Data_Ser/top.cpp:111]   --->   Operation 483 'sub' 'val' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i32 %val" [Big_Data_Ser/top.cpp:112]   --->   Operation 484 'trunc' 'trunc_ln112' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_153 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %val, i32 8, i32 15" [Big_Data_Ser/top.cpp:113]   --->   Operation 485 'partselect' 'trunc_ln1' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_153 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %val, i32 16, i32 23" [Big_Data_Ser/top.cpp:114]   --->   Operation 486 'partselect' 'trunc_ln2' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_153 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %val, i32 24, i32 31" [Big_Data_Ser/top.cpp:115]   --->   Operation 487 'partselect' 'trunc_ln3' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>
ST_153 : Operation 512 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 512 'ret' 'ret_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 154 <SV = 153> <Delay = 5.54>
ST_154 : Operation 488 [4/7] (5.54ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 488 'readreq' 'gmem_load_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 5.54>
ST_155 : Operation 489 [3/7] (5.54ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 489 'readreq' 'gmem_load_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 5.54>
ST_156 : Operation 490 [2/7] (5.54ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 490 'readreq' 'gmem_load_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 5.54>
ST_157 : Operation 491 [1/7] (5.54ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_18, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 491 'readreq' 'gmem_load_12_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 5.54>
ST_158 : Operation 492 [1/1] (5.54ns)   --->   "%gmem_addr_18_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_18" [Big_Data_Ser/top.cpp:104]   --->   Operation 492 'read' 'gmem_addr_18_read' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 0.00>

State 160 <SV = 159> <Delay = 0.00>

State 161 <SV = 160> <Delay = 0.00>

State 162 <SV = 161> <Delay = 0.00>

State 163 <SV = 162> <Delay = 5.54>
ST_163 : Operation 493 [1/1] (5.54ns)   --->   "%gmem_addr_24_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_19, i32 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 493 'writereq' 'gmem_addr_24_req' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 5.54>
ST_164 : Operation 494 [1/1] (5.54ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_19, i8 %gmem_addr_18_read, i1 1" [Big_Data_Ser/top.cpp:104]   --->   Operation 494 'write' 'write_ln104' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 495 [1/1] (5.54ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_20, i32 4" [Big_Data_Ser/top.cpp:118]   --->   Operation 495 'writereq' 'empty_26' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 5.54>
ST_165 : Operation 496 [5/5] (5.54ns)   --->   "%gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_19" [Big_Data_Ser/top.cpp:104]   --->   Operation 496 'writeresp' 'gmem_addr_24_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 497 [1/1] (5.54ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_20, i8 %trunc_ln112, i1 1" [Big_Data_Ser/top.cpp:118]   --->   Operation 497 'write' 'write_ln118' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 5.54>
ST_166 : Operation 498 [4/5] (5.54ns)   --->   "%gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_19" [Big_Data_Ser/top.cpp:104]   --->   Operation 498 'writeresp' 'gmem_addr_24_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 499 [1/1] (5.54ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_20, i8 %trunc_ln1, i1 1" [Big_Data_Ser/top.cpp:118]   --->   Operation 499 'write' 'write_ln118' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 5.54>
ST_167 : Operation 500 [3/5] (5.54ns)   --->   "%gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_19" [Big_Data_Ser/top.cpp:104]   --->   Operation 500 'writeresp' 'gmem_addr_24_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 501 [1/1] (5.54ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_20, i8 %trunc_ln2, i1 1" [Big_Data_Ser/top.cpp:118]   --->   Operation 501 'write' 'write_ln118' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 5.54>
ST_168 : Operation 502 [2/5] (5.54ns)   --->   "%gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_19" [Big_Data_Ser/top.cpp:104]   --->   Operation 502 'writeresp' 'gmem_addr_24_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 503 [1/1] (5.54ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_20, i8 %trunc_ln3, i1 1" [Big_Data_Ser/top.cpp:118]   --->   Operation 503 'write' 'write_ln118' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 5.54>
ST_169 : Operation 504 [1/5] (5.54ns)   --->   "%gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_19" [Big_Data_Ser/top.cpp:104]   --->   Operation 504 'writeresp' 'gmem_addr_24_resp' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.end173" [Big_Data_Ser/top.cpp:101]   --->   Operation 505 'br' 'br_ln101' <Predicate = (type == 5 & !icmp_ln1077 & !icmp_ln1077_1 & !icmp_ln1077_2 & !icmp_ln1077_3 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & tmp_2)> <Delay = 0.00>
ST_169 : Operation 506 [5/5] (5.54ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_20" [Big_Data_Ser/top.cpp:118]   --->   Operation 506 'writeresp' 'empty_27' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 5.54>
ST_170 : Operation 507 [4/5] (5.54ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_20" [Big_Data_Ser/top.cpp:118]   --->   Operation 507 'writeresp' 'empty_27' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 5.54>
ST_171 : Operation 508 [3/5] (5.54ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_20" [Big_Data_Ser/top.cpp:118]   --->   Operation 508 'writeresp' 'empty_27' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 5.54>
ST_172 : Operation 509 [2/5] (5.54ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_20" [Big_Data_Ser/top.cpp:118]   --->   Operation 509 'writeresp' 'empty_27' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 5.54>
ST_173 : Operation 510 [1/5] (5.54ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_20" [Big_Data_Ser/top.cpp:118]   --->   Operation 510 'writeresp' 'empty_27' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln119 = br void %if.end238" [Big_Data_Ser/top.cpp:119]   --->   Operation 511 'br' 'br_ln119' <Predicate = (type == 5 & !icmp_ln1069)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.6ns, clock uncertainty: 2.05ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [17]  (1.59 ns)

 <State 2>: 4.05ns
The critical path consists of the following:
	'load' operation ('i_load', Big_Data_Ser/top.cpp:73) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln73', Big_Data_Ser/top.cpp:73) [26]  (2.43 ns)
	'store' operation ('store_ln73', Big_Data_Ser/top.cpp:73) of variable 'add_ln73', Big_Data_Ser/top.cpp:73 on local variable 'i' [250]  (1.59 ns)
	blocking operation 0.0315 ns on control path)

 <State 3>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [39]  (5.55 ns)

 <State 4>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [39]  (5.55 ns)

 <State 5>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [39]  (5.55 ns)

 <State 6>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [39]  (5.55 ns)

 <State 7>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [39]  (5.55 ns)

 <State 8>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [39]  (5.55 ns)

 <State 9>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [39]  (5.55 ns)

 <State 10>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', Big_Data_Ser/top.cpp:79) on port 'gmem' (Big_Data_Ser/top.cpp:79) [40]  (5.55 ns)

 <State 11>: 5.55ns
The critical path consists of the following:
	bus read operation ('val', Big_Data_Ser/top.cpp:82) on port 'gmem' (Big_Data_Ser/top.cpp:82) [48]  (5.55 ns)

 <State 12>: 4.87ns
The critical path consists of the following:
	'add' operation ('add_ln107', Big_Data_Ser/top.cpp:107) [188]  (2.55 ns)
	'store' operation ('store_ln107', Big_Data_Ser/top.cpp:107) of variable 'add_ln107', Big_Data_Ser/top.cpp:107 on array 'ptr_col2' [189]  (2.32 ns)

 <State 13>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [219]  (5.55 ns)

 <State 14>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [219]  (5.55 ns)

 <State 15>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [219]  (5.55 ns)

 <State 16>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [219]  (5.55 ns)

 <State 17>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [219]  (5.55 ns)

 <State 18>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [219]  (5.55 ns)

 <State 19>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [219]  (5.55 ns)

 <State 20>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [220]  (5.55 ns)

 <State 21>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [221]  (5.55 ns)

 <State 22>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_2', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [222]  (5.55 ns)

 <State 23>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_3', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [223]  (5.55 ns)

 <State 24>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_4', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [224]  (5.55 ns)

 <State 25>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_5', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [225]  (5.55 ns)

 <State 26>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_6', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [226]  (5.55 ns)

 <State 27>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_7', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) [227]  (5.55 ns)

 <State 28>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [80]  (5.55 ns)

 <State 29>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [80]  (5.55 ns)

 <State 30>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [80]  (5.55 ns)

 <State 31>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [80]  (5.55 ns)

 <State 32>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [80]  (5.55 ns)

 <State 33>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [80]  (5.55 ns)

 <State 34>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [80]  (5.55 ns)

 <State 35>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [81]  (5.55 ns)

 <State 36>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_addr_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [86]  (5.55 ns)

 <State 37>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln104', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [87]  (5.55 ns)

 <State 38>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [88]  (5.55 ns)

 <State 39>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [88]  (5.55 ns)

 <State 40>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [88]  (5.55 ns)

 <State 41>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [88]  (5.55 ns)

 <State 42>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [88]  (5.55 ns)

 <State 43>: 2.52ns
The critical path consists of the following:
	'add' operation ('add_ln104_19', Big_Data_Ser/top.cpp:104) [141]  (2.52 ns)

 <State 44>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln104_20', Big_Data_Ser/top.cpp:104) [143]  (3.52 ns)

 <State 45>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [96]  (5.55 ns)

 <State 46>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [96]  (5.55 ns)

 <State 47>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [96]  (5.55 ns)

 <State 48>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [96]  (5.55 ns)

 <State 49>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [96]  (5.55 ns)

 <State 50>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [96]  (5.55 ns)

 <State 51>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [96]  (5.55 ns)

 <State 52>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [97]  (5.55 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln104_9', Big_Data_Ser/top.cpp:104) [98]  (2.55 ns)

 <State 56>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln104_10', Big_Data_Ser/top.cpp:104) [100]  (3.52 ns)

 <State 57>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_addr_14_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [102]  (5.55 ns)

 <State 58>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln104', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [103]  (5.55 ns)

 <State 59>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [104]  (5.55 ns)

 <State 60>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [104]  (5.55 ns)

 <State 61>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [104]  (5.55 ns)

 <State 62>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [104]  (5.55 ns)

 <State 63>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [104]  (5.55 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [113]  (5.55 ns)

 <State 67>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [113]  (5.55 ns)

 <State 68>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [113]  (5.55 ns)

 <State 69>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [113]  (5.55 ns)

 <State 70>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [113]  (5.55 ns)

 <State 71>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [113]  (5.55 ns)

 <State 72>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [113]  (5.55 ns)

 <State 73>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [114]  (5.55 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln104_27', Big_Data_Ser/top.cpp:104) [176]  (2.55 ns)

 <State 77>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln104_28', Big_Data_Ser/top.cpp:104) [178]  (3.52 ns)

 <State 78>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_addr_16_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [119]  (5.55 ns)

 <State 79>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln104', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [120]  (5.55 ns)

 <State 80>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [121]  (5.55 ns)

 <State 81>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [121]  (5.55 ns)

 <State 82>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [121]  (5.55 ns)

 <State 83>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [121]  (5.55 ns)

 <State 84>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_16_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [121]  (5.55 ns)

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [129]  (5.55 ns)

 <State 88>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [129]  (5.55 ns)

 <State 89>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [129]  (5.55 ns)

 <State 90>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [129]  (5.55 ns)

 <State 91>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [129]  (5.55 ns)

 <State 92>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [129]  (5.55 ns)

 <State 93>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [129]  (5.55 ns)

 <State 94>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [130]  (5.55 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_addr_18_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [135]  (5.55 ns)

 <State 100>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln104', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [136]  (5.55 ns)

 <State 101>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [137]  (5.55 ns)

 <State 102>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [137]  (5.55 ns)

 <State 103>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [137]  (5.55 ns)

 <State 104>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [137]  (5.55 ns)

 <State 105>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_18_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [137]  (5.55 ns)

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [145]  (5.55 ns)

 <State 110>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [145]  (5.55 ns)

 <State 111>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [145]  (5.55 ns)

 <State 112>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [145]  (5.55 ns)

 <State 113>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [145]  (5.55 ns)

 <State 114>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [145]  (5.55 ns)

 <State 115>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [145]  (5.55 ns)

 <State 116>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [146]  (5.55 ns)

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_addr_20_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [151]  (5.55 ns)

 <State 121>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln104', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [152]  (5.55 ns)

 <State 122>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [153]  (5.55 ns)

 <State 123>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [153]  (5.55 ns)

 <State 124>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [153]  (5.55 ns)

 <State 125>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [153]  (5.55 ns)

 <State 126>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [153]  (5.55 ns)

 <State 127>: 0ns
The critical path consists of the following:

 <State 128>: 0ns
The critical path consists of the following:

 <State 129>: 0ns
The critical path consists of the following:

 <State 130>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [161]  (5.55 ns)

 <State 131>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [161]  (5.55 ns)

 <State 132>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [161]  (5.55 ns)

 <State 133>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [161]  (5.55 ns)

 <State 134>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [161]  (5.55 ns)

 <State 135>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [161]  (5.55 ns)

 <State 136>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [161]  (5.55 ns)

 <State 137>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [162]  (5.55 ns)

 <State 138>: 0ns
The critical path consists of the following:

 <State 139>: 0ns
The critical path consists of the following:

 <State 140>: 0ns
The critical path consists of the following:

 <State 141>: 0ns
The critical path consists of the following:

 <State 142>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_addr_22_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [167]  (5.55 ns)

 <State 143>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln104', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [168]  (5.55 ns)

 <State 144>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_22_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [169]  (5.55 ns)

 <State 145>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_22_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [169]  (5.55 ns)

 <State 146>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_22_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [169]  (5.55 ns)

 <State 147>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_22_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [169]  (5.55 ns)

 <State 148>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_22_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [169]  (5.55 ns)

 <State 149>: 0ns
The critical path consists of the following:

 <State 150>: 0ns
The critical path consists of the following:

 <State 151>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [174]  (5.55 ns)

 <State 152>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [174]  (5.55 ns)

 <State 153>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [174]  (5.55 ns)

 <State 154>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [174]  (5.55 ns)

 <State 155>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [174]  (5.55 ns)

 <State 156>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [174]  (5.55 ns)

 <State 157>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [174]  (5.55 ns)

 <State 158>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [175]  (5.55 ns)

 <State 159>: 0ns
The critical path consists of the following:

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_addr_24_req', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [180]  (5.55 ns)

 <State 164>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln104', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [181]  (5.55 ns)

 <State 165>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_24_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [182]  (5.55 ns)

 <State 166>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_24_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [182]  (5.55 ns)

 <State 167>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_24_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [182]  (5.55 ns)

 <State 168>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_24_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [182]  (5.55 ns)

 <State 169>: 5.55ns
The critical path consists of the following:
	bus response operation ('gmem_addr_24_resp', Big_Data_Ser/top.cpp:104) on port 'gmem' (Big_Data_Ser/top.cpp:104) [182]  (5.55 ns)

 <State 170>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_27', Big_Data_Ser/top.cpp:118) on port 'gmem' (Big_Data_Ser/top.cpp:118) [210]  (5.55 ns)

 <State 171>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_27', Big_Data_Ser/top.cpp:118) on port 'gmem' (Big_Data_Ser/top.cpp:118) [210]  (5.55 ns)

 <State 172>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_27', Big_Data_Ser/top.cpp:118) on port 'gmem' (Big_Data_Ser/top.cpp:118) [210]  (5.55 ns)

 <State 173>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_27', Big_Data_Ser/top.cpp:118) on port 'gmem' (Big_Data_Ser/top.cpp:118) [210]  (5.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
