// Seed: 1985888725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wand id_3;
  input wire id_2;
  assign module_1._id_0 = 0;
  input wire id_1;
  assign id_3 = 1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd46
) (
    output wor  _id_0,
    input  tri1 id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri  id_4
);
  wire id_6;
  logic [id_0 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3,
    output uwire id_4,
    output tri0 id_5,
    output tri0 id_6
    , id_10,
    input supply1 id_7,
    output wire id_8
);
  logic id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11
  );
endmodule
