<annotationInfo>
<item  id="21" filename="arrpartcyclic_lec8Ex1.c" linenumber="24" name="sext_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln24_fu_183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="22" filename="arrpartcyclic_lec8Ex1.c" linenumber="34" name="sext_ln34" contextFuncName="squared" moduleName="lec8Ex1" rtlName="sext_ln34_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="23" filename="arrpartcyclic_lec8Ex1.c" linenumber="34" name="res" contextFuncName="squared" moduleName="lec8Ex1" rtlName="res_fu_191_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="24" filename="arrpartcyclic_lec8Ex1.c" linenumber="24" name="add_ln24_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln24_1_fu_197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="25" filename="arrpartcyclic_lec8Ex1.c" linenumber="24" name="sext_ln24_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln24_1_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="31" filename="arrpartcyclic_lec8Ex1.c" linenumber="17" name="icmp_ln17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="icmp_ln17_fu_207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="33" filename="arrpartcyclic_lec8Ex1.c" linenumber="17" name="i" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="i_fu_213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="37" filename="arrpartcyclic_lec8Ex1.c" linenumber="19" name="trunc_ln19" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="trunc_ln19_fu_219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="38" filename="arrpartcyclic_lec8Ex1.c" linenumber="19" name="lshr_ln" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="lshr_ln_fu_223_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="39" filename="arrpartcyclic_lec8Ex1.c" linenumber="19" name="zext_ln19" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="zext_ln19_fu_233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="44" filename="arrpartcyclic_lec8Ex1.c" linenumber="19" name="x" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="x_fu_255_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="45" filename="arrpartcyclic_lec8Ex1.c" linenumber="24" name="mul_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_fu_262_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="46" filename="arrpartcyclic_lec8Ex1.c" linenumber="24" name="add_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln24_fu_267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="47" filename="arrpartcyclic_lec8Ex1.c" linenumber="24" name="y" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="y_fu_271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="48" filename="arrpartcyclic_lec8Ex1.c" linenumber="26" name="trunc_ln26" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="trunc_ln26_fu_279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="49" filename="arrpartcyclic_lec8Ex1.c" linenumber="26" name="add_ln26" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln26_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="50" filename="arrpartcyclic_lec8Ex1.c" linenumber="26" name="tmp" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="tmp_reg_352" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="51" filename="arrpartcyclic_lec8Ex1.c" linenumber="26" name="zext_ln26" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="zext_ln26_fu_283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="66" filename="arrpartcyclic_lec8Ex1.c" linenumber="17" name="add_ln17_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln17_1_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="67" filename="arrpartcyclic_lec8Ex1.c" linenumber="17" name="icmp_ln17_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="icmp_ln17_1_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="68" filename="arrpartcyclic_lec8Ex1.c" linenumber="17" name="select_ln17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="select_ln17_fu_301_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
</annotationInfo>
