{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462003773991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462003773998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 02:09:33 2016 " "Processing started: Sat Apr 30 02:09:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462003773998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462003773998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reactionTimer -c reactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off reactionTimer -c reactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462003773998 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462003775617 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "reactionTimer.v(33) " "Verilog HDL Event Control warning at reactionTimer.v(33): Event Control contains a complex event expression" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462003775847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reactionTimer.v(38) " "Verilog HDL information at reactionTimer.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462003775847 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reactionTimer.v(153) " "Verilog HDL warning at reactionTimer.v(153): extended using \"x\" or \"z\"" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 153 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462003775847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reactionTimer.v(168) " "Verilog HDL information at reactionTimer.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462003775847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reactionTimer.v(217) " "Verilog HDL information at reactionTimer.v(217): always construct contains both blocking and non-blocking assignments" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 217 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462003775847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.v 5 5 " "Found 5 design units, including 5 entities, in source file reactiontimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reactionTimer " "Found entity 1: reactionTimer" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462003775857 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDcount " "Found entity 2: BCDcount" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462003775857 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg7 " "Found entity 3: seg7" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462003775857 ""} { "Info" "ISGN_ENTITY_NAME" "4 clockDivider " "Found entity 4: clockDivider" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462003775857 ""} { "Info" "ISGN_ENTITY_NAME" "5 countTo " "Found entity 5: countTo" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462003775857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462003775857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reactionTimer " "Elaborating entity \"reactionTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462003776007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableLFSR reactionTimer.v(24) " "Verilog HDL or VHDL warning at reactionTimer.v(24): object \"enableLFSR\" assigned a value but never read" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462003776007 "|reactionTimer"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "lastPush reactionTimer.v(29) " "Verilog HDL warning at reactionTimer.v(29): initial value for variable lastPush should be constant" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1462003776007 "|reactionTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:hundredHertz " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:hundredHertz\"" {  } { { "reactionTimer.v" "hundredHertz" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462003776127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reactionTimer.v(170) " "Verilog HDL assignment warning at reactionTimer.v(170): truncated value with size 32 to match size of target (20)" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462003776127 "|reactionTimer|clockDivider:hundredHertz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount BCDcount:counter " "Elaborating entity \"BCDcount\" for hierarchy \"BCDcount:counter\"" {  } { { "reactionTimer.v" "counter" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462003776167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reactionTimer.v(117) " "Verilog HDL assignment warning at reactionTimer.v(117): truncated value with size 32 to match size of target (4)" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462003776167 "|reactionTimer|BCDcount:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reactionTimer.v(120) " "Verilog HDL assignment warning at reactionTimer.v(120): truncated value with size 32 to match size of target (4)" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462003776167 "|reactionTimer|BCDcount:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg1\"" {  } { { "reactionTimer.v" "seg1" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462003776217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo countTo:count1 " "Elaborating entity \"countTo\" for hierarchy \"countTo:count1\"" {  } { { "reactionTimer.v" "count1" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462003776267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 reactionTimer.v(231) " "Verilog HDL assignment warning at reactionTimer.v(231): truncated value with size 32 to match size of target (11)" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462003776267 "|reactionTimer|countTo:count1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462003778509 "|reactionTimer|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462003778509 "|reactionTimer|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462003778509 "|reactionTimer|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462003778509 "|reactionTimer|LED5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462003778509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462003778999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/output_files/reactionTimer.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/output_files/reactionTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462003779769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462003780269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462003780269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462003780469 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462003780469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462003780469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462003780469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462003780599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 02:09:40 2016 " "Processing ended: Sat Apr 30 02:09:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462003780599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462003780599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462003780599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462003780599 ""}
