	.file	"custom_md5.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	md5_transform
	.type	md5_transform, @function
md5_transform:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,84
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 84 */
/* stack size = 102 */
.L__stack_usage = 102
	adiw r28,65-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,65-62
	movw r26,r24
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	adiw r28,67-60
	std Y+60,r24
	std Y+61,r25
	std Y+62,r26
	std Y+63,r27
	sbiw r28,67-60
	adiw r28,65-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-62
	adiw r26,4
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	adiw r28,71-60
	std Y+60,r24
	std Y+61,r25
	std Y+62,r26
	std Y+63,r27
	sbiw r28,71-60
	adiw r28,65-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-62
	adiw r26,8
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	adiw r28,75-60
	std Y+60,r24
	std Y+61,r25
	std Y+62,r26
	std Y+63,r27
	sbiw r28,75-60
	adiw r28,65-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-62
	adiw r26,12
	ld r24,X+
	ld r25,X+
	ld __tmp_reg__,X+
	ld r27,X
	mov r26,__tmp_reg__
	adiw r28,79-60
	std Y+60,r24
	std Y+61,r25
	std Y+62,r26
	std Y+63,r27
	sbiw r28,79-60
	movw r20,r22
	movw r30,r28
	adiw r30,1
	movw r2,r30
	movw r18,r28
	subi r18,-65
	sbci r19,-1
.L2:
	movw r26,r20
	adiw r26,1
	ld r24,X
	sbiw r26,1
	ld r25,X
	eor r24,r25
	eor r25,r24
	eor r24,r25
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	st Z+,r24
	st Z+,r25
	st Z+,r26
	st Z+,r27
	subi r20,-4
	sbci r21,-1
	cp r18,r30
	cpc r19,r31
	brne .L2
	adiw r28,79-60
	ldd r12,Y+60
	ldd r13,Y+61
	ldd r14,Y+62
	ldd r15,Y+63
	sbiw r28,79-60
	adiw r28,75-60
	ldd r4,Y+60
	ldd r5,Y+61
	ldd r6,Y+62
	ldd r7,Y+63
	sbiw r28,75-60
	adiw r28,71-60
	ldd r8,Y+60
	ldd r9,Y+61
	ldd r10,Y+62
	ldd r11,Y+63
	sbiw r28,71-60
	adiw r28,67-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,67-60
	adiw r28,83-62
	std Y+63,r31
	std Y+62,r30
	sbiw r28,83-62
	rjmp .L3
.L4:
	movw r14,r6
	movw r12,r4
	movw r4,r8
	movw r6,r10
	movw r8,r20
	movw r10,r22
.L3:
	movw r30,r2
	ld r16,Z+
	ld r17,Z+
	ld r18,Z+
	ld r19,Z+
	movw r2,r30
	movw r22,r6
	movw r20,r4
	eor r20,r12
	eor r21,r13
	eor r22,r14
	eor r23,r15
	and r20,r8
	and r21,r9
	and r22,r10
	and r23,r11
	eor r20,r12
	eor r21,r13
	eor r22,r14
	eor r23,r15
	add r20,r16
	adc r21,r17
	adc r22,r18
	adc r23,r19
	add r24,r20
	adc r25,r21
	adc r26,r22
	adc r27,r23
	movw r16,r24
	movw r18,r26
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	lsl r16
	rol r17
	rol r18
	rol r19
	ldi r30,25
	1:
	lsr r27
	ror r26
	ror r25
	ror r24
	dec r30
	brne 1b
	or r24,r16
	or r25,r17
	or r26,r18
	or r27,r19
	movw r20,r24
	movw r22,r26
	add r20,r8
	adc r21,r9
	adc r22,r10
	adc r23,r11
	movw r26,r14
	movw r24,r12
	adiw r28,83-62
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,83-62
	cp r18,r2
	cpc r19,r3
	breq .+2
	rjmp .L4
	adiw r28,67-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,67-60
	add r12,r24
	adc r13,r25
	adc r14,r26
	adc r15,r27
	adiw r28,65-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-62
	st X+,r12
	st X+,r13
	st X+,r14
	st X,r15
	sbiw r26,3
	adiw r28,71-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,71-60
	add r20,r24
	adc r21,r25
	adc r22,r26
	adc r23,r27
	adiw r28,65-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-62
	adiw r26,4
	st X+,r20
	st X+,r21
	st X+,r22
	st X,r23
	sbiw r26,4+3
	adiw r28,75-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,75-60
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	adiw r28,65-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-62
	adiw r26,8
	st X+,r8
	st X+,r9
	st X+,r10
	st X,r11
	sbiw r26,8+3
	adiw r28,79-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,79-60
	add r4,r24
	adc r5,r25
	adc r6,r26
	adc r7,r27
	adiw r28,65-62
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-62
	adiw r26,12
	st X+,r4
	st X+,r5
	st X+,r6
	st X,r7
	sbiw r26,12+3
/* epilogue start */
	subi r28,-84
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
	.size	md5_transform, .-md5_transform
.global	md5_init
	.type	md5_init, @function
md5_init:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r24
	ldi r24,lo8(1)
	ldi r25,lo8(35)
	ldi r26,lo8(69)
	ldi r27,lo8(103)
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldi r24,lo8(-119)
	ldi r25,lo8(-85)
	ldi r26,lo8(-51)
	ldi r27,lo8(-17)
	std Z+4,r24
	std Z+5,r25
	std Z+6,r26
	std Z+7,r27
	ldi r24,lo8(-2)
	ldi r25,lo8(-36)
	ldi r26,lo8(-70)
	ldi r27,lo8(-104)
	std Z+8,r24
	std Z+9,r25
	std Z+10,r26
	std Z+11,r27
	ldi r24,lo8(118)
	ldi r25,lo8(84)
	ldi r26,lo8(50)
	ldi r27,lo8(16)
	std Z+12,r24
	std Z+13,r25
	std Z+14,r26
	std Z+15,r27
/* epilogue start */
	ret
	.size	md5_init, .-md5_init
	.ident	"GCC: (GNU) 7.3.0"
