Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /cad/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot tb_fg_fifo_config_func_synth xil_defaultlib.tb_fg_fifo_config xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_fg_fifo_config_sv
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.fg_m3_lfsr
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.fg_m3_driver
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module xil_defaultlib.fg_m3_counter__1
Compiling module xil_defaultlib.fg_m3_counter
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.fg_m3_fsm
Compiling module xil_defaultlib.fg_m3_fsm_driver
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.fg_m3_fifo
Compiling module xil_defaultlib.fg_fifo_config
Compiling module xil_defaultlib.tb_fg_fifo_config
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fg_fifo_config_func_synth
