Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\User\Dev\DE10-Nano\WAV_PLAYER\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\User\Dev\DE10-Nano\WAV_PLAYER\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading WAV_PLAYER/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding fifo_0 [altera_avalon_fifo 24.1]
Progress: Parameterizing module fifo_0
Progress: Adding fifo_1 [altera_avalon_fifo 24.1]
Progress: Parameterizing module fifo_1
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 24.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_5
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: soc_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system: Generating "soc_system" for QUARTUS_SYNTH
Info: fifo_0: Starting RTL generation for module 'soc_system_fifo_0'
Info: fifo_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_system_fifo_0 --dir=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0002_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0002_fifo_0_gen//soc_system_fifo_0_component_configuration.pl --do_build_sim=0}]
Info: fifo_0: Done RTL generation for module 'soc_system_fifo_0'
Info: fifo_0: "soc_system" instantiated altera_avalon_fifo "fifo_0"
Info: fifo_1: Starting RTL generation for module 'soc_system_fifo_1'
Info: fifo_1:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_system_fifo_1 --dir=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0003_fifo_1_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0003_fifo_1_gen//soc_system_fifo_1_component_configuration.pl --do_build_sim=0}]
Info: fifo_1: Done RTL generation for module 'soc_system_fifo_1'
Info: fifo_1: "soc_system" instantiated altera_avalon_fifo "fifo_1"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'
Info: pio_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0005_pio_0_gen//soc_system_pio_0_component_configuration.pl --do_build_sim=0}]
Info: pio_0: Done RTL generation for module 'soc_system_pio_0'
Info: pio_0: "soc_system" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'soc_system_pio_1'
Info: pio_1:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_1 --dir=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0006_pio_1_gen//soc_system_pio_1_component_configuration.pl --do_build_sim=0}]
Info: pio_1: Done RTL generation for module 'soc_system_pio_1'
Info: pio_1: "soc_system" instantiated altera_avalon_pio "pio_1"
Info: pio_3: Starting RTL generation for module 'soc_system_pio_3'
Info: pio_3:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_3 --dir=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0007_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0007_pio_3_gen//soc_system_pio_3_component_configuration.pl --do_build_sim=0}]
Info: pio_3: Done RTL generation for module 'soc_system_pio_3'
Info: pio_3: "soc_system" instantiated altera_avalon_pio "pio_3"
Info: pio_4: Starting RTL generation for module 'soc_system_pio_4'
Info: pio_4:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_4 --dir=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0008_pio_4_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0464_2350239746335467302.dir/0008_pio_4_gen//soc_system_pio_4_component_configuration.pl --do_build_sim=0}]
Info: pio_4: Done RTL generation for module 'soc_system_pio_4'
Info: pio_4: "soc_system" instantiated altera_avalon_pio "pio_4"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fifo_0_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_0_in_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fifo_0_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_0_in_agent"
Info: fifo_0_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_0_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/User/Dev/DE10-Nano/WAV_PLAYER/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: fifo_0_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fifo_0_in_burst_adapter"
Info: Reusing file C:/Users/User/Dev/DE10-Nano/WAV_PLAYER/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/User/Dev/DE10-Nano/WAV_PLAYER/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/User/Dev/DE10-Nano/WAV_PLAYER/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/User/Dev/DE10-Nano/WAV_PLAYER/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/User/Dev/DE10-Nano/WAV_PLAYER/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 37 modules, 93 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
