{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711036728476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711036728477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 18:58:48 2024 " "Processing started: Thu Mar 21 18:58:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711036728477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711036728477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711036728477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1711036728707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogstart05.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verilogstart05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VERILOGStart05 " "Found entity 1: VERILOGStart05" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter30.v 1 1 " "Found 1 design units, including 1 entities, in source file filter30.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter30 " "Found entity 1: filter30" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter30.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter8.v 1 1 " "Found 1 design units, including 1 entities, in source file filter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter8 " "Found entity 1: filter8" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count100000.v 1 1 " "Found 1 design units, including 1 entities, in source file count100000.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count100000 " "Found entity 1: Count100000" {  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count250.v 1 1 " "Found 1 design units, including 1 entities, in source file count250.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count250 " "Found entity 1: Count250" {  } { { "Count250.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count250.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicillumination4indicators.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamicillumination4indicators.v" { { "Info" "ISGN_ENTITY_NAME" "1 DynamicIllumination4Indicators " "Found entity 1: DynamicIllumination4Indicators" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataconversionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file dataconversionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataConversionUnit " "Found entity 1: DataConversionUnit" {  } { { "DataConversionUnit.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setter.v 1 1 " "Found 1 design units, including 1 entities, in source file setter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Setter " "Found entity 1: Setter" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiveruart.v 1 1 " "Found 1 design units, including 1 entities, in source file receiveruart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiverUART " "Found entity 1: ReceiverUART" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitteruart.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitteruart.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransmitterUART " "Found entity 1: TransmitterUART" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transceiveri2c.v 1 1 " "Found 1 design units, including 1 entities, in source file transceiveri2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransceiverI2C " "Found entity 1: TransceiverI2C" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711036728753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711036728753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VERILOGStart05 " "Elaborating entity \"VERILOGStart05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711036728779 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator " "Converted elements in bus name \"indicator\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator\[3..0\] indicator3..0 " "Converted element name(s) from \"indicator\[3..0\]\" to \"indicator3..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728781 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711036728781 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator0 " "Converted elements in bus name \"indicator0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator0\[6..0\] indicator06..0 " "Converted element name(s) from \"indicator0\[6..0\]\" to \"indicator06..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728781 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711036728781 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator1 " "Converted elements in bus name \"indicator1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator1\[6..0\] indicator16..0 " "Converted element name(s) from \"indicator1\[6..0\]\" to \"indicator16..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728781 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711036728781 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator2 " "Converted elements in bus name \"indicator2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator2\[6..0\] indicator26..0 " "Converted element name(s) from \"indicator2\[6..0\]\" to \"indicator26..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728782 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711036728782 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator3 " "Converted elements in bus name \"indicator3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator3\[6..0\] indicator36..0 " "Converted element name(s) from \"indicator3\[6..0\]\" to \"indicator36..0\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728782 ""}  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1711036728782 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Count250 inst9 " "Block or symbol \"Count250\" of instance \"inst9\" overlaps another block or symbol" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 88 632 776 168 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1711036728803 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk TransmitterUART inst18 " "Port \"clk\" of type TransmitterUART and instance \"inst18\" is missing source signal" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 544 784 936 656 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1711036728803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransceiverI2C TransceiverI2C:inst23 " "Elaborating entity \"TransceiverI2C\" for hierarchy \"TransceiverI2C:inst23\"" {  } { { "VERILOGStart05.bdf" "inst23" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 632 784 96 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataBuf TransceiverI2C.v(14) " "Verilog HDL or VHDL warning at TransceiverI2C.v(14): object \"dataBuf\" assigned a value but never read" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711036728810 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(46) " "Verilog HDL assignment warning at TransceiverI2C.v(46): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728810 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(49) " "Verilog HDL assignment warning at TransceiverI2C.v(49): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728810 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(62) " "Verilog HDL assignment warning at TransceiverI2C.v(62): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728811 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(65) " "Verilog HDL assignment warning at TransceiverI2C.v(65): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728811 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(78) " "Verilog HDL assignment warning at TransceiverI2C.v(78): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728811 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TransceiverI2C.v(85) " "Verilog HDL assignment warning at TransceiverI2C.v(85): truncated value with size 32 to match size of target (3)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728811 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(101) " "Verilog HDL assignment warning at TransceiverI2C.v(101): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728812 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(104) " "Verilog HDL assignment warning at TransceiverI2C.v(104): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728812 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(117) " "Verilog HDL assignment warning at TransceiverI2C.v(117): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728812 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(129) " "Verilog HDL assignment warning at TransceiverI2C.v(129): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728812 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(140) " "Verilog HDL assignment warning at TransceiverI2C.v(140): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728813 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(160) " "Verilog HDL assignment warning at TransceiverI2C.v(160): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728813 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(163) " "Verilog HDL assignment warning at TransceiverI2C.v(163): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728813 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(176) " "Verilog HDL assignment warning at TransceiverI2C.v(176): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728813 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TransceiverI2C.v(183) " "Verilog HDL assignment warning at TransceiverI2C.v(183): truncated value with size 32 to match size of target (3)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728814 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(197) " "Verilog HDL assignment warning at TransceiverI2C.v(197): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728814 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(208) " "Verilog HDL assignment warning at TransceiverI2C.v(208): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728814 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(228) " "Verilog HDL assignment warning at TransceiverI2C.v(228): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728814 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(231) " "Verilog HDL assignment warning at TransceiverI2C.v(231): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728814 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(245) " "Verilog HDL assignment warning at TransceiverI2C.v(245): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728815 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(248) " "Verilog HDL assignment warning at TransceiverI2C.v(248): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728815 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(261) " "Verilog HDL assignment warning at TransceiverI2C.v(261): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728815 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(273) " "Verilog HDL assignment warning at TransceiverI2C.v(273): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728815 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(284) " "Verilog HDL assignment warning at TransceiverI2C.v(284): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728815 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(304) " "Verilog HDL assignment warning at TransceiverI2C.v(304): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728816 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(316) " "Verilog HDL assignment warning at TransceiverI2C.v(316): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728816 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TransceiverI2C.v(323) " "Verilog HDL assignment warning at TransceiverI2C.v(323): truncated value with size 32 to match size of target (3)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728816 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(337) " "Verilog HDL assignment warning at TransceiverI2C.v(337): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728816 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(348) " "Verilog HDL assignment warning at TransceiverI2C.v(348): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728817 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(359) " "Verilog HDL assignment warning at TransceiverI2C.v(359): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728817 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(371) " "Verilog HDL assignment warning at TransceiverI2C.v(371): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728817 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TransceiverI2C.v(378) " "Verilog HDL assignment warning at TransceiverI2C.v(378): truncated value with size 32 to match size of target (3)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728817 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(391) " "Verilog HDL assignment warning at TransceiverI2C.v(391): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728818 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(394) " "Verilog HDL assignment warning at TransceiverI2C.v(394): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728818 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(407) " "Verilog HDL assignment warning at TransceiverI2C.v(407): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728818 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(423) " "Verilog HDL assignment warning at TransceiverI2C.v(423): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728818 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TransceiverI2C.v(426) " "Verilog HDL assignment warning at TransceiverI2C.v(426): truncated value with size 32 to match size of target (8)" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728818 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "TransceiverI2C.v(404) " "Verilog HDL Case Statement warning at TransceiverI2C.v(404): case item expression covers a value already covered by a previous case item" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 404 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1711036728819 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledError TransceiverI2C.v(3) " "Output port \"ledError\" at TransceiverI2C.v(3) has no driver" {  } { { "TransceiverI2C.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransceiverI2C.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1711036728822 "|VERILOGStart05|TransceiverI2C:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count250 Count250:inst9 " "Elaborating entity \"Count250\" for hierarchy \"Count250:inst9\"" {  } { { "VERILOGStart05.bdf" "inst9" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 88 632 776 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Count250.v(11) " "Verilog HDL assignment warning at Count250.v(11): truncated value with size 32 to match size of target (8)" {  } { { "Count250.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count250.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728857 "|VERILOGStart05|Count250:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count100000 Count100000:inst8 " "Elaborating entity \"Count100000\" for hierarchy \"Count100000:inst8\"" {  } { { "VERILOGStart05.bdf" "inst8" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 384 528 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Count100000.v(11) " "Verilog HDL assignment warning at Count100000.v(11): truncated value with size 32 to match size of target (17)" {  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728858 "|VERILOGStart05|Count100000:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitterUART TransmitterUART:inst18 " "Elaborating entity \"TransmitterUART\" for hierarchy \"TransmitterUART:inst18\"" {  } { { "VERILOGStart05.bdf" "inst18" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 544 784 936 656 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TransmitterUART.v(31) " "Verilog HDL assignment warning at TransmitterUART.v(31): truncated value with size 32 to match size of target (16)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728860 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TransmitterUART.v(43) " "Verilog HDL assignment warning at TransmitterUART.v(43): truncated value with size 32 to match size of target (16)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728860 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TransmitterUART.v(50) " "Verilog HDL assignment warning at TransmitterUART.v(50): truncated value with size 32 to match size of target (3)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728860 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TransmitterUART.v(62) " "Verilog HDL assignment warning at TransmitterUART.v(62): truncated value with size 32 to match size of target (16)" {  } { { "TransmitterUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/TransmitterUART.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728860 "|VERILOGStart05|TransmitterUART:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicIllumination4Indicators DynamicIllumination4Indicators:inst10 " "Elaborating entity \"DynamicIllumination4Indicators\" for hierarchy \"DynamicIllumination4Indicators:inst10\"" {  } { { "VERILOGStart05.bdf" "inst10" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 632 848 328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DynamicIllumination4Indicators.v(15) " "Verilog HDL assignment warning at DynamicIllumination4Indicators.v(15): truncated value with size 32 to match size of target (4)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(23) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(23): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator0 DynamicIllumination4Indicators.v(26) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(26): variable \"indicator0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(28) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(28): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator1 DynamicIllumination4Indicators.v(31) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(31): variable \"indicator1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(33) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(33): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator2 DynamicIllumination4Indicators.v(36) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(36): variable \"indicator2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.v(38) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(38): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "indicator3 DynamicIllumination4Indicators.v(41) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(41): variable \"indicator3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "indicator DynamicIllumination4Indicators.v(20) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(20): inferring latch(es) for variable \"indicator\", which holds its previous value in one or more paths through the always construct" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment DynamicIllumination4Indicators.v(20) " "Verilog HDL Always Construct warning at DynamicIllumination4Indicators.v(20): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[0\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[1\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[2\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728862 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[3\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[4\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[5\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"segment\[6\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[0\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[0\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[1\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[1\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[2\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[2\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[3\] DynamicIllumination4Indicators.v(20) " "Inferred latch for \"indicator\[3\]\" at DynamicIllumination4Indicators.v(20)" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711036728863 "|VERILOGStart05|DynamicIllumination4Indicators:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataConversionUnit DataConversionUnit:inst11 " "Elaborating entity \"DataConversionUnit\" for hierarchy \"DataConversionUnit:inst11\"" {  } { { "VERILOGStart05.bdf" "inst11" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 280 384 576 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DataConversionUnit.v(21) " "Verilog HDL assignment warning at DataConversionUnit.v(21): truncated value with size 32 to match size of target (4)" {  } { { "DataConversionUnit.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728864 "|VERILOGStart05|DataConversionUnit:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DataConversionUnit.v(22) " "Verilog HDL assignment warning at DataConversionUnit.v(22): truncated value with size 32 to match size of target (4)" {  } { { "DataConversionUnit.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DataConversionUnit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728864 "|VERILOGStart05|DataConversionUnit:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter8 filter8:inst " "Elaborating entity \"filter8\" for hierarchy \"filter8:inst\"" {  } { { "VERILOGStart05.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 536 384 504 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 filter8.v(22) " "Verilog HDL assignment warning at filter8.v(22): truncated value with size 32 to match size of target (4)" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728865 "|VERILOGStart05|filter8:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 filter8.v(42) " "Verilog HDL assignment warning at filter8.v(42): truncated value with size 32 to match size of target (4)" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728866 "|VERILOGStart05|filter8:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setter Setter:inst12 " "Elaborating entity \"Setter\" for hierarchy \"Setter:inst12\"" {  } { { "VERILOGStart05.bdf" "inst12" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 664 568 728 808 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Setter.v(24) " "Verilog HDL assignment warning at Setter.v(24): truncated value with size 32 to match size of target (3)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728867 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(40) " "Verilog HDL assignment warning at Setter.v(40): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728867 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(48) " "Verilog HDL assignment warning at Setter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728867 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(56) " "Verilog HDL assignment warning at Setter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728867 "|VERILOGStart05|Setter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Setter.v(64) " "Verilog HDL assignment warning at Setter.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Setter.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Setter.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728867 "|VERILOGStart05|Setter:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiverUART ReceiverUART:inst13 " "Elaborating entity \"ReceiverUART\" for hierarchy \"ReceiverUART:inst13\"" {  } { { "VERILOGStart05.bdf" "inst13" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 432 560 712 544 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711036728869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ReceiverUART.v(33) " "Verilog HDL assignment warning at ReceiverUART.v(33): truncated value with size 32 to match size of target (16)" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728870 "|VERILOGStart05|ReceiverUART:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ReceiverUART.v(49) " "Verilog HDL assignment warning at ReceiverUART.v(49): truncated value with size 32 to match size of target (16)" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728870 "|VERILOGStart05|ReceiverUART:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ReceiverUART.v(55) " "Verilog HDL assignment warning at ReceiverUART.v(55): truncated value with size 32 to match size of target (3)" {  } { { "ReceiverUART.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/ReceiverUART.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711036728870 "|VERILOGStart05|ReceiverUART:inst13"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[3\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711036729746 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711036729746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[2\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711036729746 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711036729746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[1\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711036729746 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711036729746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|indicator\[0\] " "Latch DynamicIllumination4Indicators:inst10\|indicator\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711036729747 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711036729747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DynamicIllumination4Indicators:inst10\|segment\[6\] " "Latch DynamicIllumination4Indicators:inst10\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DynamicIllumination4Indicators:inst10\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal DynamicIllumination4Indicators:inst10\|counter\[1\]" {  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711036729747 ""}  } { { "DynamicIllumination4Indicators.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/DynamicIllumination4Indicators.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711036729747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 32 952 1128 48 "led" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 568 952 1128 584 "tx" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[3\] VCC " "Pin \"indicator\[3\]\" is stuck at VCC" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|indicator[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[2\] VCC " "Pin \"indicator\[2\]\" is stuck at VCC" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|indicator[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[6\] VCC " "Pin \"segment\[6\]\" is stuck at VCC" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|segment[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[5\] GND " "Pin \"segment\[5\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|segment[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[4\] GND " "Pin \"segment\[4\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|segment[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[3\] GND " "Pin \"segment\[3\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|segment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[2\] GND " "Pin \"segment\[2\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|segment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[1\] GND " "Pin \"segment\[1\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|segment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[0\] GND " "Pin \"segment\[0\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711036729835 "|VERILOGStart05|segment[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711036729835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711036729926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711036730081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711036730192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711036730192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 560 152 328 576 "key1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711036730234 "|VERILOGStart05|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 648 152 328 664 "key2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711036730234 "|VERILOGStart05|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 736 152 328 752 "key3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711036730234 "|VERILOGStart05|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key4 " "No output dependent on input pin \"key4\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 824 152 328 840 "key4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711036730234 "|VERILOGStart05|key4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 912 152 328 928 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711036730234 "|VERILOGStart05|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 472 152 328 488 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711036730234 "|VERILOGStart05|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1711036730234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711036730235 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711036730235 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1711036730235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711036730235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711036730235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711036730265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 18:58:50 2024 " "Processing ended: Thu Mar 21 18:58:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711036730265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711036730265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711036730265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711036730265 ""}
