# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA {C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:46 on Aug 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA" C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:26:46 on Aug 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA {C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:46 on Aug 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA" C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile_tb.sv 
# -- Compiling module regfile_tb
# 
# Top level modules:
# 	regfile_tb
# End time: 12:26:46 on Aug 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  regfile_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" regfile_tb 
# Start time: 12:26:46 on Aug 30,2019
# Loading sv_std.std
# Loading work.regfile_tb
# Loading work.regfile
# ** Warning: (vsim-3017) C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile_tb.sv(6): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /regfile_tb/test File: C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile.sv
# ** Warning: (vsim-3722) C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile_tb.sv(6): [TFMPC] - Missing connection for port 'rd1'.
# ** Warning: (vsim-3722) C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile_tb.sv(6): [TFMPC] - Missing connection for port 'rd2'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile_tb.sv(21)
#    Time: 190 ps  Iteration: 0  Instance: /regfile_tb
# Break in Module regfile_tb at C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/regfile_tb.sv line 21
# End time: 12:27:51 on Aug 30,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 3
