# VSD_ChipDesign_Workshop_Documentation
<h2>Advance Physical Design using OpenLANE Sky130</h2>
Author: Anurag Devidas Biradar
( )
<br>
This is my summary for the VSD Workshop on Chip designing using Google Skywater 130nm PDK process using the <a href="https://github.com/efabless/openlane2">OpenLANE</a> tool chain flow.
<h2>Introduction to Workshop</h2>
This workshop was about tutorial of Advance Physical Design using Openlane SKY130.
<h3>Day_1: Inception of Open Source EDA, OpenLANE and SKY130 PDK</h3>
<h4>How to talk to computers?</h4>
<details><summary><b>Introduction to QFN-48 Package, Chip, Pads, Core, Die and IPs</b></summary>
<br>
hii
</details>

OpenLANE is an automated tool chain for RTL to GDSII flow. 
It includes various tools like Yosys, OpenSTA, OpenROAD, Magic, Netgen and other such Custom Scripts for designing and optimization.
