<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Tue Sep 19 13:55:53 PDT 2017</date>
  <user>jignasap</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2017WW38</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr22</sip_relver>
  <sip_relname>ALL_2017WW38_R1p0_PICr22</sip_relname>
  <sip_owner>jignasap</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
 <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a
            href="https://hsdes.intel.com/appstore/article/#/1406381646/main">1406381646: " FWD timing improvement request for path miscpar->m2prpt->rtch_vinf->m2prpt->miscpar through m2iosf_miscpar/fence_off_np "</a>: Fixed the timing path.
         </dd>
         <dd>                   
            2.  <a
            href="https://hsdes.intel.com/appstore/article/#/220569398/main">220569398:"FWD TGL clock gating enhancement - IOSF sideband endpoint sbetrgtreg - use sbe_sbi_idle from sbendpoint to explicitly clock gate (or use as enable) for staging of sbetrgtreg nstate, pstate,to save dynamic power "</a>: used sbi idle for clock gate.       
         </dd>
         <dd>                   
            3.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406419817/main">1406419817:" Reverse CTECH cell changes in sbc_map for sbc_gc_latchen instance "</a>: CTECH cell are changed.       
         </dd>
         <dd>                   
            4.  <a
            href="https://hsdes.intel.com/appstore/article/#/1604365523/main">1604365523:" sbcport.jtag_force_idle assertion failure with IOSF_Sideband_Endpoint_ALL_2017WW13_R1p0_PICr19 version "</a>: Disable all assertion and will fix in the next release.       
         </dd>
         <dd>                   
            5.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406416064/main">1406416064:" FWD Timing improvement for boomerang paths between rtch <-> m2pcie and rtch<-> m2iosf_iotcpar "</a>: Timing improvement is done for this path.       
         </dd>
         <dd>                   
            6.  <a
            href="https://hsdes.intel.com/appstore/article/#/220509290/main">220509290:" FWD IP_INFO file Cleanup -IOSF Sideband Endpoint "</a>: Fixed.       
         </dd>
          <dd>
            7.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406434022/main">1406434022: " FWD (PCR) [TGL CDC TFM] Update QuestaCDC and intelcdc tool versions "</a>: supports the new version as well.                    
         </dd>
         <dd>
            8. <a
             href="https://hsdes.intel.com/appstore/article/#/1405927872/main">1405927872: " (PCR) FWD TIMING_CHA: cbmisc gray_rptr_reg_2 large fanout timing improvement "</a>: Timing improvement is done for this path.                    
         </dd>
                    
      </dl>      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
 <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt> ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<ul>
         <li>This SBE release is compliant with HDK 1713 tool lock</li>
         <li>This SBE release uses the "IOSF_SVC_2017WW37"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17324&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0">https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17324&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0
</a></li>
      </ul>
      <h1>INTEGRATION GUIDE:</h1>
      <ul>
      </ul>
</body>
</html>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
