.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
100000000000000000
000000000000000000
000000000000000001
100000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000001110000000000
100000000000000001
000001111000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000000010000000001
000000000000000010
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000010100011000000000000001000000000
000000000000000000000110110000100000000000000000001000
000000000000000101000010100111100001000000001000000000
000000000000000000100100000000101010000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001001000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000010000000100000000001001000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001010000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010100000000000010110100000000000
000000000000000000000100001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
111000000000001000000000000011101000111101010100000000
100000000000001011000011111011000000111111110010000000
010000000000000111100111101000000000010110100000000000
110000000000000000000000000001000000101001010000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000011011101000000101001010000000000
000001010000001000000111001000000000010110100000000000
000000010000001011000000001001000000101001010000000000
000000010000001000000000000101000000010110100000000000
000000010000000011000000000000000000010110100000000000
000000010000001000000000000111000000010110100000000000
000010010000000011000000000000000000010110100000000000
000000010000000000000000010011000000010110100000000000
000000010000000000000010000000000000010110100000000000

.logic_tile 3 4
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000010000111101001110011001000000000
000000000000000000000011100000001100001100110000000000
000000010000000000000000000011101001110011001000000000
000000010000000000000000000000001011001100110000000000
000000010000000001000010000000001001110011001000000000
000000010000000000100100000000001110110011000000000000
000000010000000000000000000011101000101010101000000000
000000010000000000000010100000100000101010100000000000
000000010000000001000010100001101000101010101000000000
000000010000000101100000000000000000101010100000000000

.logic_tile 4 4
000000000000000000000010100101000000000000001000000000
000000000000000000000110110000001001000000000000001000
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000110110101000001000000001000000000
000000000000000111000010100000101110000000000000000000
000000000000001101100110100101000000000000001000000000
000000000000000101000000000000101100000000000000000000
000000010000000011100111000101100000000000001000000000
000000010110000000000100000000001111000000000000000000
000000010000000000000011100101100001000000001000000000
000000010000000000000000000000001110000000000000000000
000000010000000011100111000011000001000000001000000000
000000010000000000100000000000101001000000000000000000
000000010000001101100000000101100001000000001000000000
000000010000000011100000000000101101000000000000000000

.logic_tile 5 4
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000010000000010100011000001000000001000000000
000000000000000000000100000000001110000000000000000000
000000010000001000000000000111000000000000001000000000
000000010000000011000011100000001101000000000000000000
000000010000000000000000010011100000000000001000000000
000000010000001101000011010000000000000000000000000000
000000010000001000000000000111000001000000001000000000
000000010000000011000010110000001101000000000000000000
000000010000000000000010100001100000000000001000000000
000000010000000111000100000000101110000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001011000000000000001000
000000000000001000000010100000000001000000001000000000
000000000000001011000100000000001110000000000000000000
000000000000000101000010100001100001000000001000000000
000000000000000000100100000000101100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000001101000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000001111000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000010000101000000000000001000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001111000000111111110000000000
000000010000000000000000001001000000000000000000000000

.logic_tile 9 4
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000110100111000000000000001000000000
000000000000000000000011100000001100000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000111100001100000000000001000000000
000000000000000000000100000000101111000000000000000000
000000010000000011100110100011000000000000001000000000
000000010000000000000010000000101111000000000000000000
000000010000001101100000000011100001000000001000000000
000000010000000101000011100000001110000000000000000000
000000010000001001000111010011100001000000001000000000
000000010000011011000010100000001011000000000000000000
000000010000000000000000010101000001000000001000000000
000000010000000111000010100000101111000000000000000000

.logic_tile 10 4
000000000000000000000011100011100000000000001000000000
000010000000000000000000000000000000000000000000001000
000000000000000000000010000001100000000000001000000000
000000000000000000000110010000100000000000000000000000
000000000000000000000011100111001000110011001000000000
000000000000000001000000000000101011001100110000000000
000000000000000000000000000011001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000010000000000000000000001101000110011001000000000
000000010000001001000000000000101011001100110000000000
000000010000000001000000000101001000110011001000000000
000000010000000000000000000000101010001100110000000000
000000010010000000000010010111101000101010101000000000
000000010100000000000111010000100000101010100000000000
000000010000000000000000000111001000110011001000000000
000000010000000000000010010000101001001100110000000000

.logic_tile 11 4
000010000000000000000111110001100000000000001000000000
000000000000010000000010010000100000000000000000001000
000000000000001000000111100101100000000000001000000000
000000000000001011000100000000001011000000000000000000
000000000010000000000000000001000001000000001000000000
000000000000000000000011100000101110000000000000000000
000000000000001111100011110111100001000000001000000000
000000000000001001000010010000101100000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000001000010000011100001000000001000000000
000000010000000001000000000000001011000000000000000000
000000010000100000000000000101100001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000001000010100101100001000000001000000000
000000010000000000000110100000101111000000000000000000

.logic_tile 12 4
000000000000000111100000000001000000000000001000000000
000000000000000111100000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000111110000001001001100111000000000
000000000000000000000011010000001110110011000000000000
000000010000000000000011100011001000001100111000000000
000000010000000111000000000000101110110011000000000000
000000010000000000000000010011101000001100111000000000
000000010000000000000011000000101101110011000000000000
000000010000000111000000000000001000001100111000000000
000000010000000000000000000000001100110011000000000000
000000010000001000000000000000001001001100111000000000
000000010000001011000000000000001011110011000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000011000000000000001000000000
000000000000010000000011110000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010000000101000010110000000000000000001000000000
000000010000000000000011110000001101000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000101000010100000001100000000000000000000
000000010000000001000010000111100000000000001000000000
000000010000000000100100000000001001000000000000000000
000000010000001000000000000011100000000000001000000000
000000010000001111000000000000101011000000000000000000

.logic_tile 2 5
000000000000000101000010100001000000000000001000000000
000000000100010000100111110000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000010110000101011000000000000000000
000011000000000000000011100101001000001100111000000000
000000000000000000000111110000101110110011000000000001
000000000000000000000000000001001001001100111000000000
000000000000001101000011110000101010110011000000000000
000000010000000000000000000101101000001100111000000000
000010010000000000000000000000101001110011000000000001
000000011110000000000000000001001000001100111000000000
000000010000000000000000000000101000110011000000000000
000000010000000111000011100101001000001100111000000100
000000010000000000000000000000101011110011000000000000
000001010000000000000000000001101000001100111000000000
000010110000000000000000000000101011110011000000000000

.logic_tile 3 5
000000000000000000000000001000001000101010100000000000
000000000000000000000000000011000000010101010000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001001100110010000000
000000000000000000000000001011001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000101000000000000001000000000
000000000000000001000010110000001000000000000000010000
111000000000000001100010100000001000111100001010000000
100000000000000000000100000000000000111100000000000000
110000000001001000000000000000000000010110100100000001
110000000000000101000000001011000000101001010000000001
000000000000000101000000010011000001100110010000000000
000000000000000000100011100000101101100110010000000000
000000010000000000000000010000011000000011110000000000
000000010000000000000010000000000000000011110000000000
000000010000000000000110100101111111000111110100000000
000000010000000001000000000111001011000010110010000000
000000010000000000000010001101111001001011100100000000
000000010000000001000010110011111111001111000010000000
000000010000000101000010101011101000110100010100000000
000000010000000000100100001101011111110000110000000000

.logic_tile 5 5
000000000100001111100000000000000001000000001000000000
000000000000000111100000000000001010000000000000010000
111000000000000000000000010000001000111100001000000000
100000000000000000000011010000000000111100000000000000
010000000000101101000011111000000000010110100010000000
110000000000000111100010101101000000101001010000000000
000000000000000111000110110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000010000001001100000000001001100000000000000000010
000000010000001101000000000011001000001011100000000000
000000010000001000000110000001100001001100110000000100
000000010000001111000000001101101101110011000010000000
000000010000001000000000000101100000010110100010000000
000000010000001101000000000000100000010110100000000010
000000010000000000000000000101011100111000000110000000
000000010000000000000000000101001110111101000010000010

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000100000000000000000000001000111100001000000000
000000001100000000000000000000000000111100000011010001
000000100000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000001000000000000000000000000011100000011110000000000
000010000000000000000000000000010000000011110000000000
000000010000000111000000000000000000001111000000000000
000000010000000000100000000000001111001111000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000011100111010111000000010110100000000000
000000010000000000000111100000100000010110100000000000
000000010000000111000000000000000000001111000000000000
000000010000000000100000000000001100001111000000000000

.logic_tile 8 5
000001000101100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110000111000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001110000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010001011101100000000000000000000000001000000000
000000010000000101000000000000001110000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000111101000110011001000000000
000000000000000000000000000000001111001100110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010110010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000011010000000000100000000000000000000000000000000
000000010000001000000000000101100000010110100000000000
000000010000000111000000000000100000010110100000000000

.logic_tile 11 5
000000100000000000000000000111100001000000001000000000
000001001010000000000000000000101111000000000000010000
000000000000000000000010100111000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000010010000000000000000111000000000000001000000000
000000011110010000000010100000100000000000000000000000
000000010000000101100000000000000000000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000001000000010111000000000000001000000000
000000010110000000000010100000100000000000000000000000
000000010000000000000110100000000000000000001000000000
000000010000000000000010000000001111000000000000000000

.logic_tile 12 5
000010000000010000000000000101101001001100111000000000
000001101100100000000000000000101100110011000000010000
000000000000000101000010100000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000010100001010000000000000000001001111100001000000000
000010000000000111000000000000001100111100000000000000
000000000000000000000000010111001000000100000000000000
000000000000000111000011010000001110000100000000000000
000000010000010000000000000000001011001100110000000000
000000010000100000000000000000001001001100110000000000
000000010000000000000000000000000001001111000000000000
000000010000000001000000000000001001001111000000000000
000000010000001001100000000001100000010110100000000000
000000010000010001000000000000000000010110100000000000
000001010000000000000000000001100000010110100000000000
000010110000000000000000000000100000010110100000000000

.logic_tile 13 5
000000000000000000000011101001111100101011010000000000
000000000000000000000000001011011100000111010000000000
000000000000001111100000010001101110101010100000000000
000000000000000001000011110000110000101010100000000000
000000000000001000000110100101111000110011110000000000
000000000000000001000000001011101100010010100000000000
000000000000001000000110010000000001011001100000000000
000000000000000101000011101001001110100110010000000000
000000010000001000000110010011100001100110010000000000
000000010000000111000010010000001111100110010000000000
000000010000000001100110001101101110000000000000000000
000000010000000000100111100101101111100000000000000000
000000010000000001100110011011001010000000000000000000
000000010000000000000110000001101011010000000000000000
000000010000001000000011101011101101110011110000000000
000000010000001001000100001011111011010010100000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000000000111111011001000000000000000
000000000000000000000000001111001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000001000000110101101101110000000000000000000
000000000000000101000000000011100000010100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 6
000000000000001001000010111011101000100001000100100001
000000000000000001100010100111001000111011010000010110
111000000000000001100010111000000000010110100000000000
100000000000000000000010100001000000101001010000000011
010000000000000000000000001011111000000000010000100000
100000000000000000000010001001101001000000000000000000
000000000000000101000110000000000001000000100100000000
000000000000000000000010010000001110000000000000000001
000000000000000000000000000001011011101100010100000000
000000000000000000000000000000111110101100010000100011
000000000000000001000110000101111110010110100100000000
000000000000000000100000000001000000010101010000100000
000000000000000000000000000000000001001111000000000001
000000000000000000000000000000001011001111000000000010
110000000000000101000000001111100000000110000100000000
000000000000000101000000001001001011101111010000100000

.logic_tile 3 6
000000000001011000000000010101000000000000001000000000
000000000000001111000011110000100000000000000000001000
000000100000000000000000000001000000000000001000000000
000001000100000000000000000000100000000000000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010010000001011110011000000000000
000010000000001000000110000000001001001100111000000000
000000000000001001000100000000001110110011000000000000
000000000000000101000010100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000101000000000000000000110011000000000000

.logic_tile 4 6
000000000000000101000000000000000000000000001000000000
000000001000000000100010100000001001000000000000001000
000000000000000000000110000101100001000000001000000000
000000000000001101000100000000001001000000000000000000
000000100000000000000010100101001001001100111000000000
000000000010000001000111100000001011110011000000000000
000000000000000011100010110001101000001100111000000000
000000000000000101100010010000001010110011000000000000
000100000000000000000000000101001000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001010110011000000000000
000010100001000000000000000001001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 5 6
000010000000100000000000000000000000000000001000000000
000000000001010000000000000000001101000000000000001000
000000000000000111000000000101101101001100111000000000
000000000000000000100000000000111000110011000000000000
000000100000000000000000000011101001001100111000000001
000001000000010000000000000000101010110011000000000001
000000000000000111000010100011101000001100111000000001
000000000000000000100010100000000000110011000000000000
000000100000000101000010110011001000001100111000000001
000001000000000000100110010000100000110011000000000000
000000000000000000000110000101101001001100111010000000
000000000000001101000100000000001110110011000000000001
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000001000000000000101101001001100111000000000
000000000000001001000000000000001011110011000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000001101000000000000001000
000000000000000111000000000101000001000000001000000000
000000000000100000000010110000101011000000000000000000
000000000000000001000011110011000001000000001000000000
000000000000001111000111100000001001000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000001101100010100000001010000000000000000000
000000000000000001000000000101000001000000001000000000
000000000000000001000011110000101100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000111000000000000101000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 9 6
000000001010000001100000000001000000000000001000000000
000000000100000000100000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000111000000000111101000000000000000000000
000001000000000000000000000101100000010100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000100000000000000000010000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001011000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001011000000000000000000
000000100001010000000000000000001000111100001000000000
000001001010000000000000000000000000111100000000000001
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100001010000000000000101000000010110100000000000
000001001110100101000000000000000000010110100000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000001100000000000010110000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001001111100000110100010000000
000001000000000000000000001001001001001111110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001011000000000000001000
000000000000000000000000010000001010001100111000000000
000000000000000000000010010000011101110011000000000000
000000000000000000000110000011001000001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001001000000000000001010110011000000000000
000000000000000011100010100011001001001100111000000000
000000000000000000100010100000001101110011000000000000
000000000000000000000010100111001000001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000011100000000011101000001100111000000000
000000000000000000100000000000101110110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101100110011000000000000

.logic_tile 2 7
000000000000000101100110100111100001000000001000000000
000000000000000000000010010000001100000000000000001000
000000000000001101100000000101000000000000001000000000
000000000000000101000000000000101000000000000000000000
000000000000000000000010010101000000000000001000000000
000000000000000000000110100000101101000000000000000000
000000000000000001000110110101100000000000001000000000
000000000000000000100010100000001001000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000000001000010000000101000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000101000010010000101101000000000000000000

.logic_tile 3 7
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000100000110011000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000100000000000000000001111001111000000000011
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 4 7
000010100000000000000000000111101001001100110000000000
000000000000000000000000000000101000110011000000010000
111000000000000000000000001101011100111000000110100000
100000000000001111000000001101011110111110000000000010
110000000100001111100010100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000011101011101001110110000000
000000000000000101000010100111001010101000010000100010
000000000000001000000110000011001110101001110100000001
000000001010000001000100000101101011101000010000100010
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000111000101001110101001010100000001
000000001000000001000000000011001010101010010000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 7
000000100000001001000010111011101000001100110000000000
000001000000000001100011111001000000110011000000010000
000000000000000000000010110011111011000100010000000000
000000000000000101000010100001101001100010000000000000
000000000000100000000111100011011010100010100000000000
000000000000000000000111100001011011101000100000000000
000000000000000011100000000111101000110011000000000000
000000000000000000100010101001011011000000000000000000
000000000000000111000110010011001110000000010000000000
000000000000000000100010001011111110000000000000000000
000000000000000011100000000001000000010110100000000000
000000000000000000100011110000000000010110100010000000
000000000000000001100000010000000001001111000000000000
000000000000000000000011010000001000001111000010000000
000000000000000111000000001000000000010110100000000000
000000000000000000000000001001000000101001010010000000

.ramb_tile 6 7
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000111100101100000000000001000000000
000000001110000000000100000000001101000000000000010000
000000001010000000000111100011001000000000000000000100
000000000000000000000000001001001100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111100000011010000011110000000000
000000000000000111000100000000000000000011110000000000
000000000001001111100000010011100000010110100000000000
000000000000000011000011100000100000010110100000000000
000001000000100000000111000000011010000011110000000000
000010000001010000000100000000010000000011110000000000
000000000000010011100000000000011000000011110000000000
000000000000100000100000000000010000000011110000000000
000000001100000000000111000111011110101010100000000000
000000000000000000000000000000010000101010100000000000

.logic_tile 8 7
000000000000000001000000000001000000000000001000000000
000010101100000000000000000000001111000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000010000000000000000000000111000000000000001000000000
000001000010000000000000000000001101000000000000000000
000000000000000000000110100111000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100110110111100001000000001000000000
000000000000000000100010100000001100000000000000000000
000000001010000000000110110111100001000000001000000000
000000100000000111000010100000001111000000000000000000
000000000000001011100111000111000001000000001000000000
000000000000001011000011100000101101000000000000000000
000001000110001101100011100111100001000000001000000000
000000000000000101000010010000101101000000000000000000

.logic_tile 9 7
000000001010000111000000000011000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001010000000000000000000
000001000000000000000000000101101001110011001000000000
000000000101000000000000000000101010001100110000000000
000000000000000111000000010101101000110011001000000000
000000000000001001100011110000001111001100110000000000
000000000000000011100000000001001001110011001000000000
000010000000000000000000000000001101001100110000000000
000000000000000000000011110000001001110011001000000000
000000000000000000000011010000001101110011000000000000
000010100001000000000000000000001001110011001000000000
000000000000100000000010010000001001110011000000000000
000001000000000111000000000111101000110011001000000000
000000100000000000100000000000001000001100110000000000

.logic_tile 10 7
000000000000001000000010000000000001000000001000000000
000000000000001111000100000000001010000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000010000101000001000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000101000010000101000000000000001000000000
000000000000000001100110010000101010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000000000

.logic_tile 11 7
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000010010000001110000000000000000000
000010100000000001000000000011100000000000001000000000
000000000100000000100000000000001010000000000000000000
000001000000100001000000000101100000000000001000000000
000000100001010000100000000000001001000000000000000000
000000100000001101100110110011100000000000001000000000
000001000000000011000010100000101111000000000000000000
000000000000000101000110100001100000000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000010111000011110011000000000000001000000000
000000000000000111100111000000101100000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000101111000000000000000000

.logic_tile 12 7
000000000000000000000111100111011011100010000000000000
000000000100000000000010111001111101001000100000000000
000000000000000000000010100000001000000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000010000000010100000011010000011110000000000
000000000100000000000100000000000000000011110000000000
000001000000000001000000010101000000010110100000000000
000000100000001101100010000000100000010110100000000000
000010100000000000000111000001100000010110100000000000
000001000000000000000000000000100000010110100000000000
000001001100000000000000010111111010000000000000000000
000000100000000000000011001011001110110000000000000000
000000000000101000000000010001001100001100110000000000
000000000000000001000011010000110000110011000000000000
000000000000100011100000000000000001001111000000000000
000000000001000000000000000000001011001111000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000001101000001100000010000000000
000000000000001101000011110001001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010101010100000000000
000000000000000000000000000011010000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000001100110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 8
000000000000001111000000000111100000000000001000000000
000000000000000101000000000000101000000000000000010000
111000000000001001100000000000001000111100001000000000
100000000000000001100000000000000000111100000000100000
010000000000000011100110001101001110111101010100100000
100000000000000001100000000101010000101000000000000001
000100000000000001100000001111111000111101010110100000
000100000000000001100000000001000000101000000000000001
000000000000000000000000000000011100001100110000000000
000000000000000000000000001101010000110011000000000000
000000000000000000000010010000001011001100110000000000
000000000000000000000010100001011101110011000000000000
000000000000000000000000011111111010101000000100000001
000000000000000000000010100101000000111101010000100000
110000000000001001100000001101011100111101010100000000
000000000000000101000010000001010000101000000000100001

.logic_tile 3 8
000000000000000111000110110001100000000000001000000000
000000001000000000000010100000100000000000000000001000
000000000000000000000111010000000000000000001000000000
000000000000000000000110100000001001000000000000000000
000000000000000000000111000000001000001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000011100110100000001000001100111000100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000100

.logic_tile 4 8
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001110000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000010110000101100000000000000000000
000000000000000000000111010101100000000000001000000000
000000000000000000000111000000101101000000000000000000
000000000000000011100000010011100001000000001000000000
000000000000000000000011000000101011000000000000000000
000000000000000011100000000111000001000000001000000000
000000000000000000000010010000101001000000000000000000
000000000000000011000000000001000000000000001000000000
000000000000000000100000000000100000000000000000000000

.logic_tile 5 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000001000000000011011100100010000000000000
000000000110000101000000000111001010001000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100001000000000111001010100110000000000000
000000000000001111100000000011001111100100010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100010010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000001001101000010000110100000011
000000000000100000000000000101011111110000110010000010

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000001001010001000000000000101100001000000001000000000
000010000000001011000000000000101010000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001111000111000111000000000000001000000000
000000000000001011100111100000100000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000011100111100001000000001000000000
000000001101010000000000000000101010000000000000000000
000000000000001000000010000101100000000000001000000000
000001000000001011000000000000100000000000000000000000
000100001101010000000111000001100000000000001000000000
000000000000100000000100000000001001000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001101100000010000000000000000001000000000
000000000000000101000010100000001101000000000000000000
000010100001000000000000000011000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 8
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001101110011000000010000
000000000000000000000000000111001001110011001000000000
000000000000000000000000000000001010001100110000000000
000000001010000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111100000001111111100110011000000000000
000000000000000000000000001111000000001100110000000000
000000000000001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 10 8
000000000000000001000000000001100001000000001000000000
000000000000000000100000000000101101000000000000010000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110010100101
000000001010000000000000000000000000000011110001000110
000000000000000000000000000000001110000011110010000100
000000000000000000000011110000000000000011110001100111
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000010000000000000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000010000
000001000000000000000000000111000000000000001000000000
000000100000000000000000000000101111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000100000000101000000000011000000000000001000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000010110011000000000000001000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000010110000000000000000001000000000
000010100000000000000011100000001100000000000000000000

.logic_tile 12 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000010000000001000000001000000000
000001000000000000000011010000001111000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000111100000000111001000001100111000000000
000000000000000000100011100000101110110011000000000000
000001000000000000000000010011101000001100111000000000
000000100000000000000011010000101100110011000000000000
000000000000000111100111010000001001001100111000000000
000000000000000000100111000000001111110011000000000000
000000000000000011100011100011001000001100111000000000
000000000000000000000011100000101100110011000000000000

.logic_tile 13 8
000000000000000000000110110101101000100010000000000000
000000000000000000000011101111111001000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000111000000001101110011000000000000
000000000000000000000000000000011010110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000111100010100000000001001100110000000000
000000000000000000000110111011001010110011000000000000
111000000000000000000010100011011010001100110000000000
100000000000001101000110110000101000110011000000000000
010000000000000000000000000000011111001011100100000000
100000000000000000000000000111001000000111010000100100
000010100000000001100000001000001111110001010100000001
000001001110000000000000001011001001110010100010000001
000000000000001001100110110000001110110100010100000011
000000000000000001000011010111011001111000100000000001
000010000000000000000110100011001110110001010100000001
000001000000000000000000000000001100110001010010000000
000000000000000101000000010011001000000110110100000010
000001000000000000000010100000111110000110110000000001
110010000000001000000000010111011001000111010100000110
000001000000000101000010100000011111000111010000000000

.logic_tile 2 9
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001000000000000101100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000001001001100111000000000
000000001000000000000100000000001000110011000000000000
000110100000000101100000000000001001001100111000000000
000100001100001101000000000000001010110011000000000000
000000000000000000000011100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000111000000001000001100111000000100
000000000000000000000000000000001101110011000000000000
000000100000000000000111000011101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 3 9
000000000000000000000000000101101000001100110000100000
000000000000000000000000000000000000110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011000111
000000000000000000000000000000000000000000000011000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110100001111011000000000000000000
000000000000000000000100000111001011000000100000000000
000000000000001111000000000000000000000000000000000000
000000001000001101000000000000000000000000000000000000
000000000000000000000000001000001111100000000000000000
000000000000000000000000001011001100010000000010100000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000001000010000000000000101000000000000001000000000
000000001100000000000000000000000000000000000000010000
000000000000000000000111101111001001000000100000000000
000000000000000000000000001011001001000001010000000001
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 8 9
000010000101000000000000000101000000000000001000000000
000000000100100000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000010100010000000000000010000001000111100001000000000
000000000000010000000010010000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001110101010100000000000
000000000000000000000000001011010000010101010000000000

.logic_tile 9 9
000000000000000000000000000101000001000000001000000000
000000001010000000000000000000101010000000000000001000
000000000000000011100000000001100000000000001000000000
000000000000000000100010100000101010000000000000000000
000010100000001111100000010111000000000000001000000000
000000000000001111100011110000101010000000000000000000
000000000000001001100000000111000001000000001000000000
000000000000000111100000000000101010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101100110110111000001000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000000011100110110111000001000000001000000000
000000000000000111000010100000001101000000000000000000
000000001100000000000011100111100001000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 10 9
000000000100000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000010000001111011001100111000100000
000000000000010101000100000000001110110011000000000010
000000000000000000000000000000001001110011001000000000
000000000100000000000000000000001011110011000000000000
000000000000000101000010000000001001110011001000000000
000000000000001001000010000000001001110011000000000000
000001000000000000000000000000001000110011001000000000
000010101100000001000000000000001100110011000000000000
000000000000001000000000000011101001110011001000000000
000000000000100111000000000000001111001100110000000000
000000000001010000000000000101101000101010101000000000
000000001110000000000000000000000000101010100000000000
000000001110001000000000000000001001110011001000000000
000000000000000111000010000000001011110011000000000000

.logic_tile 11 9
000010001001000000000011100000000000000000001000000000
000000000000100000000000000000001110000000000000010000
000000000000101000000000000111000000000000001000000000
000000000001010111000000000000000000000000000000000000
000000000001010000000111100000000000000000001000000000
000000001010000000000100000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000010000000010000000000001101101000000000000000000000
000000001010000000000000000001000000101000000000000000
000001001110100000000000000000000000000000000000000000
000000100001010000000010010000000000000000000000000000
000010000000000101100000000111101001000000010000000010
000000001010000000000000001101011101010110100000000000
000001001110001000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000

.logic_tile 12 9
000000000000001000000000000111101001001100111000000000
000000001110000001000000000000101000110011000000010000
000000000000001000000000000001101000111100001000000000
000000000000000111000010100000000000111100000000000000
000010000000010000000000001000001000000100000000000000
000000000000100000000000001101001000001000000000000010
000000000000000101000010100000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000010000000000000000000000000000000001111000000000000
000001000100000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000010000011010000011110000000000
000000000000000000000011000000000000000011110000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000010100001100000000000001000000000
000000000000001111000100000000000000000000000000001000
000000100000000101000000000101100000000000001000000000
000001000000000000100000000000001010000000000000000000
000000000000000101000010100101101000001100111000000000
000000000000001111100000000000001000110011000000000000
000000000000000101000000000011101000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000110100011001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000001000000000000101001000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 2 10
000000000000000001100000000000001000001100110000000000
000000000000000000000000000011000000110011000000010000
011000000000000000000000000000000000001111000100000000
100000001010000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110001000000
000000100000000000000000010111100000010110100000000010
000001000000001101000010010000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 3 10
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000011100011100000011011110011001000000000
000000000000000000100000000000011000110011000000000000
000000000000001000000111000101001000101010101000000000
000000000000000011000000000000000000101010100000000000
000000000000000011100111010101101000101010101000000000
000000000000000000000111010000000000101010100000000000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001011110011000000000000
000000000001000000000000000000001001110011001000000000
000000000000000000000000000000001001110011000000000000
000000000001000000000000000101101000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 4 10
000000000000010011100110110000000001000000001000000000
000000000110001001000010100000001101000000000000001000
000000000000001000000111110001100001000000001000000000
000000000000000011000111100000001101000000000000000000
000000000000000101100000010001000000000000001000000000
000000000000100000000011100000001000000000000000000000
000000000000001101100011100101000000000000001000000000
000000000000000101000111110000001011000000000000000000
000000000010000000000000000001100000000000001000000000
000001000000000000000000000000101001000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 5 10
000000000000000111000000000101000000000000001000000000
000000001000000000000000000000100000000000000000001000
000011100000000000000000000101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000001001111000000000111100001000000001000000000
000010100000000111000011110000001101000000000000000000
000000000001010000000000010011000001000000001000000000
000000000000000000000010010000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001001000000010011000001000000001000000000
000000000000001011000010010000101111000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000111100101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000100111100011100000000001000000001000000000
000000000000010000000000000000001000000000000000000000
000000000000000000000011110011101000101010101000000000
000000000000000000000111110000100000101010100000000000
000000000000000000000111000011101001110011001000000000
000010100000000000000100000000101001001100110000000000
000000000000010000000000000111101001110011001000000000
000000000000000000000000000000101111001100110000000000
000001000000100000000111000101001001110011001000000000
000010000001000000000111110000101111001100110000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001011110011000000000000
000000001000000000000010000011101000110011001000000000
000000000000000000000111110000101001001100110000000000

.logic_tile 8 10
000010000000000111100000010111100000000000001000000000
000000001000000000000010100000101101000000000000001000
000000000000000000000110110101100000000000001000000000
000000000000001111000010100000101111000000000000000000
000100000010010000000110100011100000000000001000000000
000010000100000000000000000000001001000000000000000000
000000000000001101100010100101000000000000001000000000
000000000001000101000000000000101100000000000000000000
000000000000010111000010000101100001000000001000000000
000000000110000000000011110000001100000000000000000000
000001000000001011100000000101100000000000001000000000
000010100000001011100000000000001000000000000000000000
000011000000010000000000000011000001000000001000000000
000000000100000000000011100000101001000000000000000000
000000000110000000000000000001100001000000001000000000
000000000001000000000011110000001001000000000000000000

.logic_tile 9 10
000010100100000000000000000111000000000000001000000000
000000001011010000000000000000000000000000000000010000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000000000011000000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000001010101100000010000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001001000000000000000000000000000001000000000
000010001010100101000000000000001101000000000000000000
000000000001000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 10
000001000000000000000000000001101000110011001000000000
000000100000000000000000000000101101001100110000010000
000001000000100000000111100000001001110011001000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000001000010000000000010000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000011110101010100000000000
000000000110000000000100000101010000010101010000000000

.logic_tile 11 10
000011100000000000000000000011100000000000001000000000
000000000000000000000000000000101111000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000100001000000000000000101000001000000001000000000
000001001010101111000000000000001110000000000000000000
000001000000000000000110100111100001000000001000000000
000000100000000000000100000000101110000000000000000000
000000001111000111000010100011100000000000001000000000
000000000000100000100011100000001101000000000000000000
000000001110000111000010010111000001000000001000000000
000000000000000111000111100000001111000000000000000000
000000000001010101000010000111000001000000001000000000
000000001010000000000110100000101011000000000000000000
000000001110101001000010000011100000000000001000000000
000000000001000111100111100000101101000000000000000000

.logic_tile 12 10
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000001001100000000001001000111000100100000000
000000000000001001100000000011001000010001110001010001
111000000000001101000000000000011000000011110000000001
100000000000000001000011100000000000000011110001000000
010000000000000001100010000000000000010110100000000000
100000000000000000100000001101000000101001010000000001
000000000000000001100000000000011000000011110010000000
000000000000000000000000000000010000000011110000000011
000000000000001000000000000001101110010011100100000100
000000000000000001000000000000011010010011100000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001111000000000000100011
000000000000000000000000000000000001001111000010000000
000000000000000000000010000000001010001111000000000000
110000000001010000000000010011000000010110100000000100
000000000000100000000010000000000000010110100000000000

.logic_tile 2 11
000000000000001101100010100000000000000000001000000000
000000000000000101000000000000001011000000000000001000
000000000001000000000000000101001010101010101000000000
000000000000100000000000000000010000101010100000000000
000001000000000111000111000101101000101010101000000000
000000100000000000000000000000000000101010100000000000
000000000000000000000111000000001000110011001000000000
000000001010000101000100000000001001110011000000000000
000000000000000000000000000001001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000100000000000000000000111001000101010101000000000
000001000000000000000000000000100000101010100000000000
000000000000000000000111100000001001110011001000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001001000101010100000000000
000000000000000000000000000000000000101010100000000000

.logic_tile 3 11
000000000000000001000010010011000000000000001000000000
000000000000000000000110100000100000000000000000001000
000000000000001000000010010011100001000000001000000000
000000000010000101000111100000101010000000000000000000
000000001000000101100110100001100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000101100000000101000000000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000000001000011100001000000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011010000101000000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000011100000001000000000000000000000
000010000000000000000000000101100000000000001000000000
000001001000001001000000000000001111000000000000000000

.logic_tile 4 11
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001101000000000000010000
000010100000000111100000000101000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000001100000000000010000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000011100000000000000000000000001000000000
000000000110000000000000000000001101000000000000000000
000010000000100000000000000000001000111100001000000000
000000000011000000000000000000000000111100000000000100
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000011101001110011001000000000
000000000000100000000000000000001110001100110000010000
000001000000000000000000000101101000101010101000000000
000010000000000000000000000000000000101010100000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000100000000001101100000010101000000000000001000000000
000000000000100101000010100000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000010000000011100000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 9 11
000000000000000000000000000101000000000000001000000000
000000001010000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000010000001000111100001000100000
000011000000010000000010010000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 11
000000000000001001000000000000000001000000001000000000
000000000000001111100000000000001101000000000000001000
000000000000000000000010000111100001000000001000000000
000000000000001001000100000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001010000000000000000000
000001000000011011100010100001100000000000001000000000
000010100000001101000010000000001000000000000000000000
000000000000000111000010000011000000000000001000000000
000000000000000000000110110000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000100000000000011100000101111000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000011100000010111000000000000001000000000
000000000000000000100011000000101101000000000000000000

.logic_tile 11 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001100000000000000000000
000010000000000000000000000000000001000000001000000000
000000000110000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001101000000000000000000
000000000000001101100000010011100000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001101110000000000000000011100000000000001000000000
000011100000000000000000000000100000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001001000000000000001000
000000000000000000000000000111111001110011001000000000
000000000000000000000011110000111100001100110000000000
000000100001010111100000000011101000110011001000000000
000001001010000000000000000000001010001100110000000000
000000000000100000000000000111101001110011001000000000
000000000001010000000000000000001101001100110000000000
000000100000100111000000000011001001110011001000000000
000011001010000000000000000000001110001100110000000000
000000000000000111100111000111001000101010101000000000
000000000000000000100000000000100000101010100000000000
000001000101000000000011100000001000111100001000000000
000000000110100000000000000000000000111100000000000000
000000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000111000000000011000001000000001000000000
000000000000000000100011110000001010000000000000000000
000000001010000001000011000111100000000000001000000000
000000000001000000100000000000001011000000000000000000
000000000000000111100111100101000001000000001000000000
000000000000001111100100000000001101000000000000000000
000001000000000111000000000001100001000000001000000000
000010000000000111000011100000001010000000000000000000
000000000000000111000011100101100000000000001000000000
000000000000100000000000000000101111000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011000000001110000000000000000000
000000000000001011100000000001100000000000001000000000
000000000000000011100000000000101100000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000111000101000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000010101000001000000001000000000
000000000000001101000011010000101011000000000000000000
000000000000000011100010100101100000000000001000000000
000000000000000000000110100000101100000000000000000000
000000000000000000000010110101000000000000001000000000
000000000000000101000011010000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 12
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000010100111100000000000001000000000
000000000000000000000111100000001001000000000000000000
000000000000000001000010100011100001000000001000000000
000000000000000000100111100000001100000000000000000000
000000000000000101000011100111100000000000001000000000
000000000000000000100010110000101111000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000111000000000101100001000000001000000000
000000000000000001000000000000101011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000001100010100101000000000000001000000000
000000000000000000100000000000101011000000000000000000

.logic_tile 3 12
000000000000000001000000000111100000000000001000000000
000000000000000000100000000000101100000000000000010000
111000000000001111100111000111100000000000001000000000
100000000000000111000100000000101000000000000000000000
110000000000000000000000000000001000111100001000000000
110000000000000000000000000000000000111100000000000000
000000000000000000000000001000011101111100100000000000
000000000000000000000000001001001000111100010000000000
000000000000000000000110100000001111001100000000000000
000000000000001001000000000000011000001100000000000000
000000000000001000000000010000000000000000000110000000
000000000000000001000010101011000000000010000000000000
000000000000000000000110010000000001001111000100000000
000000000000000000000010100000001101001111000000000000
110000000000000000000110010000000000000000000000000000
010000000000000000000110010000000000000000000000000000

.logic_tile 4 12
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010001000000000000000000001000000001100000010000000001
010010100000000000000000000101001001010000100010000011
000000000000000101100000000101111000010101010100000000
000000000000000000000000000000010000010101010000000000
000000000000000000000000000011101110101000000000000000
000000000000000000000000000000000000101000000000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000001001000000000010000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 12
000100000000101000000000000000000001000000001000000000
000000000001011011000000000000001110000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000001001000000000000101010000000000000000000
000000000000001000000000000101000001000000001000000000
000000000110001011000000000000001000000000000000000000
000000000000010000000010000011100000000000001000000000
000000000110000000000100000000000000000000000000000000
000000000000100111000000000011100000000000001000000000
000000000001000000000000000000001000000000000000000000
000000000000001011100000000111000000000000001000000000
000000000010000011000000000000001010000000000000000000
000000000000000111000000000101000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000001000111000001000000000000001000000000
000000000000000000000000000000001100000000000000000000

.ramt_tile 6 12
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000110000000000111000101000000000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000000000111000001100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000111000011000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001011000011110000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000110001001000011110000001101000000000000000000
000000000000000000000010000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 12
000000000000000000000000000111000000000000001000000000
000010100000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001010000000
000001000110000000000000000000000000111100000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 9 12
000001000000001000000000000000000001000000001000000000
000000100000000111000000000000001000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000010001001000000000000001101000000000000000000
000000000000111000000000000101001001110011001000000000
000010000000000111000000000000001111001100110000000000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001111110011000000000000
000000000000000111000111000101001000110011001000000000
000000000001000000100000000000001110001100110000000000
000000000000000000000000000001001001110011001000000000
000000000000100000000000000000001110001100110000000000
000000000000000011100000010011001000110011001000000000
000000000100000000100011100000001000001100110000000000
000000000000001000000111000000001000111100001000000000
000000000000001011000000000000000000111100000000000000

.logic_tile 10 12
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001000000000010101100001000000001000000000
000000000000000101000010100000001011000000000000000000
000000000000001000000000000000000001000000001000000000
000000000100001111000000000000001001000000000000000000
000000000000000101100110110101100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000011000000010000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 12
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000001110001000000000010001100000000000001000000000
000000000000001111000010010000100000000000000000000000
000010100100000000000000001000001000010000000000000000
000000000000000000000000000111001100100000000000000100
000001000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111011001100000000000000
000000000000000000000000001111111000000000000001000000
000000001110000011100111000000000000000000000000000000
000000000000100000100110000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000001000000000111000000000000000000000000000000000000
000010100000001000000000000111000001000000001000000000
000001000000000011000000000000001110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000100000001000000010110000000000000000001000000000
000001000000001011000111010000001101000000000000000000
000000000001010111100000000111100001000000001000000000
000001000000001101100000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000111100000000011000001000000001000000000
000000000000000111100000000000001100000000000000000000

.logic_tile 13 12
000000000000000000000111100011000001000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000010000000000000000000001001000000000000000000
000010000000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000101111000000000000001111000000000000000000
000000000000000011100000000111000000000000001000000000
000000000001010111100010000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000011100000000001001000111100001000000000
000000000000000111100011100000000000111100000011010000
111000000000000011100000000000001000000011110000000000
100000000000000000100000000000000000000011110010000000
110000000000000000000000001001111111100000000000000000
110000000000000000000000000101001101000000000010000000
000000000000001001100000010011000000010110100000000000
000000000000000011000011000000000000010110100000000000
000000000000001001000000000101100000010110100000000000
000000000000001101000000000000100000010110100000000000
000000000000000000000000010001000001000000000000000000
000000000000000000000010000011101010001001000000000000
000000000000000000000011000111111010000000010000000000
000000000000000000000100000011111000000000000000000000
000000000000001000000010010111100000000000000100000100
000000000000001101000110110000100000000001000000000000

.logic_tile 2 13
000000000000000000000010110001100001000000001000000000
000000000000000111000110010000001000000000000000010000
000010100000001111000000000001000001000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000111000011001000000100000000000000
000000000000000000000000001001001011000000000000000000
000000000001010101000010100000000001001111000000000000
000000000000101101100110110000001011001111000000000000
000000000000000001000000000000000001001111000000000000
000000000010000000100000000000001011001111000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000001000001010000000000000000011010000011110000000000
000000001000000000000000000000000000000011110000000000
000000000000001000000000000000000000010110100000000000
000000000000001011000000001001000000101001010000000000

.logic_tile 3 13
000000000001010000000000011111001100100000000000000000
000000001010100000000010010001101011000000100000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000001000001000110010000000000000000000000000000
010000000000100000000010100000000000000000000000000000
000000000000010000000000001111001011110011000000000000
000000000000100000000000001111101110000000000000000000
000000000000001001000111010000000000000000000000000000
000000000100000001000111110000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000010100101001100000001010100100100
000000000000000000000110110011110000101001010000000010
000000000000000000000000010000000000001111000000000000
000000000000001101000011110000001111001111000000000000

.logic_tile 4 13
000000000000000111000000000101000000000000001000000000
000000001000000000000000000000100000000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000001001000010010000001010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000001000000111010101100001000000001000000000
000000000000001011000111010000101110000000000000000000
000000000000000000000000000101100001000000001000000000
000000001000100000000000000000101110000000000000000000
000000000000000001100000000001100001000000001000000000
000000000000000001100000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000001001000100000000000000000001001000000000000000000
000000000000101001000000011011101001000010000000000000
000000000000011101000010011111001100000000000000000001

.logic_tile 5 13
000010000000000111100000000111100000000000001000000000
000001000010000000000000000000100000000000000000010000
111010100000010011100011101011001000000100000000000000
100001000000000000100100000001101000000000000000000100
110000000000100000000000000000000000000000000000000000
110000000010010000000000000000000000000000000000000000
000000000000000111000000001000011101111101110100000000
000100000000000000100000001001001110111110111000000010
000010000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
010000000001000000000000010000000000000000000000000000
110000000110101111000011000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 13
000001000000000000000000010101100001000000001000000000
000000000000100000000011110000101110000000000000010000
000000000001010000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000001110000000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000100000000000000111100011100000000000001000000000
000001000100000000000100000000100000000000000000001000
000000001100000000000000000101000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000111100111100001000001000000001000000000
000001000110000000000100000000101110000000000000000000
000010000000010000000000000101000001000000001000000000
000001000000100000000000000000101100000000000000000000
000000000000110000000011100111100000000000001000000000
000000000100000000000000000000001011000000000000000000
000000001100100111000010000000000000000000001000000000
000000000001000000000000000000001101000000000000000000
000010000001000000000000000001000000000000001000000000
000010000010100000000000000000101010000000000000000000
000001000111011011100111010111100000000000001000000000
000000100001101011100111000000100000000000000000000000

.logic_tile 9 13
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000010000000000000000111000011100000000000001000000000
000001000000000000000100000000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001110000000000000000000
000000000000000000000011100111000000000000001000000000
000000000110000000000011100000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000010100001010000000011110000100000000000000000000000
000000000000000000000000010101100001000000001000000000
000000001010001111000011000000001101000000000000000000
000000000000100000000000000011100001000000001000000000
000000000001010111000011100000101111000000000000000000

.logic_tile 10 13
000000000000000000000000000011100000000000001000000000
000000000100000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000011100000000000001000000000
000001000100000000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001101000000000000000000
000010100000000000000000000000001000111100001010000000
000010000000000000000000000000000000111100000000000000
000000001000010000000110000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 13
000010100000000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000010110100010100011
000000001111010000000000001111000000101001010011100101
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001100000000000000111000000010110100010100000
000000000000110000000000000000100000010110100011100111
000000000000000000000000000001000000010110100010000101
000000001010000000000000000000000000010110100011100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000111000000000000000000000000000000
000001000110000000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 13
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000010000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000010100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 13
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111001000000000000000000100
000000000000000000000011111111000000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000001000000010100101000000000000001000000000
000000000000000011000000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000101000011100000101001000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000001000100000000001111000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000001000000001000000000
000000010000000000000100000000001000000000000000000000
000000010000000101100000000101000000000000001000000000
000000010000000000100000000000100000000000000000000000

.logic_tile 2 14
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000001000000000010101011000001100111000000000
000000000000000111000011000000110000110011000000000000
000010000001000111000011110101101000001100111000000000
000000000000000000000011000000001010110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000000111000000000000001110110011000000000000
000000010001010000000000000101101000001100111000000000
000000010000000001000000000000001100110011000000000000
000000010000000000000000000111101001001100111000000000
000000010000000000000000000000101010110011000000000000
000000010100001000000000000101001001001100111000000000
000000010000001101000000000000101000110011000000000000
000000010000000000000010000001101000001100111000000000
000000010000000000000000000000001000110011000000000000

.logic_tile 3 14
000000000000000000000010000111000000000000001000000000
000000001000000000000100000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000000000011100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000110000000000000111010011000000000000001000000000
000000010000000000000011000000100000000000000000000000
000000010000010001000010000101100000000000001000000000
000000010000100000000000000000000000000000000000000000
000000010000000001000000000111000000000000001000000000
000000010000001111000010010000101110000000000000000000
000000010000001000000000000111000001000000001000000000
000000010000000011000000000000001110000000000000000000

.logic_tile 4 14
000001000000001000000000000111100000000000001000000000
000000100100100111000011110000100000000000000000001000
000000000000000011100011100000000001000000001000000000
000000000000001111000100000000001000000000000000000000
000010100011010111100000000011000001000000001000000000
000000000110000000100000000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000010101100000000110100000000000000000001000000000
000000010110000000000100000000001000000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000101101000000000000000000
000000010000000001000110100001100000000000001000000000
000001011000000000000100000000101111000000000000000000
000000010000000000000000010111000000000000001000000000
000000010000000000000011010000001101000000000000000000

.logic_tile 5 14
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000100000000000000000001000
000001000010000000000111000111000000000000001000000000
000000100000000000000100000000000000000000000000000000
000000000001000000000000000011000000000000001000000000
000000001010100000000000000000100000000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000001011000000000000001100000000000000000000
000010110000000001000111000000000001000000001000000000
000000010110000000100000000000001101000000000000000000
000000010000010000000000010001000000000000001000000000
000000010000000000000011000000001111000000000000000000
000000010000001111100111110101100000000000001000000000
000000010000000011000011000000001111000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000001110000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000001110000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001010000111100111100011100001000000001000000000
000000000000000000100100000000001110000000000000000000
000000010001000000000000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000011100000000000001000000000
000000010001010001000010000000101001000000000000000000
000000010000000000000000000111000001000000001000000000
000000010000000001000000000000001101000000000000000000
000001010000100000000010000101000000000000001000000000
000010110001010001000110010000100000000000000000000000

.logic_tile 8 14
000010100000000000000000000011000000000000001000000000
000000000000000000000000000000101111000000000000010000
000010100000100000000000000000000000000000001000000000
000001000001000000000000000000001111000000000000000000
000000000001000000000000000000001000111100001000100000
000000000000100000000000000000000000111100000000000000
000001000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010001010000000011110000000000000000000000000000
000000010100000000000011010000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 9 14
000010100001000000000000000011000001000000001000000000
000000001010100000000000000000001111000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000001000111100001000000000
000001000110000000000000000000000000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001100011100000010000000000000000000000000000
000000010100100000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110100100000000000000000000000000000000000000000
000001010101000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000100000000000000111000001000000000000001000000000
000001000000000000000000000000100000000000000000001000
000000000000101000000000010111100001000000001000000000
000000000001001001000011110000001011000000000000000000
000000000000000000000110000111000001000000001000000000
000000000100000000000100000000101001000000000000000000
000000001100000000000000010001100001000000001000000000
000000000000000000000011110000001011000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000011110000101101000000000000000000
000000110001000000000000000011100001000000001000000000
000001010000010101000000000000001011000000000000000000
000000010000011000000000000000000000000000001000000000
000000010000000111000010100000001011000000000000000000
000000010100000001000000000000000000000000001000000000
000000010000000000100000000000001110000000000000000000

.logic_tile 11 14
000010100001011101000000000011100000000000001000000000
000000001010000111000000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000010000000001101000010010000101011000000000000000000
000010000001000000000010100101100000000000001000000000
000000000110100000000010110000000000000000000000000000
000001000000000000000000000001000000000000001000000000
000000100000000101000010010000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000010000000000000000001000000000000000000000
000000010000100111000000000101000001000000001000000000
000000010001000000000000000000101011000000000000000000
000000010000000000000000000101100001000000001000000000
000010010000000000000000000000101110000000000000000000
000010110000100111100000000000000000000000001000000000
000001010000000000100000000000001000000000000000000000

.logic_tile 12 14
000000000000101000000000000111000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000100000000000000000001101001100111000000001
000000000001000000000000000000011110110011000000000001
000011100011010101000000000101000001000000001000000000
000000000110000000000011110000101110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010100110001100110000011000000000000001000000000
000000010100000000100110110000100000000000000000000000
000011010000100000000000000001000001000000001000000000
000000010001001101000000000000001111000000000000000000
000001010000010000000000000011000000000000001000000000
000000010110001101000010110000000000000000000000000000
000000010000001001000000010101001000101000000000000010
000000010000001001000011000111000000000000000010000000

.logic_tile 13 14
000010000000000111100111110011000000000000001000000000
000000000000000000100011110000000000000000000000001000
000000000000000000000000010001000000000000001000000000
000000000000000000000011100000101110000000000000000000
000010100001000000000000000101100000000000001000000000
000000000110100111000011100000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000010000011111100000000000000001000000001000000000
000000011010101011000000000000001001000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000110000001000000000000101000000000000001000000000
000001011100011011000000000000001100000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001011000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111100011001111101001110000000000
110000000000000000000100001101001011111110110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000001111000100000000000000000000000000000000
000000010000000101000000000000011110000100000100000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000101000000011000001000001100110000000000
000000000000000000000011100001001010110011000000010000
111000000000001101000110000101100000000000000100000000
100000000000000111000000000000000000000001000000000000
010000000000000001000000011001011000100010000000000000
010000000000000000000011000011001101000100010000000000
000000000000000101000010101011001111100010000000000000
000000000000000000100010101101001101001000100000000000
000000010000001000000011100001000000010110100000000000
000000010000000001000010010000000000010110100000100000
000001010000001000000111001000001110100000000000000000
000000110000000011000000001001011111010000000000000010
000000010010000111000110010000000000010110100000000000
000000010000000000000010000011000000101001010000100000
000000010000000011100000000111111010001000100000000000
000000011110000000100000001011011011100010000000000000

.logic_tile 3 15
000000000000000000000000000111100000000000001000000000
000000000000000000000010010000001001000000000000010000
111000000000000000000000000111100000000000001000000000
100000100000000000000000000000100000000000000000000000
110000000000000000000000000000001000111100001000000000
110000000000000000000000000000000000111100000000000001
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000010000000000000000000000000000000
000000010000000001100000000000000000000000000000000000

.logic_tile 4 15
000000000001000000000000000101100000000000001000000000
000010000000001111000000000000100000000000000000010000
111010000000010000000000000011101000000100000000000000
100000001100100000000000001101101010000000000000000000
110000000000000000000000011011101100001000000000000000
110000000000000001000010000111111101000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000111010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000001010001010000000011100000000000000000000000000000
000010010000000000000010100000000000000000000000000000
000000010000000000000111000000000000000000100110000000
000000010000000000000100000000001000000000000000000000
000000010001010001000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 5 15
000000001100000111100000010000000001000000001000000000
000000000000100000100011010000001001000000000000010000
111000000100000000000011100000001000111100001000000000
100000000000000000000011100000000000111100000000000010
000000100000000101100000000000000000000000000000000000
000000000100001001000000000000000000000000000000000000
000000100000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000111000000011000111101110100000000
000000010000000000000000000101011001111110110000000001
110100010000000011100000000101101110000001000000000000
110000010000000000000000000001111010000000000000000101

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010001010000000000000000000000000000
000001010000100000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101101000000000000010000
000001000000001000000000000101000000000000001000000000
000010000000001011000000000000100000000000000000000000
000000000000000000000011100111101001000000000010000000
000000000100000000000100001011001000000100000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000011000010000000000000000000000000000000

.logic_tile 8 15
000000000000001000000011100111100000000000001000000000
000000001000000111000000000000100000000000000000001000
000000001000001111000111000001000000000000001000000000
000000000001011011000100000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000100000000000000000101010000000000000000000
000001001000010011100000010111100001000000001000000000
000010000001100000100011010000001000000000000000000000
000000110000000000000000000101100001000000001000000000
000001010000010000000000000000101000000000000000000000
000010010000001000000000000000000000000000001000000000
000001011110000011000000000000001001000000000000000000
000000010000100000000000000101100001000000001000000000
000000010001000000000000000000101100000000000000000000
000001011011010001000000000111100001000000001000000000
000010111100000000000010010000001001000000000000000000

.logic_tile 9 15
000000100000010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000001000000000000000000000000001000111100001000000000
000010000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000110111000000000000001000111100001000100000
000000000000000000000000000000001111111100000000010000
000000000000000000000000000101001001010100000000000010
000000000100000000000000000011101111001000000000000000
000000100000000000000011100000001110000011110010100000
000001000000000000000000000000010000000011110011100111
000100000001010000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000010000000011100111100001000000010110100010000101
000000010000000000000011100000000000010110100011100111
000000010000000000000000000000001100000011110000000000
000000010000000000000000000000010000000011110000000000
000000010001010000000010000000001100000011110000000000
000000010000000000000010010000010000000011110000000000
000001010000000000000000010000000000000000000000000000
000010110000000000000011110000000000000000000000000000

.logic_tile 12 15
000010000000010000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000001000000100000000000000101100001000000001000000000
000000100001010000000000000000101101000000000000000000
000010000000000000000000000011000001000000001000000000
000000001010000000000000000000101010000000000000000000
000000001110000101100111110011100001000000001000000000
000000000000000000000010100000101111000000000000000000
000000010000010000000111010111100001000000001000000000
000000010000000000000010100000001110000000000000000000
000000010000001000000010010011100001000000001000000000
000010010110000011000110100000001011000000000000000000
000000010000001001000110110111000000000000001000000000
000000010100001111100011110000001101000000000000000000
000000010000001101100000010111000000000000001000000000
000000010000001111000011000000101111000000000000000000

.logic_tile 13 15
000010000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000010000
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000001000000000010100001100000010110100000000000
000000000000100000000110110000000000010110100000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000101000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000000000000001010000011110000000000
000000010000000000000000000000010000000011110000000000
000000110001100000000000000000000000000000000000000000
000001010001110000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000110000000000001000000100100000000
000000000000000000000010100000001001000000000000000000
111000000000000000000010000000000000000000000000000000
100000000000000000000111110000000000000000000000000000
110000000000001111000111000011011100000000010000000000
010000000000000001000110110101011110000000000000000000
000000000000000000000000000101011111111001110000000000
000000000000000000000000001101111001110101110000000000
000000000000001001000000010101011000010100010000000000
000010000000000011100010000111011111111100100000000000
000000000000000000000010001101001100001000000000000000
000000000000000000000100001011001111000000000000000001
000000000000001001000111100111011100000001000000000010
000000000000000011100010010101011110000000000000000000
000000000000000000000111000000001001111001000000000000
000000000000000000000000001001011101110110000000000000

.logic_tile 2 16
000001000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000000111011111000000010000000000
100000000000000000000000000011011110000000000001000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010001000000000111111010000000000000000000
000000000000100000100000000011101111100000000000000000
000000000000000111000000000111001101000000010000000100
000000000000000000000000000111001111000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000010000000000000010110100000100000
000000000000001001000000010000000001000000100100000000
000000000000000111100011000000001101000000000000000001
000000000000000000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000

.logic_tile 3 16
000000000000001000000000010000000001000000001000000000
000000000000100111000011100000001011000000000000001000
000010100000000000000000000111000000000000001000000000
000001000000001111000000000000000000000000000000000000
000001100000000000000000000011000000000000001000000000
000010101000000000000000000000001000000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000110000000000000001100000000000001000000000
000000000000100000000000000000001100000000000000000000

.logic_tile 4 16
000000000110001011100000000000000000000000001000000000
000000000000000111100011110000001001000000000000001000
000000000000000000000111100001100000000000001000000000
000000000000001001000000000000001000000000000000000000
000000000001000011100111100001100000000000001000000000
000000000000001111100010000000101010000000000000000000
000000001001010000000111100001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000000001000001000000001000000000
000000000010100000000000000000001011000000000000000000
000000000000100000000000000000000000000000001000000000
000000001101000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000001000000000000000000000101010000000000000000000
000010000000010000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 5 16
000010100000010000000000000000000000000000001000000000
000000000000000000000010000000001110000000000000001000
111000000000001000000000000000000000000000001000000000
100000000000000011000000000000001111000000000000000000
110000000000000000000000000101100000000000001000000000
110001000000000000000000000000001001000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000011000000000000001101000000000000000000
000000100001010111000111000011000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000001000000000010100111100000000000001000000000
000000000000100000000100000000100000000000000000000000
000000000000000011100010110000001000111100001000000000
000000000000100000000111000000000000111100000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000100000000001101000000000001000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000010010000000000010000000001000000001000000000
000000000000000000000011100000001010000000000000001000
000000000000100000000111000011100001000000001000000000
000000000001010000000100000000101001000000000000000000
000000000100000111000000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000001110000001000111000011000000000000001000000000
000001000000001111000110000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000000000000001011000000000000000000
000001001000100000000000000000000001000000001000000000
000010000001000000000010010000001011000000000000000000
000000000100000001000000000001100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000001110000000000000000001000001000000001000000000
000000000001010000000000000000101001000000000000000000

.logic_tile 8 16
000000100001000000000011100000000000000000001000000000
000001000110100000000100000000001011000000000000010000
000001000000100000000000000000000000000000001000000000
000010100001000000000000000000001001000000000000000000
000000000001000000000011100000001000111100001000000000
000010000000100000000000000000000000111100000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 9 16
000000001101100000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001100000000000000001000
000000000000001000000111100001000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000010000000000001000000001000000000
000000001010000000000011100000001010000000000000000000
000000000000001001000000000000000001000000001000000000
000000000000001001000000000000001101000000000000000000
000000100000000000000000000101100001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000101000000000000101001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001011000000000000000000

.logic_tile 11 16
000000000000000000000010000000000001000000001000000000
000000000000000111000110100000001000000000000000001000
000000000001000011100010100001000001000000001000000000
000000000110101101000100000000101101000000000000000000
000001000000000000000000000001100001000000001000000000
000000100100000000000010000000001111000000000000000000
000001000000000000000000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000100000000000000000000101100000000000001000000000
000001000100000000000000000000000000000000000000000000
000000101100000000000011100111100000000000001000000000
000001000000000000000100000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000010000000000000000000000000100000000000000000000000
000010000000000000000011100001000000000000001000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000101000000000111100001000000001000000000
000000000000000000100000000000001111000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000000000
000000000001000001000010000011000000000000001000000000
000000000000100000100100000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010000000010100000001101000000000000000000
000001000011010000000000000011000000000000001000000000
000010101010000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000100001000011100000000011000000000000001000000000
000001000000100000000010100000100000000000000000000000

.logic_tile 13 16
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000001000111100000000000000000000000001000000000
000000000100100000100000000000001110000000000000000000
000000000000000011100010000000001000001100111000000001
000000000000000000000100000000001011110011000000000000
000000000000010000000111000101001000001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000001000000010000001001000001100111000000100
000000000000000011000100000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000111100000000000001000001100111000000000
000000000000000001000000000000001110110011000000000000
000010100000000000000000010101001001001100111000000000
000000000000000000000011000000001111110011000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000001100010001011101010000000000010000000
100000000000000000100100001001001011001000000000000000
010000000000000111100000000000011000000100000100000000
010000000100000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001101101101100001010000000010
000000000000000001000000000101111001011001100000000001
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001111000000000000001000
000000000000000101100000010000000001000000001000000000
000000000000000000100011010000001011000000000000000000
000000100000001001000000000000000000000000001000000000
000001000100000011000000000000001111000000000000000000
000000000000010011100000010001000000000000001000000000
000000000000000000000011110000001010000000000000000000
000000001010000000000000000001100000000000001000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000110100001100000000000001000000000
000000000001010000000100000000101010000000000000000000

.logic_tile 3 17
000000000001010000000000010011000000000000001000000000
000000000010000000000011110000000000000000000000010000
111000000001010000000000000001100000000000001000000000
100000000110100000000010010000100000000000000000000000
010000000100000000000000000000001000111100001000000000
010001000000000111000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000001000000100100000000
000000000100000000000000000000001100000000000000000000
000000000000001000000111001111001111000000000000000000
000000000000001011000000001011011010000000100000000010
000000000000100111000111000000000000000000000000000000
000000000100000000000111110000000000000000000000000000
000000000000000000000000000111001110000000010000000000
000000000000000000000000000101101111000000000010000000

.logic_tile 4 17
000000000000100000000000000101000000000000001000000000
000000000001011001000011110000101110000000000000010000
111000000000000000000000000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000111100000000000001001111011110000000000
010001000010000000100010001111001010110111110000000010
000000000000000011100000011001001011000000000000000000
000000000000000000100011111101001111100000000000000000
000000000000000000000000000111111010000001000000000000
000000001000000000000000000101011000000000000000100000
000000100000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000010000011100000000000000100000001
000001001000000000100010010000100000000001000000000000
000010100001010000000000000000000001001111000000000000
000001001100100001000010100000001101001111000010100000

.logic_tile 5 17
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001110000000000000001000
000010000000001111100000000000000001000000001000000000
000000000001000111100000000000001110000000000000000000
000000100000001111100011100000000000000000001000000000
000000001010001111000100000000001011000000000000000000
000000100000000111000000000001000001000000001000000000
000001000001000001000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000101000000000000001000000000
000000000110100000000000000000000000000000000000000000
000000000000100001000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000101100001000000001000000000
000000001100010001000000000000001000000000000000000000

.ramb_tile 6 17
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000100100101111000000000101100000000000001000000000
000001000001000111100000000000100000000000000000010000
111000000000000000000000000111100000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000000000110000000001000111100001000100000
110000000000000000000000000000000000111100000000000000
000000000001000000000000000001000000111111110000000000
000000000000100000000010000001000000010110100000000000
000001000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000001010000000000000111000000000010001000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100010000000000000000000000000000000
110000000110001111000100000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001010000000000000001000
000001001000000000000111100101100000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000000000000000111100111100000000000001000000000
000000001010000000000100000000000000000000000000000000
000000000000100101000010100101000001000000001000000000
000000100000000000100111110000101100000000000000000000
000000100000110000000000000000000000000000001000000000
000011001010000111000000000000001100000000000000000000
000000001110000111000000000111000001000000001000000000
000000000000010000000011100000101001000000000000000000
000000100100000000000011100101100000000000001000000000
000011000010000000000000000000101011000000000000000000
000011100110100000000000000011100000000000001000000000
000011100001000111000000000000100000000000000000000000

.logic_tile 9 17
000000000000000000000011100101000000000000001000000000
000000000000000000000011100000100000000000000000001000
000010100000100000000000000000000001000000001000000000
000001000001010000000000000000001011000000000000000000
000000000001000000000000010011100000000000001000000000
000000000000000000000011110000101101000000000000000000
000001101100000011100000010111000000000000001000000000
000011000000010000100011100000001111000000000000000000
000000001010000000000000000111000001000000001000000000
000000000010000000000011110000101010000000000000000000
000010100000000000000010000001000000000000001000000000
000001000001010001000000000000101111000000000000000000
000000000000110001000000000111000001000000001000000000
000000000110000000000011110000101100000000000000000000
000001001010000000000000000011000000000000001000000000
000010000000000000000000000000101001000000000000000000

.logic_tile 10 17
000000000000000000000000000011101000111100001000100000
000000001010000000000000000000100000111100000000110001
000000000000000000000000000101101000000100000000000010
000000000000000000000000001101101110001100000010000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011110000000000000000000000000000
000010000000010000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 17
000000000001000000000111100000001000111100001000000000
000000000000100000000010110000000000111100000000010000
111011000001001101000000000101011010001100110000000000
100000000000100111100000000000100000110011000000100000
110011000000000000000110000111101001110011000000000000
110000001010000000000000000111011000000000000000000000
000000000000000001100000000101011010001100110110100001
000000000000000000000000000000100000110011000001100011
000000000000000000000000000000000000010110100010000000
000010001010000000000000001001000000101001010011100011
000000000000010000000000000000011110000100000110000000
000000000010101001000000000000000000000000000001100111
000000001010100001100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001011100000001000000000010110100010100100
010000000000001111000000000001000000101001010010100111

.logic_tile 12 17
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001101000000000000010000
000000000100000000000000010011000000000000001000000000
000000000100000000000010000000100000000000000000000000
000010101010000000000000010000000000000000001000000000
000001001110000000000010100000001101000000000000000000
000000000000000011100110000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000010001110000000000110111011001001000100000000000000
000000000000000000000010101001101010001100000010000000
000000000000010000000000000101100000010110100000000000
000000000000100000000000000000100000010110100000000000
000001000000101000000000001101011110101000000000000000
000000001100000101000010001111100000000000000000000000
000000000000001000000110000001011010110011110000000000
000000000000000101000000000111011111000000000000000000

.logic_tile 13 17
000000000000110111100000000111001001001100111000000000
000000000000110000100011110000101000110011000000010000
000000000000001101000110010001101000001100111000000000
000001000000001111000011110000101111110011000000000000
000000000000001000000010100000001000111100001000000000
000000000000000001000011100000000000111100000000000000
000000100000000001100010101101111101100001000000000000
000001000000000101000010101111011000000000000000000000
000000000001010000000000000101111010101010000000000000
000000000000100000000000001111011001000101010000000000
000000000000000000000000001000001010100001000000000000
000000000010000000000011111001011000010010000000000000
000000000000010000000011110101000000010110100000000000
000000000000100000000111100000000000010110100000000000
000000000000000000000000001001011010111111000000000000
000000000000000000000010100101111011101001000000000000

.logic_tile 14 17
000000000000000000000011100011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000010000000000000000000000000000000001000000000
000000000000000000000011110000001100000000000000000000
000000000001010001000000000101100000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000000000010000001100001000000001000000000
000001000000000001000000000000101010000000000000000000
000001000000000011100010000011100000000000001000000000
000010000000000001100000000000101010000000000000000000
000000000000000111100011100000000000000000001000000000
000000000110000000100100000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000010000000000001000000000000000000100000000
100000000000100000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000111000000010000000000000000000000000000
000100000000000000100011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000011110000000000000000000000000000
000000001010000000000010001111011010001000000010000000
000000000000000000000000001011101111000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000010100001000101100000000000000000000000001000000000
000000000010000000000011100000001100000000000000010000
111010000000000101100011100000001000111100001000000000
100001000000001101100000000000000000111100000001000000
110000000000001000000110101001111111101000010000000000
110001001000001111000110000001101011011101100000000000
000000000001011101100111000001011010000000000000000000
000000000000101001100100001111111010010000000000000000
000000100000000000000000001000000000000000000100000000
000000001000000001000000001011000000000010000000000000
000010100000010001100000001111101010100011110000000000
000001000000100000000010110001011000111011110000000000
000000000000000000000110001101011101101001000000000000
000001001010001101000010001111101011011001000000000000
000010000000010001000110000101101011111110000000000000
000001000000100101000000000111011010111111010000000000

.logic_tile 3 18
000000000001000001000111100001100000000000001000000000
000000000000000000000111110000100000000000000000001000
000000000001010000000111100000000000000000001000000000
000000001100100000000011110000001001000000000000000000
000000000001010000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000101000000010000000000000111100001000000001000000000
000110100000100000000000000000101100000000000000000000
000000100000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000100000000000000000000111100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000010000001000001000000001000000000
000000001100000001000000000000101100000000000000000000

.logic_tile 4 18
000000000000001101100111100001000000000000000000000000
000000000010000111100000000101100000101001010011100101
111010000000001000000000000000000000000000000000000000
100001001100000001000000000000000000000000000000000000
110000000000000111100011100011101000101100010010000000
010000000000000000000100001111011010101100100000000000
000001100000000000000010100000011010000100000100000000
000000000000001111000000000000010000000000000000000000
000100000001000000000000010001000000101001010010000001
000100001000000000000011110101100000000000000001000101
000010000000010101100000011001001010000000000000000100
000001001100100000000010100101011000000100000000100000
000000100001000000000110001111011111000001000000000000
000000000000000111000000000001011111000000000001000000
000010000000000000000010000111111101000000000000000000
000001000000000000000010000111111111000100000001000000

.logic_tile 5 18
000000100000001000000110000000000001000000001000000000
000000000010101111000000000000001010000000000000010000
111001000001011000000000000001000000000000001000000000
100010000001111111000000000000000000000000000000000000
010010100000001111000111000000001000111100001000000000
110001000010000101000000000000000000111100000000000001
000010100000000111000000011011001110101000000000000000
000001000110000111100011110101110000000000000000000000
000010100000000000000000001000001010001000000010000000
000000000000000000000010001111001010000100000000000000
000010000001010000000110001000000000000000000100000000
000001001100100011000100001011000000000010000000000000
000000000001000000000111000101100001010000100011000100
000001000010000000000100000000101000010000100011100001
000000000000011000000010001000011100100000000000000001
000000000000100001000000000111001001010000000000000100

.ramt_tile 6 18
000000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110010000000000000000000000000000
000010001100100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110010000000000000000000000000000
000001101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000110000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000001000100000000000000111100000000000001000000000
000000000001000000000000000000100000000000000000000000
000001100001000000000000000111000000000000001000000000
000011000000100000000000000000000000000000000000000000
000001000000100000000000000011000000000000001000000000
000010000000010000000010010000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000010001001000000000000000000000000000000000000
000001000000000101100000000000000001000000001000000000
000010100001011001000000000000001011000000000000000000
000000000000001000000000010111100001000000001000000000
000000000000001011000011010000101100000000000000000000
000000001000011000000110100000000000000000001000000000
000000000000100011000010000000001111000000000000000000

.logic_tile 8 18
000000000001000111100000000011000001000000001000000000
000000000000010000000000000000101101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000111100000001000111100001000000001
000001000010000000000000000000000000111100000000000000
000000000110010000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001001010100101100000011000000000010110100010000100
000010001110010000000011010011000000101001010001000110
000010100000000000000000000001000000010110100000000010
000000000110000000000000001101000000000000000001100101
000000000000011000000000000000000001001111000010000110
000000100001100101000000000000001110001111000001100011

.logic_tile 9 18
000000000100000000000000000011000001000000001000000000
000001000000000000000000000000001000000000000000010000
111000000000001001100011100000000001000000001000000000
100000000001001011000000000000001001000000000000000000
110000000011000000000000000000001000111100001000000001
010000000110100000000000000000000000111100000000000000
000000000000000101100000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000011010011100000000111111000001100110110000101
000001000010000000000011010000000000110011000011000110
000000000000001000000000000000011010000100000110000111
000000100001010111000000000000000000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 10 18
000000000001000000000000010001100001000000001000000000
000000001000000000000011110000001000000000000000001000
000000000001011001100000010101000000000000001000000000
000000100000000101100011100000101111000000000000000000
000000000000000001000110000111100000000000001000000000
000000000010000000000100000000101110000000000000000000
000000000110011000000000010101000001000000001000000000
000000000000000111000011010000001100000000000000000000
000000000000000111000000000011100001000000001000000000
000000000000000000000010100000101001000000000000000000
000010100000010011100111000011000000000000001000000000
000001000001010000100100000000101100000000000000000000
000000000000000111000010100101100000000000001000000000
000000000000000000100011110000101001000000000000000000
000010000000010000000000000111000001000000001000000000
000010100000000000000010010000101010000000000000000000

.logic_tile 11 18
000000000000010000000010100000000001000000001000000000
000000000000100000000011100000001010000000000000001000
111000100100000000000110000000011010110000001000000000
100001000000000000000000000000001001110000000000000000
010000000000100000000000010101001000001100111110100001
010000000001000000000010000000100000110011000011000001
000000000000000101000000000000001000001100111111000001
000001001010000000000000000000001101110011000011000011
000010101110000000000110000111101000001100111110000000
000001000000000000000000000000000000110011000011100011
000000000001000001100000000000001001001100111110000001
000000000000101111000000000000001100110011000011100010
000000000000000000000000000111101000001100111100100100
000000000000000000000000000000100000110011000011000110
110000000010101000000000010000001001001100111110100010
010000000000000001000010000000001001110011000011100010

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101111000001100000000000000000010110100000000000
000001000000100000100000000101000000101001010000000010
000000100001000000000000001000000000010110100000000000
000001000100100000000000000111000000101001010001000000
000000000000000000000000000000000000010110100010000010
000000000000001101000000000011000000101001010001100101
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 13 18
000010000111010111100000000000000000000000001000000000
000001000000100000100000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000001000000100000000000000000001000000000000000000000
000000000000000000000000000011000001000000001000000000
000000001110000000000000000000001100000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000101100000000000000000000
000010000001010011100000000111000000000000001000000000
000001001110100000100011100000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000101111000011110000001111000000000000000000
000000000000101011100000010111100000000000001000000000
000000000000010111000011100000001110000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000111000011100000001111000000000000000000

.logic_tile 14 18
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001010000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010001100000011011111010000001010000000000
000000000000100000100010011101110000010100000000000000
000000000000000000000000000111000001000000000000000000
000000000000000000000000001111001010010000100000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000101000000000000000001110000100000100000000
000000000001011111000011110000000000000000000000000000
111010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101010000000000000000000
000000000000000000000000000111011000100000000000100000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100010000000000001000110000000000000
000000000000000101100000001111001111001001000010100010
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 19
000000000000010000000110001001111010000000010000000000
000000000000000111000010011101101011000000000000000001
111000000000000000000011100001111101111001000000000000
100000000000000101000110101001111010111010000000000100
010000000100001001000111100000000000000000000000000000
010000000100001111000100000000000000000000000000000000
000000001100000000000010011011011000111110000000000000
000000000000001111000010101001011010010101000000000000
000000000010000000000000000011111001100001010000000000
000000001010001001000000000101111000111010100000000000
000000000000100000000110010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000011000111111010110101010000000000
000000000000000000000000001111001000100001010000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000

.logic_tile 3 19
000000000000000111100000000011000000000000001000000000
000000000010000000000000000000000000000000000000010000
111000000000000000000000000011100000000000001000000000
100000000000000000000010010000100000000000000000000000
110000000000000111000111000111001001000100000010000000
110000000100000000000100000000001001000100000000000000
000000000001011000000000000101001011000000000000000000
000000000000101001000000000001101010000000100000000000
000000000000000111000000000000011110000100000100000000
000000001010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001011000000110000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000010000000000001000000001000000000
000000000000000000000111100000001001000000000000001000
000010000001010000000011100001100000000000001000000000
000000000000100111000011100000001001000000000000000000
000000000000000011100111010000000000000000001000000000
000001000000000000000111000000001010000000000000000000
000000000000100000000111100000000000000000001000000000
000000000000000111000000000000001011000000000000000000
000000100000000000000000000101100001000000001000000000
000000001110000000000000000000001011000000000000000000
000010000000010000000000000101000001000000001000000000
000001001100000000000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000001000010000000000000000000001001000000000000000000
000010100001010000000000000001100001000000001000000000
000001000000100000000000000000001001000000000000000000

.logic_tile 5 19
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001010000000000000001000
000010100111010111100111110000000000000000001000000000
000001000000100000000111110000001101000000000000000000
000000000000001001000000000000000000000000001000000000
000000001000001011000000000000001100000000000000000000
000000000001110001000000000000000001000000001000000000
000000001010100000100000000000001000000000000000000000
000000000000001000000010000101000001000000001000000000
000001000000001011000011110000001001000000000000000000
000010000000010000000000000011000000000000001000000000
000011000000000000000000000000101010000000000000000000
000010000001010000000000000001100000000000001000000000
000000001010000000000000000000101000000000000000000000
000000000001010000000000000101100000000000001000000000
000000001110000000000000000000001010000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000100000000000000000000001000000001000000000
000000000000010000000000000000001100000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000100100
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000001110000101000010100011100001000000001000000000
000010001110000000000010110000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000010000000001000000001000000000
000000100001001101000011010000001010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000001000100000000000000011100000000000001000000000
000010000000010001000000000000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010110000101001000000000000000000
000001000010000101000000000111100000000000001000000000
000000100100011101100000000000000000000000000000000000

.logic_tile 9 19
000000000100000000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000001000
000000000000001111000000000101000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000110000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000101010001000000000000000000001000000001000000000
000001000000001011000000000000001110000000000000000000
000000000100000000000000000000000000000000001000000000
000000000100000000000000000000001111000000000000000000
000000000000000000000110000000000001000000001000000000
000010100001011101000100000000001111000000000000000000
000010100000000000000010100001100001000000001000000000
000000001000000000000100000000001000000000000000000000
000000101101100000000010100111100001000000001000000000
000001000000110001000110110000101010000000000000000000

.logic_tile 10 19
000000000000000111100000000101100000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000101111000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000110000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000

.logic_tile 11 19
000000000000000101000000010111001000001100111100100000
000000000000000000000011010000000000110011000011110011
111000100000000111000000000000001000001100110110000100
100001000000000101100000000000001100110011000011100111
010000000000000111000010100000000000010110100000000000
010000000000000000100010100101000000101001010000000000
000001000000001101000000000000000001001111000000000000
000000000100000001000000000000001000001111000000000000
000000000000100001100000000101000000010110100010000000
000000000101010000000000001101100000000000000001000000
000000000000000000000000010001111010000000010000000000
000000000000010001000011010000001000000000010001000000
000000000000001000000000001001011011000000000000000000
000000001010100001000000000001001010001000000000000100
110010100000000001100000000111111101100000000010000000
010000000000010000000000000000011010100000000000000000

.logic_tile 12 19
000000001110000000000000001011101110000100010000000000
000000000000000000000011111011111101100010000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000000000000010000000000001111000010000000
000000000000000000000010010000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000010100001011000000000010111000001000000001000000000
000000000000100101000011100000001000000000000000010000
111000000001000001100000000011000000000000001000000000
100000000000100111000011100000100000000000000000000000
110000000110000111100000000101101000111011110110000000
110000001111000000100010110000101110111011110000000000
000000000000000111000110000000000000010110100000000000
000000000000001111100011111011000000101001010001000000
000000000000000000000110100001101011011111110000000000
000000100000000000000011110001011011111111110001000000
000000000000000101100000001101011001110011000000000000
000000000110100000000000000101011100000000000000000000
000000000110100001000111110111100000010110100000000000
000000000001001111000010100000100000010110100001000000
000000000000000000000000010001011010110011000000000000
000000000000000000000010101011101111000000000000000000

.logic_tile 14 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000010011001001001100111000000000
000000000000001001000011110000001011110011000000000000
000000000000000001000111000101101001001100111000000000
000000000000000001000000000000101111110011000001000000
000000000000000000000000000111101001001100111010000000
000000000000000000000000000000001011110011000000000000
000000000000000111000000000000001000001100111000000000
000000000000000000100000000000001110110011000000000000
000010000000000011100111000000001001111100001010000000
000000000000000000100000000000001011111100000000100000

.logic_tile 15 19
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000010110000000000000000000000000000
100000000000000000000110000000000000000000000000000000
010000000000000000000000010011101011010000000000000000
010000000000000000000011110111111101000000000000000000
000010100000000001100000000011001101111100010000000000
000001000000000000000000001111101001111101110000000000
000000000000000011100000010000000000000000000000000000
000000000000001111100010100000000000000000000000000000
000000000000000000000010000011011000111101010000000000
000000001110000000000111101111011100111001110000000000
000000000000000001000110011000000000000000000100000000
000000000000000000100011000111000000000010000000000000
000000000000000101100000001101101110101000000000000000
000000000000000000000000001011010000111101010000000000

.logic_tile 2 20
000000000000000000000000000000001110000010100000000000
000000000000000000000011110101010000000001010011000010
111010000000000000000000000111001111000000000000000000
100001000000000000000000000111011101010000000010000000
010000000000000101000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111000000000000010110100000000001
000000000000000000000100000011000000101001010010000000
000000000000000111000011110000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000010000000000111000000000000000000001000000000
000000000000000000000100000000001110000000000000001000
000001000000000000000111000000000001000000001000000000
000010000000000000000100000000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000110010000000011110000100000000000000000000000
000000100000001001000000000101100001000000001000000000
000001000000001011000000000000001001000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000011100000000101100000000000001000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000010000000000000111100000000000000

.logic_tile 4 20
000000000001011000000010000000000001000000001000000000
000000001000100011000011100000001101000000000000010000
111010000000011001100011110101101001000100000010000000
100010101100100111000011110000101000000100000000000100
110000100000000000000011100000000000000000000100000000
110000000000000000000100001011000000000010000000000000
000000000000000000000110101001111000000000000000000000
000000001110000111000000000011101001010000000000000000
000000000000000011100000010101111000000000000000000000
000000000000000000100011100001011110000000100000000000
000000000110010111100000000101001001100000000000000000
000000001100000000100010000000111111100000000000000000
000000000000000111000110010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000010100000010101100000010001111110011001110000000000
000001000000100000000011011111001100010000110000100000

.logic_tile 5 20
000010100001001000000110000000000000000000001000000000
000000000000001111000000000000001000000000000000010000
111000100100001000000000010101100000000000001000000000
100001000000000101000011110000000000000000000000000000
110000000000001000000111111011101000010100000000000000
010000000010000011000111010001000000000000000010000000
000010000000011011100111011001100000000000000000000000
000001000000101111100111001011101111010000100000000000
000000000000000000000111110101111010111101010010000000
000000001000000000000011100000010000111101010000000000
000010100001110001000111000101100000000000000100000000
000001001101110001000100000000100000000001000000000000
000000000001000111000000010101001001000000000000000000
000000000110000000100011001101011100100000000000100000
000011100001000001000000000111101110001000000010000000
000000000000100000000000001101001101000000000000000000

.ramt_tile 6 20
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000001000000111000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
111000000000101000000011111111011000001001010000100000
100000000000010111000111000101011111101001010000000000
010001000000000111100011100111100000010110100010100000
110010000000000111000100000000000000010110100001100111
000000000001010111000010001101011010000000000010000000
000000000000001111100000001001001101100000000001000100
000000100000100000000010000000000000001111000010000100
000001000000010000000110100000001101001111000000100110
000000000000000000000000000000011110000011110010000111
000000001000000000000000000000010000000011110001100111
000000000000000101100000011001000000101001010000000000
000000000000000000100011011101101000100000010001100010
010010001011010000000010100000000000000000100110000000
010001101110100101000000000000001010000000000000100000

.logic_tile 8 20
000000000000000000000010100101100001000000001000000000
000000000000000000000100000000001111000000000000010000
000010100000110101000000000101100000000000001000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000100000001100000001000000000010110100000100000
000000001111000001000010110001000000101001010001000111
000000000000000000000000000001000000010110100000000100
000000000000000000000000000000100000010110100001100011
000010100000000000000000000000000000001111000010000101
000000100000000000000000000000001111001111000011100010
000000000000001000000000010101100000010110100000000111
000000000000000011000011000000100000010110100001100101
000010001000000000000110000000000000010110100000000110
000001000001010000000000000111000000101001010001100111

.logic_tile 9 20
000000001101000000000000000001100000000000001000000000
000000000000110000000000000000000000000000000000010000
000000000000000101100000000000001000010100000000000000
000001000100000000000000001101000000101000000000000000
000000000001010001000010011000011110000010100010000000
000000000000000000000010100111000000000001010000100000
000000100000000000000000011011001111011100000000000001
000001001000000000000010001111101011111100000000000000
000010100001010000000010110000000000000000000000000000
000001000000100000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100001100000000111001100000000100010000000
000000000000000000000010110101111011000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000001101100011000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000001000001111110000000000
000000000000000000000000000000001110001111110000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000011100111000011000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000001010011100000010111000001000000001000000000
000000000000000000100011000000001010000000000000000000
000010000000000011100000000000000000000000001000000000
000000000000000001100000000000001010000000000000000000
000000000001100000000000000111000000000000001000000000
000000001010100001000000000000001000000000000000000000
000000000000000111000010000001000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000100000000000000000111000001000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000100111000000000011000001000000001000000000
000000000001000000100000000000001001000000000000000000
000000000000100000000000000000000000000000001000000000
000010000000000000000000000000001010000000000000000000

.logic_tile 12 20
000000000000001000000000010000000000000000001000000000
000000001010000011000011010000001011000000000000001000
000000000000001000000111000001100000000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000001000111000011000000000000001000000000
000000000000000000000100000000001111000000000000000000
000011000001001011100000000101000001000000001000000000
000000000110111011000000000000001001000000000000000000
000001000000100001000000000011000000000000001000000000
000000100001010000000000000000001001000000000000000000
000011000001000000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010000001000000000000000001000000000000001000000000
000000000000110000000000000000001100000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000111101001111000000000010000000000
000000000000010000000100000111101100010000000000000000
000000000000011111000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101011011000000000000000000
000000000000000000000000000111101010110011000000000000
000000000000011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000001000000000000000000000000001001000100000000000000
000010000000001111000000000001001001001000000000010000
000000100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000010111100001000110000000000000
100000000000001111000011100000101011000110000010000001
110000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000000000000001100010111111101001000000000000000000
000000000000001001100010000101011110100000000000000000
000000000000000000000000010101111111101011010000000001
000000000000000000000010111011101000001011100000000000
000000000000010000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110001101111101111001110000000000
000000000000000000000000001001011011000000100000000000
000000000000001001000010000101100000000000000100000000
000000000000000011000000000000000000000001000000000000

.logic_tile 2 21
000000000001000000000111100101100000000000001000000000
000001000000000111000100000000000000000000000000001000
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000001000000000000001000000000000001000000000
000000001000001111000000000000101100000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000001111000000000000001010000000000000000000
000000001010001000000000000111000001000000001000000000
000000000010001101000000000000001111000000000000000000
000000000000010000000000000101100000000000001000000000
000000000000100001000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000000000010000001100000000000001000000000
000000000101010000000000000000100000000000000000000000

.logic_tile 3 21
000000000000000000000110010001011000000001000000100000
000000000000000111000011110111111000000000000000000000
111000000000010111000111000000000000000000000000000000
100000001100100000100100000000000000000000000000000000
010000000000001111100111101101001110000000000010100000
010000000000001111100000001101001010001000000000100110
000000000000010000000111101101001100000000000000000000
000000000000100000000000000001111110100000000000000000
000000100000001000000000010000000000000000100100000000
000000000010001001000011100000001100000000000000100000
000010000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010001000111010101001111000000000010000000
000000000010000001000010000101001011000100000000000100
000000000000000111000000001111101110000000000000000000
000000001100000000000000000011011111000000100010000000

.logic_tile 4 21
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010000000011000000000000000000001000000001000000000
000001001010101111000011110000001111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000001000000010000000000000111000000000000001000000000
000000000000100000000010000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000000000000000000011100001000000001000000000
000000001100000000000010010000101011000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000001001000110000000001001000000000000000000
000010100000000000000000000011000000000000001000000000
000001001100000000000010000000100000000000000000000000

.logic_tile 5 21
000000000000010111000111100101000000000000001000000000
000000000000100000000100000000100000000000000000001000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000011100000100000000000000000000000
000001000001010000000000000011000000000000001000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000000111000000000000001110000000000000000000
000011100000010000000000000000000001000000001000000000
000010001011100000000000000000001111000000000000000000
000000000001010111100000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000011001010010111000000010111100000000000001000000000
000011001010100000000011010000001000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000100101110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000110010000000001000000001000000000
000000000000000000000111010000001011000000000000001000
000000001000101000000000000000000000000000001000000000
000000001100011001000000000000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000001010101000010010001100000000000001000000000
000000000001010101000010010000000000000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000000000000101001000000000000000000
000011100000000000000000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000001100000000000000000101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000001001010000000000000000101100000000000001000000000
000000000101000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000000000000110000101100000000000001000000000
100000101110010000000000000000000000000000000000000000
110000000000000000000110000111001000001100111110100101
010000000000000000000000000000100000110011000011100100
000010000001110001000010010101001000001100111110100001
000010000000110000000010000000100000110011000010000101
000000000000000000000000010000001001001100111110000101
000000000000000000000011100000001100110011000010100000
000010101011011001100000000000001001001100111110000100
000011000110100001000000000000001100110011000010100111
000000000000000000000000010101101000001100111110000001
000000000000000000000010000000100000110011000011100111
110010000110000111000000000000001001001100111110000101
110000000000000000100000000000001001110011000011000011

.logic_tile 9 21
000000001000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010000000000000111000001000000001000000000
000000000000010000000000000000001100000000000000000000
000000000110000000000000010111000001000000001000000000
000000000110000000000011010000101100000000000000000000
000011100000000000000000000000000001000000001000000000
000000000000010000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001111000000000000000000
000001000000101011100110010011100000000000001000000000
000000000000001001100110010000101111000000000000000000
000000000000000011100110010111000000000000001000000000
000000000000000000100111100000101101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000100001001000000000000001101000000000000000000

.logic_tile 10 21
000010000000010000000111000000000001000000001000000000
000001000000100000000000000000001011000000000000001000
000000000000000011100000000011000001000000001000000000
000000000000100000000000000000001101000000000000000000
000000000000000000000011100011100000000000001000000000
000000001100000000000010000000101110000000000000000000
000000000001000000000111000111100000000000001000000000
000000001110000000000100000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000010000000111100111100000000000001000000000
000000000110000000000100000000000000000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001100000001000111100101000001000000001000000000
000000000000000000000100000000101101000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001101000000000000010000
000000000000000000000000000101101000111100001000000000
000000001000010000000000000000100000111100000000000000
000010000000000001100000000111001000101000000000000000
000001000000000000000000000000100000101000000000000000
000000000000000000000111000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000110010000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000100111000010100000000000000000000000000000
000000000000000000000000000011001010000001010000000000
000000000100000000000000001011001110000000100000000000

.logic_tile 12 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000011100000010000000000000000001000111100001000000000
000000000000010000000000000000001011111100000001000101
000000000000000000000011110000001000110000000000000000
000000000000000000000011110000001110110000000000000100
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000100001100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000111010000000001000000001000000000
000000000000000000000011110000001110000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000001000000010000011000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010000111100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000100000000000000111000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001110000000000000000011100001000000001000000000
000000001110000000000000000000101011000000000000000000
000000000000000001000111000001100000000000001000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000001000000000111100101000000000000001000000000
000000000000100000000100000000001100000000000000000000
000000000000000001000111000111000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111000010000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000111100000000000000000000000100100000000
000000000000000000000010110000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000101001110000000010000000000
000001000000000000000010100101011110000000000001000000
000010100000000000000000000111011011111100010000000000
000001000000000000000000001001001011010100010000000000

.logic_tile 2 22
000000000000000000000011110000001000111100001000000000
000000000000000000000011100000000000111100000010010000
111000000000000011100110110000000000000000000000000000
100000000000000000100011000000000000000000000000000000
010010100000000101000000000011000000000000000100000000
010001000010000000100010110000000000000001000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000001010000000100010000000000000000000000000000000
000000000000010000000000000101011000010000000000000000
000000000000000000000000001101011001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000010000000000001101001101111001110000000000
000001001110000000000000001001011000010100000000000000

.logic_tile 3 22
000000000000000001000111100001000000000000001000000000
000000000000000000000111110000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000001111000000000000101110000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000111000000000011100000000000001000000000
000010100000000000100000000000001001000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000001000010000000001101000000000000000000

.logic_tile 4 22
000000000000000000000111010101100001000000001000000000
000000000000001111000011010000101010000000000000010000
111000000000001000000010010000000001000000001000000000
100010100000001111000111000000001001000000000000000000
010000000000001111100110000000001000111100001000000000
110000000010100011100011100000000000111100000000000000
000010100000010111000010100101111100000000000000000000
000000001010100000000111111111111010000000010000000000
000000000000000011100000011011001010001000000000000000
000000000000000000100011001001011000000000000000000000
000000000000011000000000000001011100101000010000000000
000000000000000001000010000111101001101001010001000000
000000000001000000000000000000000001000000100100000000
000000000000001111000010000000001000000000000001000000
000010000000010000000000000101001100010100000000000000
000000001110100000000000000000010000010100000000100000

.logic_tile 5 22
000000000000000111000011110001100000000000001000000000
000000000000000000100110100000001011000000000000010000
111010001010011111000110010011000000000000001000000000
100001000000100111000011100000000000000000000000000000
000000000010001000000111100001001000000100000000000000
000000000000000111000111110000001001000100000000000100
000011000001001001000010001011111001000000000000000000
000000000000101011000000001111101001100000000010000000
000000001000000000000010001101111110000001010100000001
000000000000001001000010001111000000000000000001000001
000010000000010000000010011101111010000000000000000000
000000001010000000000110001001101011010000000000100000
000000001110000000000010001011101100000000100000000000
000000000000000000000100001101111111000000000000000000
000000000000001000000110100001101100000000000000000000
000000000000000001000111101001111010000000010000000000

.ramt_tile 6 22
000000000000100000000000000000000000000000
000000000111010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000010000
000001000000100001100111110000000000000000001000000000
000000000000000000100010010000001111000000000000000000
000000000000000011100011100111101000010100000000000000
000000000000000000000000000101100000000000000000000000
000000100010001001000110001101011010000010100000000000
000001000000001001000110001001100000000000000010000000
000000000000001101100000010011000000000110000010000000
000000000000000101000011100000001100000110000001000100
000000000000000000000000001111100001001001000010000000
000000000000000000000000000101101000000000000000100000
000000000000000000000000000000011001001011000000000100
000000000000000000000010001101011010000111000010000000
000000000000000000000110000001111010101000000000000100
000000000000000000000011110000110000101000000001000000

.logic_tile 8 22
000000000000000000000010100101001000001100111100100100
000000000000000000000010100000000000110011000011010111
111010100100000101000000000101001000001100110100100000
100010000000000101000000000000000000110011000011000101
110000000000001001100010011011011001000000010000000000
110000000000000001000110101111101000000000000001000000
000011000011010001000000000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101011111010110000000000000
000000000000000000000000000000111010010110000000000010
110000100000000111000110000001001011000010000010000100
110001001010000000100010001001111010000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000001000000000
000010100000000000000000000000001011000000000000010000
000000100000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000001110001101100111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001100000000000001101011110010000000000100000
000010000000100000000000001111011010000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000

.logic_tile 10 22
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001100000000000000010000
000000100001000000000000000101101000010100000000000000
000001000000100000000000000001000000000000000010000100
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000

.logic_tile 11 22
000000000000001000000000000001101011000000010000000000
000000000000000011010010100111011011000001010000000000
000000000000000011100010110000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000101000000010111001100000010100000000000
000000000000000000000011100000010000000010100000000000
000000000000000111100111100101011001111001110000000000
000000000000000000100100001011011001111000110000000000
000000000000000000000011000111100000101001010000000000
000000000000000001000000001001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000001011100000010101011001101000000000000000
000100000000000001100010000011101010100000000000000000
000000000000000000000000001001001010101001010000000000
000000000000000000000010111001001111001000000000000000

.logic_tile 12 22
000000000000010000000000000001100000000000001000000000
000000000000100000000011100000000000000000000000001000
000000000000000011100000000111000001000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001001000000000000000000000000000001000000000
000000000000000011000000000000001110000000000000000000
000000000000001101100111110000000000000000001000000000
000000000000001011000010010000001001000000000000000000
000000000000000000000000000011001000100000000000000000
000000000010000000000000001011101100000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000001000000000000001100000000000001000000000
000000000000000011000000000000000000000000000000010000
000000000000000101100000000000001000111100001000000000
000000000000000000100000000000000000111100000001000000
000000000000000111100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001001111000000001000011011010000000000000000
000000000110101011000000000011001110100000000000000000
000000000000000000000000000101011010010001000000000000
000000000000000000000000000001101010000100010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000010000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001001010001000000010000000
000000001100000000000000000011011111000000000000000000
000000000000000000000000010000001100000100000100000000
000000000000100000000010100000010000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000100000000011100010100000000001000000001000000000
000000000000000000000100000000001101000000000000001000
111000000000000000000000000000011101001100111010100001
100000000000000000000010110000011111110011000010100011
000000000000000000000000000011001000001100110010100001
000000000000000000000000000000001100110011000010100101
000000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000001001001000010111110100000000
000000000001000000000000001001010000111111110011000010
010010000000000000000000000000000000000000000000000000
110001000000000000000011100000000000000000000000000000

.logic_tile 3 23
000001000000100000000000000000000000000000001000000000
000010000001010111000011110000001110000000000000010000
111000000000001011000000000101101001011100000000000001
100000000000001111000010111011101101111100000000000000
010000000100000101100000011000001111010000000000000000
010000000000000000000010101111011110100000000000000000
000000000000000000000110001001000000111111110001000000
000000000000000000000010001111000000010110100000000000
000000000000000000000011110101101011000000000000000000
000000000000000000000110000101111000000000010000100000
000000100001000000000010101000000000000000000100000000
000001000000100000000000000111000000000010000000000000
000000000000000001000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000011100010000001101101000000000000000000
000000000000001101000010010111111000100000000000000000

.logic_tile 4 23
000000000000001000000000010000001010000010100000000000
000000000000000001000011001011000000000001010000000000
111000000000000011100000000001011011000000000000000000
100000000000001111100011100111111011100000000000000000
110000000000000111100000000101100000100000010000100000
110000000000000001100011111001001000000000000000000000
000000000000001111000010101101111100000000000000000000
000000000000000001000011100111011111001000000000000000
000000000000000000000010000000001111110000000000000000
000000000000000111000110000000001001110000000000000010
000000000000100000000000011001000000101001010000000001
000000000000000000000010100001000000000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000001001000011110000001010000000000000000000
000000000000000000000000000011011000000000000010000000
000000000000001111000000001101001101000001000001000010

.logic_tile 5 23
000000000000000101100111001101011101001001010000000000
000000001100001101000110000011011000101001010000000000
111010100000001111100011111011011111001001010010000001
100000000000000011000011001001011100101001010000000001
110010100000000001000011101101101100000001000000000000
010011100000000001100100001101001011000000000000000000
000000100000001011100110110001001110000000000000000001
000011100000000011000011111001011000100000000000000000
000000000000001111100111011001111011000000000000000000
000000001100000001100110000101011001000100000000000000
000000000001001011100110010000011100000100000100000000
000000001000100001100011110000010000000000000001000000
000000000000000011100011100011101100001000000000000001
000000000000000111100100001001011110000000000011100000
000000000000000111000111010101011111000100000000000000
000001000000000000000111000111001111000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100111000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100011100010000001100000000000001000000000
000000000001000000000000000000000000000000000000000000
000001000000000001000010000101100000000000001000000000
000000001010000000000100000000000000000000000000000000
000010101100000001000000010000000000000000001000000000
000001000000000000000011010000001010000000000000000000
000000000001000000000010000101000001000000001000000000
000000000000100000000000000000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010011000001000000001000000000
000000001010000000000011000000101001000000000000000000

.logic_tile 8 23
000000000000101000000111000001100000000000001000000000
000000000001000011000000000000100000000000000000001000
000001000001100011100111010111100000000000001000000000
000010001000100000000111000000000000000000000000000000
000000000000001011100000000101000001000000001000000000
000010100000001111100000000000001100000000000000000000
000010100100010000000000000011100001000000001000000000
000000001010000000000000000000001000000000000000000000
000001000000000001000000000011000000000000001000000000
000010100000000000000000000000001000000000000000000000
000000000001010000000000000011100000000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001010000000000000000000
000010000001010101100000000001100000000000001000000000
000000000101000000100000000000100000000000000000000000

.logic_tile 9 23
000000001100001000000000010111000000000000001000000000
000000000000001011000011000000100000000000000000001000
000000000000001000000000000000000001000000001000000000
000000000100000011000000000000001100000000000000000000
000001000000000000000111110000000001000000001000000000
000010100000000000000111010000001000000000000000000000
000000000001001000000000000101000000000000001000000000
000000000110101011000000000000100000000000000000000000
000001101100000000000000000101100000000000001000000000
000011100000000000000000000000001001000000000000000000
000000100100000111000000000001000001000000001000000000
000101001010000000100000000000001010000000000000000000
000000000000100000000000010101100001000000001000000000
000000000001010000000011010000001111000000000000000000
000010000000000000000011100000000000000000001000000000
000000000100000000000100000000001011000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101000000010001100000000000001000000000
000000000000000000100011100000101111000000000000000000
000000000000001001000111100101100001000000001000000000
000000000000001011000100000000001001000000000000000000
000000000001010000000000010001100001000000001000000000
000000000000000001000011100000101101000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000101101000111100001000000000
000000000000000000000010000000100000111100000000000000
000010000000000000000000000101001001000011110000000000
000000000000000000000000000101101000000001110000000000

.logic_tile 11 23
000000000000000000000010111001101101101001010100000000
000000000000000101000011111111011000100000001010000000
111010000000011101000000011011100001100000010100000000
100001000000100001100011111011101000110000111010000000
010000000000000011100011111001111111000001000000000000
010000000000000000100010000101011111000000000000000000
000000000000000001100010101001001101110000010000000000
000000000000000101100010101101001010110000110000000000
000000000000000000000010100001011101111101010000000000
000000001000000011000110001101101100111110110000000000
000000000000000001100010110001101011110000010000000000
000000000000000001000110001111101110010000100000000000
000000000000000000000000011011001110100000010000000000
000000000000000000000010111101111101100000000000000000
110000000000000011100010110000000000011111100000000000
110000000000001111000111101101001101101111010010000000

.logic_tile 12 23
000000001110000011100011100001000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000111000000000000000000000000000000000000
000001000000100000000111000101101001001100111000000000
000000100001000000000010000000001011110011000000000000
000000000000001011100010010001101000001100111000000000
000000000000000011000011010000001000110011000000000000
000000001110001000000000000000001000001100111000000000
000000000000000011000000000000001100110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001011110011000000000000
000000001010000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000001
000000000000000000000000000101101000001100111000000000
000010000000010000000000000000001011110011000000000100

.logic_tile 13 23
000000000000001001100011100001001011001000010000000000
000000001100001111000110001101011011000000000000000000
000000000000001000000000000011101000010001000000000000
000000000000000001000011100111011001000100010000000000
000000000000000000000010110000000000000000000000000000
000010100110000111000011110000000000000000000000000000
000000000011000101000111111000001100101000000000000000
000000000010100111100111101111000000010100000000000000
000000000000101000000110011111111100000001000000000000
000000000001010001000011011011001101000000010000000000
000000100000000001000000010000000000000000000000000000
000000001000000111000011000000000000000000000000000000
000000000000000000000000000101111011010001000000000000
000000000000000111000000000001011001000100010000000000
000000000000000000000000010001111010001000000000000000
000000000110000001000010000101001101010110100001000000

.logic_tile 14 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000111100111000011000000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100000000111100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000111000000000011000001000000001000000000
000000000000000001100000000000001010000000000000000000
000000001010000000000000001000001000111101010000000000
000000000000000000000000001001000000111110100001000010
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000111000000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
111000000001010111000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000010000000000000000000000001001011000000000000000000
000000000000000000000000000001101000010000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000000000110000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 24
000000001110100101000000000101000000000000000100000100
000000000000000000000010100000000000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001001000111100000000000000000000000000000
110000000000000011000110110000000000000000000000000000
000010100000001001100011101101101100110011110000000000
000000000000000111000011110101001111100001010000000000
000000000000001000000011100101100001000110000000000000
000000000000000101000100000000101010000110000000000101
000000000000000101100110100111001001101001110000000000
000000000100000000000000001101011100101000100000000000
000000000000000101000000001111011100101011010000000000
000000000000000101100010011101011010001011100000000000
000010000001010000000000000001001010001000000000000000
000000000000100000000000001011101000000000000010000000

.logic_tile 3 24
000000000000000001000011110101111111000000000010000001
000000000000000000100010001101001010000000100001000100
111000000000010101000011100000000000000000000000000000
100000000000100000000011110000000000000000000000000000
110000000000000101000011100000000000000000100100000000
110000000000100000100000000000001010000000000000000000
000000000000001111000000010011001111000000000000000000
000000000110001011100010011111001101100000000000000000
000000000000100000000000001001011000111111100000000000
000000000001000001000010111001011001111101000000000000
000000000000000000000110011111001101101110100000000000
000000000000000000000010000001011011101100000000000000
000000000000000001100110010111111010101000000000000000
000000000000000000100010010000000000101000000000000000
000000100000000000000000000101111100000000000000000101
000001000000000001000000001001010000101000000010100001

.logic_tile 4 24
000000000000001000000111001101001110100000000000000000
000000000000000101000111100001001101000000000000000001
111010000000000111100011111011001100001000000000000000
100000000000000101100011111101101001000000000000000001
010000000000000111000111111001111011000000000000000000
110000000000000101100011101101101010100000000000000000
000001000000001011100111010000000000000000000000000000
000010000000001011100110000000000000000000000000000000
000001000000001111000000010011011001000000000000000000
000000100000001011100010000001001110010000000010000000
000010100000000000000010000000000000000000000100000100
000001000000000000000000001111000000000010000000000000
000000000000000000000000000011100001000000000000000000
000000000010000001000011111001101001100000010000000000
000000000000000001000000000000001010001100000000000000
000000000000000000000000000000001011001100000010000000

.logic_tile 5 24
000000000000000000000111100101000000100000010000000100
000000000000000001000011110011101000000000000000000000
111010000100001111000111101011101100000000000000000000
100000000000001011100011101111011101010000000010000000
010000000000000111100111011001111010000000000000000000
010000000010000000000110001001100000000001010000000000
000000000001010001000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000001001100111001001001101110000100000000001
000000000000000011100011100111101000100000010010000000
000000000000000000000000000101101010111100010000000000
000000000000000111000000000111011100111100000000000001
000000000000001000000000000101011001000000000010000001
000000000010000001000010000101101011100000000000000010
000000000000000001000000010000000000000000100110000000
000000000000000000100011100000001111000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000111110011000000000000001000000000
000000000000000000000011010000001011000000000000010000
111000000000001000000000000000000001000000001000000000
100000000000011011000000000000001010000000000000000000
000010001000101000000011100011101001000100000110000000
000001000001000011000000000000001101000100000000000000
000000000000000001000010000001111010001000000000000000
000000000000010001000011101001011101000000000000000000
000000001100000001000010001000001010100000000000000000
000000000000000000100000001111001001010000000010000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001011110101000000000000000
000000000001010000000000001111110000000000000000000000
000000000000100000000110000101111011010000000000000100
000000000000000000000010000000011011010000000000000000

.logic_tile 8 24
000000001110000011100110100101100000000000001000000000
000000000000000111000000000000101010000000000000010000
000001000010001111000000010001100000000000001000000000
000000000000010001000011000000100000000000000000000000
000000000000000001000010001001001001011100000010000000
000000000000000000000010000001101010111100000000000010
000010000000101011100000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000001110001000000000011001001010000000000000000000
000000000000001101000011011011011011001000000001000000
000000000000000000000000001111001101100000000010000001
000001000000000000000010000101011111000000000010000000
000000000000100111000000000001100000100000010000000000
000000000000010000000000000001001100000000000000000000
000000000100000000000000011001001100000000000000000000
000000000001000000000010000001000000101000000011000000

.logic_tile 9 24
000000000000100011100000000000000000000000001000000000
000000000001010000000000000000001111000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001000111100000000000000
000001001100101001100000000111001000010100000000000000
000010100001011111000000000000000000010100000000000000
000000100001010101100000010101111100101001000000000101
000001000000000000000010010000001010101001000000000110
000000000000101000000010001111001100000000000000000000
000000000001010011000000000111011010000000100000000000
000010000000010111000000001111011111000000100000000000
000000000000001111100000000011011011000000000000000000
000000001100101001000111000000000000000000000000000000
000000000000010111000100000000000000000000000000000000
000001000000000001000011101011001110000011110010000000
000000001010000000000100000011000000000010100010000000

.logic_tile 10 24
000000000000001000000111010101100001100000010000000000
000000000001000001000111010000101001100000010000000000
000000000001000111000010111001001110000001010000000000
000000000000000000100011110101010000010110100000000000
000000000000000111100110010111000000101001010000000000
000000000000010000100110100101000000000000000000000000
000000000000000000000010101001000001000000000000000000
000000000000001101000110101111001010100000010000000000
000000000000000000000000001001111110000010100000000000
000000000000000000000000001101111011000011010000000000
000000000000000000000000010111011100101000000000000000
000000000100000000000011100000010000101000000000000000
000001000000000001000011100001100000101001010000000000
000010000000000111000100000101001001100000010000000000
000000000000000000000000010101001000010000000000000000
000000000000000000000010001001011011100000010000000000

.logic_tile 11 24
000000000000001101100110100101101100111101010000000000
000000000000000101000010100000010000111101010000100000
111000000000001101000000001000011010000010100000000000
100000000000001111000000001101010000000001010000000000
110010100000000000000000010000001000010111110000000000
010001000000000000000010101001010000101011110000000000
000000000000001000000110110000000000000110000000000000
000000000000001111000010101011001011001001000000000000
000010000000000001100010110001101100100000000000000000
000001000000000000000110000001001111000000000000000000
000000000000000000000000010000011110000011000000000000
000000000000000000000010000000001011000011000000000000
000010000000000000000110001001001100110000010000000000
000001000000000000000000000111001111010000100000000000
010000000000001101000000001000011100111101010100000100
010000000000000001100000000111010000111110101000000000

.logic_tile 12 24
000000000000000011100010100000001000001100111000000000
000000000000000111100011100000001000110011000000010000
000000100000000101000110010001001000001100111000000000
000000001000000101000011010000101000110011000000000000
000000000000101000000110000001001000111100001000000000
000000000001000001000010100000000000111100000000000001
000000000000101111000010100111001000010100000000000000
000000000101000001000010100101000000000000000000000000
000000000000000000000000001001001011110011000000000000
000000000000000000000000001001111010000000000000000000
000000000000000000000111111101011101100000000000000000
000000000000000000000110000101111001000000000000000000
000000000000000001100000011111011011100010000000000000
000000001100000000000011000111111011000100010000000000
000000000000010011100111101111111001100010000000000000
000000000000000000000000000001101101001000100000000000

.logic_tile 13 24
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000001111000000000000
000000000000000000000010000000001111001111000000000000
000000000000001000000000000000000001001111000000000000
000000000000001111000000000000001100001111000000000000
000000000000000000000011100111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110000000000001001111000000000000
000000000000000000000100000000001001001111000000000000
000000000000001000000000001000011000011110110000000000
000000000000001001000000000001011001101101110000000000
000010100001110000000000011000001010001100110000000000
000001000000110000000010011101000000110011000000000000
000000000000000001100000000000000000010110100000000000
000000000000000000100000001011000000101001010000000000

.logic_tile 14 24
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001011011101101101010000000000
100000000000001001000000001101101100000101010000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010001100000000000011000000100000100000000
000000000000100001000000000000000000000000000000000000
000000000000000000000111101101101100000000010000000000
000000000000000000000100000011011111000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000001101001101000000000000000000
000000000000001101000010010001111010100000000000000001
111000000000001000000000010000000000000000000000000000
100000000000001011000010110000000000000000000000000000
010010100000000000000000011011011100111000100000000000
010001000000000000000011101011101000010000100000000000
000000000000000111000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000000000010000000011010000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000011001101101111111100000000000
000010100000000000000011001111111110111101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000010000000000000000000000000000
000000000000100001000010010000000000000000000000000000

.logic_tile 3 25
000000000000000101000111001011011001101000010000000000
000000000000000101100100000111101010010101110000000000
111000000000000011100000000101001100000010100010000001
100000000000000101100000000000000000000010100000000101
010000000000100111100010000000011100000100000100000000
110000000001011101100000000000010000000000000000000000
000010000000000001100111101101111100100010010000000000
000000000000001001000000000101001001101011010000000000
000000000000001000000110010001011101110000010000000000
000000000000000001000010001011101011110110010000000000
000000000000000101000110010011111000101001000000000000
000000000000000001100011010101101001100110000000000000
000000000000000001000000000001101000000000000000000000
000000000000000000000000000111011000000000100001000000
000000000100110101000000000000001010000011000000000100
000000000000000000000000000000001000000011000000000001

.logic_tile 4 25
000000000000101000000000000000000000000000001000000000
000000000001011111000011110000001111000000000000001000
111000000000000000000110110101100001000000001000000000
100000000000000000000011110000001110000000000000000000
010010100000000000000000000000000001000000001000000000
010001000000000000000000000000001001000000000000000000
000000000000000011100010010000001000111100001000000000
000000000100000000000011010000000000111100000010000000
000000000000000001000000000011001111000000000000000000
000000000000000000100000000001001011010000000000100000
000000000000000000000110001001011101100000010010000000
000000000000001001000000001101001101111110100000000000
000000000000001000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001101000000000000001001000000000000000000

.logic_tile 5 25
000000000000000000000000000000000001000000001000000000
000000000000000111000011100000001001000000000000001000
000000000000111000000000010001100000000000001000000000
000000000000001111000011000000001011000000000000000000
000000001110001000000011100101100000000000001000000000
000000000000001111000011100000101001000000000000000000
000000000000010111000000010001000000000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001011000000000000001000
000000000000000011100000010001100001000000001000000000
000000000000000000000011010000101011000000000000000000
000000000000100000000000000101100001000000001000000000
000000000001000000000000000000101010000000000000000000
000000000000000001000010010001000001000000001000000000
000000000000000000100011000000101000000000000000000000
000000000000000101100010000011000000000000001000000000
000000000000000000100100000000101001000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000000000000000011000000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000001010001000000000000101110000000000000000000

.logic_tile 8 25
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001000000000000000010011000001000000001000000000
000000000000000000000011010000001111000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001000011100000000011100000000000001000000000
000000000000100000100000000000000000000000000000000000
000000000000000011100011110101100000000000001000000000
000000000000000000000011010000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000111000001000000000000001000000000
000000000000000000100000000000101100000000000000000000

.logic_tile 10 25
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000101011111010000000000000000
000000000110000000000000000000111100010000000000000000
000000000000000000000110000111000001100000010000000000
000000000000000000000000000000101110100000010000000000
000000000000001111000010100111011010101000000000000000
000000000000001011000000000000000000101000000000000000
000000001100000000000000000000011110000010100000000000
000000000000000000000000001001000000000001010000000000
000000000000000001100000000111000000101001010000000000
000000000000000000100000001111000000000000000000000000
000000000000000011100000011111111000000010100000000000
000000000000000000100010111101000000000000000000000000
000000000000001011100110000000001001000000110000000000
000000000110001001100000000000011010000000110000000000

.logic_tile 11 25
000000001100000000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000001001000000000010000000000000000000000000000
100000000000000111000010100000000000000000000000000000
010000000000000101100011110101100000000000000100000000
010000000000000000000011110000100000000001001000000100
000000000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000010000001011000010000000000000
000000000000000000000010011101011100000001000000000000
000000000000000000000000011101011000101001010100000000
000100000000001111000010001111010000111110101000000000
000000000000000000000000001111101000000000110000000000
000000000000000000000000001001011101000010110000000000
010000000000001000000000010000011100000100000100000000
010000000000001001000010000000010000000000001000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000010110100000000000
000000000000000000000011000000000000010110100000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100100000000000000000000000010110100000000000
000000100001000000000000000001000000101001010000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000111000010110000000001000000001000000000
000000000000000000000011010000001001000000000000001000
000000000000000000000111100111100000000000001000000000
000000000000000101000111100000001000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000001000000010110001100001000000001000000000
000000000000001111000011110000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000111000000000101000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000011100111010111100000000000001000000000
000000000000000000000011000000101001000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000001101011010001000000000000000
000000010000000101000000000111001011000000000010000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 2 26
000000000000001011100000010101101111101000000000000000
000000000000000011100011011001101011111001110000000000
111000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000001001010000001000000000000
010000001010000001000000000011001111000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000010000000000000000010000000000010110100000000010
000000010000000001000010000001000000101001010000000100
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000001000000001000000011100101001100101000110000000000
000000100000000011000010111001101101100100110000000000
111000000000000000000000000001011000100000010000000000
100000000000000101000000000111001111100110110000100000
010000000000000000000111110101100000000000000100000000
110000000000001001000010000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010000000001000000000101001001000000000000000000
000000010000000000000010000001011111000000010010000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000010000000000000000000000000000
000000010000011101000010100000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000001000000000000000000000000000001000000100100000000
000010101000000000000010000000001100000000000000000000
111000000000001111100000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000011100110000001101010001001000000000000
110000000000000000100011100101011001111110100000000000
000000000000000000000111001101111000001000000000000000
000000000000000000000010110001101111000000000000000000
000000011100001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000001101001101101000000000000000
000000010000001101000000000001001011101111010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000111010001100001000000001000000000
000000000000000000000011110000101010000000000000010000
111000000000000111100111010001100000000000001000000000
100000000000000000000011010000100000000000000000000000
110000000000000000000000000000001000111100001000000001
010000000000000000000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000010000001001111000001000010000000
000000010000000000000000001001101101000000000000000000
000001010000000001000000000001100000000000000100000000
000000110000000000000000000000000000000001000010000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.ramt_tile 6 26
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000101011011001000000000000000
000000010000000000000000001101011010000000000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000100000000111000000000001000000001000000000
000000000001000111000000000000001001000000000000000000
000000000000000000000011110111000000000000001000000000
000000000000000000000011010000101110000000000000000000
000000010000000000000000010000000000000000001000000000
000000010000000000000010110000001011000000000000000000
000000010000000000000000000011000001000000001000000000
000000010000000000000000000000101110000000000000000000
000000010000001000000010000101100000000000001000000000
000000010000001101000000000000100000000000000000000000
000000010000000000000000000101101000001000000000000000
000000010000000001000000000000101000001000000000000000

.logic_tile 9 26
000001000000001000000111000001000000000000001000000000
000010100000001111000100000000100000000000000000010000
000000000000000011100110111101101000111100000000000000
000000000000000000000011001001001011111000000000000010
000000000000000000000000011001101111000000000000000000
000000000001010001000010001011001100010000000000000000
000000000000001111000111000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000010000000000000000001101011100001000000010000000
000000010000000000000010001101001101000000000000000000
000000010000001011100000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000001000000000000101111111000000000000000000
000000010000001011000000000001011001000010000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000

.logic_tile 10 26
000000000000001000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000010000000000000000000000000000
000000110000000000000011000000000000000000000000000000
000000010000001111000000001011111110000000000000000000
000000010000001011100000001111010000010100000000000000
000000010000000000000000000011101011100000000000000000
000000010000000000000000000001011010000000000000000000
000000010000000000000011110000001100000011110000000000
000000010000000000000010000000010000000011110001100000

.logic_tile 11 26
000000000000000000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
111000000000000101000010100001011010101110000100000000
100000000000001001000011100101011001111110100001000000
000000000001011000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000011100111000001111000101110000100000000
000000000000000101000100001001011010101000000000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001001000001111001110100000000
000000010000000000000000000001001010110000110010000000
000000010000000000000000000001111010111100010100000000
000000010000000000000000000000101000111100010010000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000011100111000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000010000001011100000000111000000000000001000000000
000000010000000011000000000000001110000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000101111000000000000000000
000000010000100001000010000001100001000000001000000000
000000010001010001000010000000001111000000000000000000
000000010000000000000010000000000001000000001000000000
000000010000000000000011100000001001000000000000000000

.logic_tile 13 26
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101110000000000000010000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001011100000010000000000000000001000000000
000000000000000111100011110000001101000000000000000000
000000010000000000000110000000000001000000001000000000
000000010000000000000100000000001010000000000000000000
000000010000001000000000010101100000000000001000000000
000000010000001001000010010000000000000000000000000000
000000010000000001100000000000000001000000001000000000
000000010000000000100000000000001010000000000000000000
000000010000000000000000000101100000000000001000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000011100000000000011010000100000100000000
000000000000000000100011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100010000111011101111100010000000000
110000000000000000000000001011011011111110110000000000
000000000000001000000010100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000001000000000000001001100010000000000000000
000000010000000111000000000101001001000000000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000011100000001011101010111101010000000000
000000000000000000100010011001010000101000000000000000
111000000000001000000000010000000000000000000000000000
100000000000000011000011010000000000000000000000000000
110010100000001000000010110000000000000000000000000000
110001000000001111000110100000000000000000000000000000
000000000000000000000000000101001101101111010000100000
000000000000000101000000000011101101101111100000000000
000000010000000111000000001001001011000000000010000000
000000010000000001000000001001001000001000000000000000
000000010000000001100010001001001100111001010000000000
000000010000000000000000001011101110110111110000000000
000000010000001000000111100000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000

.logic_tile 3 27
000000000000000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000001000000111001000000000000000000100000000
110000000000001011000100000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000010000000000000000010000000000010110100000000100
000000010000000000000011011001000000101001010000000000
000000010000101000000000000101011111000000000000000000
000000010000000001000000000001111010001000000000000001
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000110101101101100111110110000000000
000000010000000000000100000001111010011110100000100000

.logic_tile 4 27
000000000000100000000111000000000000000000000000000000
000000000001010000000111110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010101000000100000000011110000000000000000000000000000
010110000011010000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000001101001100000000000000000000
000000010000000000000000001101101011100000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111000010000000000000000000000000000000
000000000000000011100111100000000000000000100110000000
000000000000010001100100000000001010000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000101111011000000000010000000
000000010000000000000000001101011010001000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000010101000000000000001000000000
000000000001010000000011010000000000000000000000001000
000000000000000000000110100101100001000000001000000000
000000000000000000000100000000001001000000000000000000
000000001110001000000010000101100000000000001000000000
000000000000001011000010000000000000000000000000000000
000000000000001001000110100101100000000000001000000000
000000000000000011000100000000101101000000000000000000
000000010000100001000010000011000001000000001000000000
000000010001000000000000000000001011000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000000000000101011000000000000000000
000000011010000000000000000101000000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 8 27
000000000000100011100111000000000001000000001000000000
000000000001010011100100000000001010000000000000001000
000000000000000011100000000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000000001111100111000101000000000000001000000000
000000100000001011100000000000001000000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000011110000001000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000000101100000000000000000000000001000000000
000000010000000000100000000000001110000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 9 27
000000000000000000000011010001100000000000001000000000
000000000000000000000011110000100000000000000000001000
000000000000001001100111110101100000000000001000000000
000000000000000011100011100000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000001101000000000000100000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000001111000000000000100000000000000000000000
000000010000000000000000000001101000000100000000000000
000000010000000000000000001001001100001100000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000001011000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000000001101110100010110100000000
000000000000000000000000000111011000111001110000000001
000000000000001000000000001011001111101010000100000000
000000000000001011000000000101101000010110000000000001
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000110000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101111010000000000000000001
100000000000000000000000000011011011000000010000000000
110000000000000000000111011011001010010000000000000000
010000000000000000000011001101011011000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000001011100000010001011111000000000000000000
000000000000000011100011101101011010010000000000100000
111000000001010000000000000000000000001111000000100001
100000000000100000000000000000001101001111000000000000
010000000000001111000111000000000000000000000000000000
010000000000001111000100000000000000000000000000000000
000000000000000111100111000001000000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000000000000010001001011010000000000000000000
000000000000000000000000001101011010010000000010000000
000000000000000000000000000101101010000000000000000000
000000000000000000000000000001101010100000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000011000011100000000000000000000000000000
110001000000000000000000001101111111001000000000000000
110010100000000001000000001001101000000000000000000000
000000000000000000000000011001111000000000010000000000
000000000000000101000011011101101010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000001110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001001000000000000000010
111000000000000000000111110000000000000000000000000000
100000000000000000000111100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111000000000010000000001
000000000000000000000011111001111010000000000000000000
000000000000000000000010000001101011001000000010000000
000000000000000000000000000111101001000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001101011000000000010000000
000000000000000000000000000111101001010000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000111101000000000000000000100100000
100000000000000000000100001001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000001000000000010000001000111100001000000000
000000000000000001000011110000000000111100000000010000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000101111010010110110100000000
000000000000000000000000000000101000010110110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000100000100100000
100000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000100000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000110000000
110000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100111100000000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000000000000100100000
010000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000100001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001110000001100
000000001000001000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000001110000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000011000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000011000
000001111000000000
000000001000000001
000000000000110110
000000000000111000
001000000000000100
000000000000000000
000000000000000000
000010110000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000001111000000010
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001001011000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000001111000000010
000000001000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000001010000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.extra_bit 0 691 335
.sym 8 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 9 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 10 ballvga.inverty_$glb_clk
.sym 11 ballvga.invertx_$glb_clk
.sym 12 clk_pxl$SB_IO_OUT
.sym 764 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 786 $PACKER_VCC_NET
.sym 1131 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 1132 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 1136 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 1203 ballvga.ballx[5]
.sym 1205 ballvga.ballx[7]
.sym 1337 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 1338 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 1339 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 1340 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 1341 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 1342 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 1343 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 1440 $PACKER_VCC_NET
.sym 1544 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 1648 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 1753 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 1754 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 1755 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 1756 ballvga.bally[8]
.sym 1757 ballvga.bally[3]
.sym 1758 ballvga.bally[2]
.sym 1759 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 1760 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 1775 row[9]
.sym 1860 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 1967 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 1968 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 1969 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 1970 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 1971 ballvga.diry_SB_DFF_D_Q[1]
.sym 1972 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 2076 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 2086 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 2190 ballvga.bally[9]
.sym 2191 ballvga.bally[6]
.sym 2192 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 2193 ballvga.bally[7]
.sym 2194 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 2195 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 2196 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2197 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 2244 ballvga.bally[5]
.sym 2288 $PACKER_VCC_NET
.sym 2291 ballvga.bally[2]
.sym 2293 ballvga.bally[8]
.sym 2294 $PACKER_VCC_NET
.sym 2447 ballvga.bally[7]
.sym 2453 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2458 ballvga.bally[9]
.sym 2460 ballvga.bally[6]
.sym 2493 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 2496 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 2498 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 2502 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 2604 start_SB_LUT4_I2_O[0]
.sym 2605 ballvga.inverty_SB_DFFESS_Q_S
.sym 2606 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 2607 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 2608 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 2609 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 2610 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 2611 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 2710 $PACKER_VCC_NET
.sym 2830 ball_display
.sym 2864 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 2875 start_SB_LUT4_I2_O[0]
.sym 2906 ball_display_SB_DFFE_Q_E
.sym 2919 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3025 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 3027 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 3032 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3141 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 3250 brickvga.brick2[8]
.sym 3252 brickvga.brick2_SB_DFFE_Q_E
.sym 3253 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3254 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[1]
.sym 3255 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 3256 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 3257 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[2]
.sym 3303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 3322 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 3342 row[6]
.sym 3347 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 3352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 3457 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 3458 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 3461 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 3506 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 3519 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3538 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 3550 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 3561 brickvga.brick1_SB_DFFE_Q_1_E
.sym 3665 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3669 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 3675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 3713 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 3741 brickvga.brick1_SB_DFFE_Q_2_E
.sym 3757 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 3760 brickvga.brick2_SB_DFFE_Q_D
.sym 3873 brickvga.brick1[7]
.sym 3877 brickvga.brick1_SB_DFFE_Q_1_E
.sym 3879 brickvga.brick2_SB_DFFE_Q_D
.sym 3884 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 3923 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 3927 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 3928 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 3944 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 3958 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 3974 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 4087 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 4088 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4090 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4091 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 4092 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[2]
.sym 4149 brickvga.brick2_SB_DFFE_Q_D
.sym 4169 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 4174 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 4191 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 4199 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 4204 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4313 brickvga.brick0_SB_DFFE_Q_D
.sym 4315 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 4316 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 4318 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 4319 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 4375 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 4380 row[6]
.sym 4420 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 4421 brickvga.brick1_SB_DFFE_Q_D
.sym 4424 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4428 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 4433 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 4542 brickvga.brick0[6]
.sym 4545 brickvga.brick0_SB_DFFE_Q_1_E
.sym 4546 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 4625 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[1]
.sym 4631 brickvga.brick1_SB_DFFE_Q_3_E
.sym 4652 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 4656 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 4771 brickvga.brick0_SB_DFFE_Q_4_E
.sym 4772 brickvga.brick0[4]
.sym 4829 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 4856 brickvga.brick0_SB_DFFE_Q_1_E
.sym 4886 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 4994 brickvga.brick5_SB_DFFE_Q_2_E
.sym 4997 brickvga.brick5[5]
.sym 5021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5024 brick_display_SB_DFFSR_Q_R
.sym 5046 brickvga.brick0_SB_DFFE_Q_4_E
.sym 5052 brick_display
.sym 5085 $PACKER_VCC_NET
.sym 5095 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 5198 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 5202 brickvga.brick5[9]
.sym 5203 brickvga.brick5_SB_DFFE_Q_E
.sym 5268 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 5283 brickvga.brick1_SB_DFFE_Q_E
.sym 5293 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 5299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 5301 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 5410 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 5411 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5427 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 5468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 5469 row[6]
.sym 5477 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5480 brickvga.brick5_SB_DFFE_Q_E
.sym 5500 brickvga.brick4_SB_DFFE_Q_4_E
.sym 5503 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 5504 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 5507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 5614 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5616 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5620 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 5676 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 5713 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5719 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 5827 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 5828 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 5833 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5889 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 5892 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 5903 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 5916 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 6054 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 6280 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 6367 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 6836 ballvga.bally[3]
.sym 7032 ballvga.ballx[5]
.sym 7034 ballvga.ballx[7]
.sym 7156 ballvga.invertx
.sym 7157 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 7158 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 7159 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 7160 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 7161 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 7162 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 7166 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 7180 ballvga.ballx[9]
.sym 7181 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 7184 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 7188 ballvga.ballx[4]
.sym 7190 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 7304 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 7305 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 7306 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 7307 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 7308 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 7309 ballvga.dirx_SB_DFF_D_Q[1]
.sym 7312 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 7328 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 7345 $PACKER_VCC_NET
.sym 7353 $PACKER_VCC_NET
.sym 7360 ballvga.ballx[6]
.sym 7361 ballvga.ballx[5]
.sym 7362 ballvga.ballx[1]
.sym 7363 ballvga.ballx[4]
.sym 7365 ballvga.ballx[8]
.sym 7368 ballvga.ballx[3]
.sym 7370 ballvga.ballx[2]
.sym 7371 ballvga.ballx[7]
.sym 7375 $nextpnr_ICESTORM_LC_125$O
.sym 7377 ballvga.ballx[1]
.sym 7381 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 7383 ballvga.ballx[2]
.sym 7384 $PACKER_VCC_NET
.sym 7387 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 7390 ballvga.ballx[3]
.sym 7393 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 7395 ballvga.ballx[4]
.sym 7399 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 7402 ballvga.ballx[5]
.sym 7405 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 7408 ballvga.ballx[6]
.sym 7411 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 7413 ballvga.ballx[7]
.sym 7414 $PACKER_VCC_NET
.sym 7417 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 7419 ballvga.ballx[8]
.sym 7420 $PACKER_VCC_NET
.sym 7449 ballvga.ballx[9]
.sym 7450 ballvga.ballx[6]
.sym 7451 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 7452 ballvga.ballx[1]
.sym 7453 ballvga.ballx[4]
.sym 7454 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 7455 ballvga.ballx[8]
.sym 7456 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 7465 $PACKER_VCC_NET
.sym 7478 ballvga.ballx[3]
.sym 7480 ballvga.ballx[2]
.sym 7481 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 7482 ballvga.ballx[9]
.sym 7485 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 7502 ballvga.ballx[3]
.sym 7504 ballvga.ballx[2]
.sym 7510 ballvga.ballx[5]
.sym 7512 ballvga.ballx[7]
.sym 7514 ballvga.ballx[9]
.sym 7517 ballvga.ballx[1]
.sym 7518 ballvga.ballx[4]
.sym 7522 $nextpnr_ICESTORM_LC_126$I3
.sym 7524 ballvga.ballx[9]
.sym 7532 $nextpnr_ICESTORM_LC_126$I3
.sym 7535 ballvga.ballx[1]
.sym 7536 ballvga.ballx[4]
.sym 7537 ballvga.ballx[7]
.sym 7538 ballvga.ballx[3]
.sym 7559 ballvga.ballx[5]
.sym 7560 ballvga.ballx[2]
.sym 7562 ballvga.ballx[9]
.sym 7620 ballvga.ballx[5]
.sym 7622 ballvga.ballx[7]
.sym 7625 $PACKER_VCC_NET
.sym 7626 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 7628 $PACKER_VCC_NET
.sym 7638 ballvga.ballx[6]
.sym 7643 ballvga.ballx[8]
.sym 7648 ballvga.ballx[1]
.sym 7649 ballvga.ballx[4]
.sym 7654 $PACKER_VCC_NET
.sym 7655 ballvga.ballx[3]
.sym 7656 ballvga.ballx[2]
.sym 7659 ballvga.ballx[5]
.sym 7660 ballvga.ballx[7]
.sym 7662 $PACKER_VCC_NET
.sym 7669 $nextpnr_ICESTORM_LC_171$O
.sym 7672 ballvga.ballx[1]
.sym 7675 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 7678 ballvga.ballx[2]
.sym 7679 ballvga.ballx[1]
.sym 7681 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 7683 $PACKER_VCC_NET
.sym 7684 ballvga.ballx[3]
.sym 7685 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 7687 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 7689 $PACKER_VCC_NET
.sym 7690 ballvga.ballx[4]
.sym 7691 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 7693 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 7695 $PACKER_VCC_NET
.sym 7696 ballvga.ballx[5]
.sym 7697 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 7699 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 7701 $PACKER_VCC_NET
.sym 7702 ballvga.ballx[6]
.sym 7703 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 7705 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 7707 ballvga.ballx[7]
.sym 7708 $PACKER_VCC_NET
.sym 7709 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 7711 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 7713 ballvga.ballx[8]
.sym 7714 $PACKER_VCC_NET
.sym 7715 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 7744 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 7745 ballvga.ballx[3]
.sym 7746 ballvga.ballx[2]
.sym 7747 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 7748 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 7749 ballvga.ballx[5]
.sym 7750 ballvga.ballx[7]
.sym 7774 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 7778 ballvga.bally[8]
.sym 7779 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 7800 ballvga.ballx[9]
.sym 7812 $PACKER_VCC_NET
.sym 7818 $PACKER_VCC_NET
.sym 7819 ballvga.ballx[9]
.sym 7820 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 7892 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 7893 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 7894 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 7895 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 7896 ballvga.diry_SB_DFF_D_Q[0]
.sym 7897 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 7905 ballvga.ballx[2]
.sym 7914 ballvga.bally[3]
.sym 7916 ballvga.bally[2]
.sym 7920 ballvga.bally[7]
.sym 7924 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 7932 $PACKER_VCC_NET
.sym 7933 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 7934 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 7935 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 7937 ballvga.diry_SB_DFF_D_Q[1]
.sym 7938 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 7944 ballvga.bally[2]
.sym 7947 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 7948 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 7949 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 7950 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 7954 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 7956 ballvga.diry_SB_DFF_D_Q[2]
.sym 7957 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 7959 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 7961 ballvga.diry_SB_DFF_D_Q[0]
.sym 7964 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 7966 ballvga.bally[2]
.sym 7971 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 7972 $PACKER_VCC_NET
.sym 7973 ballvga.bally[2]
.sym 7976 ballvga.diry_SB_DFF_D_Q[2]
.sym 7978 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 7979 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 7982 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 7984 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 7985 ballvga.diry_SB_DFF_D_Q[2]
.sym 7988 ballvga.diry_SB_DFF_D_Q[2]
.sym 7990 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 7991 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 7995 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 7996 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 7997 ballvga.diry_SB_DFF_D_Q[2]
.sym 8001 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 8002 ballvga.diry_SB_DFF_D_Q[2]
.sym 8003 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 8007 ballvga.diry_SB_DFF_D_Q[2]
.sym 8008 ballvga.diry_SB_DFF_D_Q[0]
.sym 8009 ballvga.diry_SB_DFF_D_Q[1]
.sym 8010 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 8011 clk_pxl$SB_IO_OUT
.sym 8012 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 8037 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 8038 ballvga.diry_SB_DFF_D_Q[2]
.sym 8040 ballvga.bally[5]
.sym 8041 ballvga.bally[4]
.sym 8051 ballvga.bally[2]
.sym 8057 ballvga.bally[8]
.sym 8060 $PACKER_VCC_NET
.sym 8064 ballvga.bally[8]
.sym 8066 ballvga.bally[3]
.sym 8067 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 8068 ballvga.bally[6]
.sym 8070 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8078 $PACKER_VCC_NET
.sym 8081 ballvga.bally[7]
.sym 8083 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8086 $PACKER_VCC_NET
.sym 8087 ballvga.bally[6]
.sym 8089 ballvga.bally[8]
.sym 8090 ballvga.bally[3]
.sym 8091 ballvga.bally[2]
.sym 8097 ballvga.bally[5]
.sym 8098 ballvga.bally[4]
.sym 8110 $nextpnr_ICESTORM_LC_93$O
.sym 8112 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8116 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8118 ballvga.bally[2]
.sym 8119 $PACKER_VCC_NET
.sym 8122 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8124 ballvga.bally[3]
.sym 8125 $PACKER_VCC_NET
.sym 8126 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8128 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8130 ballvga.bally[4]
.sym 8131 $PACKER_VCC_NET
.sym 8132 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8134 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8136 ballvga.bally[5]
.sym 8137 $PACKER_VCC_NET
.sym 8138 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8140 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8142 ballvga.bally[6]
.sym 8143 $PACKER_VCC_NET
.sym 8144 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8146 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8148 ballvga.bally[7]
.sym 8149 $PACKER_VCC_NET
.sym 8150 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8152 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8154 ballvga.bally[8]
.sym 8155 $PACKER_VCC_NET
.sym 8156 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8185 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 8186 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 8187 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 8188 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 8189 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 8190 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 8191 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 8194 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 8195 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 8196 $PACKER_VCC_NET
.sym 8210 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 8213 $PACKER_VCC_NET
.sym 8214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 8216 ballvga.bally[9]
.sym 8218 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 8219 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 8220 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8225 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 8226 ballvga.diry_SB_DFF_D_Q[2]
.sym 8229 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8230 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 8231 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8234 ballvga.diry_SB_DFF_D_Q[2]
.sym 8236 ballvga.bally[2]
.sym 8238 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8241 ballvga.bally[9]
.sym 8251 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 8255 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8258 ballvga.bally[9]
.sym 8259 ballvga.diry_SB_DFF_D_Q[2]
.sym 8260 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 8261 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8267 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8270 ballvga.bally[2]
.sym 8279 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8283 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 8284 ballvga.diry_SB_DFF_D_Q[2]
.sym 8285 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 8290 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8296 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8301 ballvga.bally[9]
.sym 8304 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 8305 clk_pxl$SB_IO_OUT
.sym 8306 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 8345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 8350 $PACKER_VCC_NET
.sym 8355 ballvga.bally[8]
.sym 8356 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 8357 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 8358 ballvga.bally[7]
.sym 8359 col[9]
.sym 8362 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8364 col[8]
.sym 8375 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8376 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 8378 $PACKER_VCC_NET
.sym 8381 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8382 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 8383 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 8384 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8386 $PACKER_VCC_NET
.sym 8387 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 8388 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8404 $nextpnr_ICESTORM_LC_137$O
.sym 8406 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 8410 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 8412 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 8413 $PACKER_VCC_NET
.sym 8416 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 8418 $PACKER_VCC_NET
.sym 8419 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8422 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 8424 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8428 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 8430 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8431 $PACKER_VCC_NET
.sym 8434 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[5]
.sym 8436 $PACKER_VCC_NET
.sym 8437 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8440 ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3[6]
.sym 8442 $PACKER_VCC_NET
.sym 8443 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 8446 $nextpnr_ICESTORM_LC_138$I3
.sym 8448 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 8480 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 8481 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 8482 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 8483 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 8484 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 8485 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 8494 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 8505 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8507 ballvga.bally[3]
.sym 8509 ballvga.bally[2]
.sym 8511 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 8514 $nextpnr_ICESTORM_LC_138$I3
.sym 8519 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8520 $PACKER_VCC_NET
.sym 8521 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8524 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8531 ballvga.bally[2]
.sym 8532 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 8533 ballvga.bally[8]
.sym 8535 ballvga.bally[3]
.sym 8536 ballvga.bally[9]
.sym 8541 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 8546 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 8547 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8549 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8550 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 8551 $nextpnr_ICESTORM_LC_138$COUT
.sym 8553 $PACKER_VCC_NET
.sym 8555 $nextpnr_ICESTORM_LC_138$I3
.sym 8561 $nextpnr_ICESTORM_LC_138$COUT
.sym 8564 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 8565 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8566 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 8567 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8571 ballvga.bally[3]
.sym 8577 ballvga.bally[8]
.sym 8582 ballvga.bally[9]
.sym 8583 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8584 ballvga.bally[2]
.sym 8588 ballvga.bally[3]
.sym 8589 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8590 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8591 ballvga.bally[8]
.sym 8595 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 8598 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 8599 clk_pxl$SB_IO_OUT
.sym 8626 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8627 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8628 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 8629 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 8630 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 8631 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 8632 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 8637 start_SB_LUT4_I2_O[0]
.sym 8641 ballvga.inverty_SB_DFFESS_Q_S
.sym 8643 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 8649 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 8660 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 8666 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8669 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 8670 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 8672 $PACKER_VCC_NET
.sym 8674 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 8677 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 8679 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8693 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8695 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8698 $nextpnr_ICESTORM_LC_103$O
.sym 8700 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 8704 ballvga.changey_SB_LUT4_I3_I2[1]
.sym 8706 $PACKER_VCC_NET
.sym 8707 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 8710 ballvga.changey_SB_LUT4_I3_I2[2]
.sym 8713 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8716 ballvga.changey_SB_LUT4_I3_I2[3]
.sym 8718 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8722 ballvga.changey_SB_LUT4_I3_I2[4]
.sym 8725 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 8728 ballvga.changey_SB_LUT4_I3_I2[5]
.sym 8730 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 8734 ballvga.changey_SB_LUT4_I3_I2[6]
.sym 8737 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 8740 $nextpnr_ICESTORM_LC_104$I3
.sym 8742 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 8772 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 8773 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8775 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 8776 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 8777 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8778 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 8779 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 8784 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 8785 $PACKER_VCC_NET
.sym 8797 $PACKER_VCC_NET
.sym 8798 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 8800 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 8801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 8802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 8804 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 8808 $nextpnr_ICESTORM_LC_104$I3
.sym 8824 row[6]
.sym 8828 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8830 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8837 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 8840 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 8842 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 8849 $nextpnr_ICESTORM_LC_104$I3
.sym 8858 row[6]
.sym 8859 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8860 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8861 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 8891 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 8892 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 8893 clk_pxl$SB_IO_OUT
.sym 8920 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 8922 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 8923 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 8924 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 8925 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8932 $PACKER_VCC_NET
.sym 8943 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 8944 col[8]
.sym 8945 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 8946 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8948 col[9]
.sym 8949 row[6]
.sym 8950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8951 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8954 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 8962 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8963 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8966 brickvga.brick2_SB_DFFE_Q_D
.sym 8967 row[6]
.sym 8968 brickvga.brick2[8]
.sym 8969 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 8970 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8971 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 8976 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 8977 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8978 brickvga.brick2_SB_DFFE_Q_E
.sym 8983 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 8984 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 8985 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 8986 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 8987 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 8991 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 8995 brickvga.brick2_SB_DFFE_Q_D
.sym 9005 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9006 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9008 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9011 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9012 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9013 row[6]
.sym 9014 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 9017 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9018 brickvga.brick2[8]
.sym 9019 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9020 row[6]
.sym 9023 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9024 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9026 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9029 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9030 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9031 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9032 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9035 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9037 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9038 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9039 brickvga.brick2_SB_DFFE_Q_E
.sym 9040 clk_pxl$SB_IO_OUT
.sym 9086 brickvga.brick2_SB_DFFE_Q_D
.sym 9093 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9094 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 9095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9096 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9097 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 9101 brickvga.brick2[0]
.sym 9109 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 9112 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 9114 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9116 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9117 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9119 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[1]
.sym 9122 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[2]
.sym 9125 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[0]
.sym 9127 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9146 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9147 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9148 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9149 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9155 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 9170 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[1]
.sym 9171 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[2]
.sym 9172 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9173 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[0]
.sym 9186 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 9187 clk_pxl$SB_IO_OUT
.sym 9214 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 9215 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[0]
.sym 9216 brickvga.brick2_SB_DFFE_Q_1_E
.sym 9217 brickvga.brick2[6]
.sym 9218 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9219 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[1]
.sym 9220 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9228 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 9229 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9232 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 9236 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9238 brickvga.brick2_SB_DFFE_Q_D
.sym 9241 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9244 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 9267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9268 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 9272 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 9277 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9280 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9281 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 9293 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 9317 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9318 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 9319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9333 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 9334 clk_pxl$SB_IO_OUT
.sym 9360 brickvga.brick2_SB_DFFE_Q_2_E
.sym 9361 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 9363 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[0]
.sym 9364 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9366 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[3]
.sym 9367 brickvga.brick2[4]
.sym 9368 row[6]
.sym 9371 row[6]
.sym 9372 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9375 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 9376 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 9379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9381 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 9383 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 9385 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 9387 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 9388 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 9389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 9390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 9395 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 9401 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9403 brickvga.brick1_SB_DFFE_Q_1_E
.sym 9411 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 9422 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9425 brickvga.brick1_SB_DFFE_Q_D
.sym 9426 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9428 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 9432 del
.sym 9437 brickvga.brick1_SB_DFFE_Q_D
.sym 9458 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9460 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9461 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 9470 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 9472 del
.sym 9480 brickvga.brick1_SB_DFFE_Q_1_E
.sym 9481 clk_pxl$SB_IO_OUT
.sym 9507 brickvga.brick1_SB_DFFE_Q_D
.sym 9508 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 9509 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9512 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 9520 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9523 brickvga.brick1_SB_DFFE_Q_1_E
.sym 9526 brickvga.brick1[1]
.sym 9527 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9533 brickvga.brick0_SB_DFFE_Q_1_E
.sym 9535 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9536 col[8]
.sym 9537 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 9538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9539 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9540 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9541 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9542 del
.sym 9550 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 9554 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9555 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9558 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9561 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9564 row[6]
.sym 9565 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9566 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9570 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9573 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9574 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 9575 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9577 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 9593 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9594 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9595 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9596 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 9600 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9601 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9602 row[6]
.sym 9611 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 9612 row[6]
.sym 9613 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9614 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9617 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 9623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9624 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9626 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9627 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 9628 clk_pxl$SB_IO_OUT
.sym 9667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9676 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9677 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9678 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 9679 brickvga.brick0[0]
.sym 9681 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9685 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9688 brickvga.brick0_SB_DFFE_Q_D
.sym 9697 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9699 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9701 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[1]
.sym 9707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9708 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 9709 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 9710 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[2]
.sym 9713 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 9718 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[0]
.sym 9722 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 9723 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9724 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9726 del
.sym 9735 del
.sym 9736 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 9746 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9747 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9748 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9749 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9752 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 9753 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 9754 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9755 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9764 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[1]
.sym 9765 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9766 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[2]
.sym 9767 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[0]
.sym 9771 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 9774 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 9775 clk_pxl$SB_IO_OUT
.sym 9801 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 9803 brickvga.brick0[2]
.sym 9806 brickvga.brick0_SB_DFFE_Q_2_E
.sym 9808 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[0]
.sym 9815 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9817 brickvga.brick0_SB_DFFE_Q_D
.sym 9818 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9819 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9820 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 9821 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 9823 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9824 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 9826 brickvga.brick1_SB_DFFE_Q_D
.sym 9831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9833 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9843 brickvga.brick0_SB_DFFE_Q_D
.sym 9845 brickvga.brick0[6]
.sym 9850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9851 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9853 brickvga.brick0_SB_DFFE_Q_1_E
.sym 9855 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 9856 brickvga.brick0[4]
.sym 9867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9868 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9895 brickvga.brick0_SB_DFFE_Q_D
.sym 9911 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9913 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9914 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9917 brickvga.brick0[6]
.sym 9918 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9919 brickvga.brick0[4]
.sym 9920 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 9921 brickvga.brick0_SB_DFFE_Q_1_E
.sym 9922 clk_pxl$SB_IO_OUT
.sym 9949 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 9950 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 9954 brick_display
.sym 9961 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9965 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9969 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9971 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9974 brickvga.brick5_SB_DFFE_Q_E
.sym 9981 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9983 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 9989 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10000 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 10006 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10007 brickvga.brick0_SB_DFFE_Q_4_E
.sym 10008 brickvga.brick0_SB_DFFE_Q_D
.sym 10015 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10053 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10054 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10055 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 10061 brickvga.brick0_SB_DFFE_Q_D
.sym 10068 brickvga.brick0_SB_DFFE_Q_4_E
.sym 10069 clk_pxl$SB_IO_OUT
.sym 10095 brickvga.brick1[9]
.sym 10098 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 10099 brickvga.brick5_SB_DFFE_Q_D
.sym 10100 brickvga.del_SB_LUT4_I3_I2[0]
.sym 10101 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 10102 brickvga.brick1_SB_DFFE_Q_E
.sym 10108 brick_display
.sym 10110 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 10112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 10116 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10120 brickvga.brick5_SB_DFFE_Q_D
.sym 10123 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10124 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 10127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10128 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10129 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 10130 row[6]
.sym 10137 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10138 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10141 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10145 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10163 brickvga.brick5_SB_DFFE_Q_2_E
.sym 10164 brickvga.brick5_SB_DFFE_Q_D
.sym 10187 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10189 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10190 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10206 brickvga.brick5_SB_DFFE_Q_D
.sym 10215 brickvga.brick5_SB_DFFE_Q_2_E
.sym 10216 clk_pxl$SB_IO_OUT
.sym 10242 brickvga.brick5_SB_DFFE_Q_1_E
.sym 10244 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 10246 brickvga.brick5[7]
.sym 10247 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10255 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10259 brickvga.brick1_SB_DFFE_Q_E
.sym 10262 brickvga.brick1_SB_DFFE_Q_E
.sym 10264 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10268 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 10271 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10273 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10274 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10287 brickvga.brick5_SB_DFFE_Q_D
.sym 10294 brickvga.brick5_SB_DFFE_Q_E
.sym 10295 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10297 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10301 row[6]
.sym 10302 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10304 brickvga.brick5[9]
.sym 10310 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10322 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10323 row[6]
.sym 10324 brickvga.brick5[9]
.sym 10325 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10349 brickvga.brick5_SB_DFFE_Q_D
.sym 10352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10353 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10354 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10355 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10362 brickvga.brick5_SB_DFFE_Q_E
.sym 10363 clk_pxl$SB_IO_OUT
.sym 10389 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10391 brickvga.brick4_SB_DFFE_Q_3_E
.sym 10393 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 10394 brickvga.brick4[2]
.sym 10405 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10414 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 10415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10416 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 10419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10421 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10423 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10432 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 10439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10440 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10443 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10450 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 10458 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10493 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10494 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10495 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10496 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10499 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 10509 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 10510 clk_pxl$SB_IO_OUT
.sym 10536 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2]
.sym 10539 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10540 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 10541 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10543 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 10550 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 10551 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 10564 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10565 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10567 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10569 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10570 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10578 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10586 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10588 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 10589 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 10592 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 10594 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10595 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 10600 row[6]
.sym 10601 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 10613 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 10622 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 10623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 10624 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 10625 row[6]
.sym 10646 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10647 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10649 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10656 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 10657 clk_pxl$SB_IO_OUT
.sym 10683 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10684 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 10686 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10687 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 10688 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 10702 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10707 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 10712 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10734 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10735 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10737 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10739 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10741 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10742 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 10749 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 10763 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10764 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10765 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10766 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10769 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 10770 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 10771 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10772 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10802 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 10803 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 10804 clk_pxl$SB_IO_OUT
.sym 10834 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10842 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10880 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 10898 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10913 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 10950 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E
.sym 10951 clk_pxl$SB_IO_OUT
.sym 10979 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11004 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 11035 clk_locked2$SB_IO_OUT
.sym 11054 clk_locked2$SB_IO_OUT
.sym 11117 clk_locked2$SB_IO_OUT
.sym 11527 ballvga.bally[4]
.sym 11548 paddlevga.paddlex[8]
.sym 11550 paddlevga.paddlex[2]
.sym 11559 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 11560 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 11562 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 11564 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 11565 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 11569 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 11576 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 11580 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 11588 $PACKER_VCC_NET
.sym 11589 $nextpnr_ICESTORM_LC_71$O
.sym 11591 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 11595 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 11597 $PACKER_VCC_NET
.sym 11598 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 11601 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 11603 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 11607 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[4]
.sym 11610 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 11613 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[5]
.sym 11616 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 11619 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[6]
.sym 11622 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 11625 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[7]
.sym 11627 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 11631 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 11634 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 11641 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 11642 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 11643 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 11644 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 11645 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 11646 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 11661 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 11663 ballvga.ballx[9]
.sym 11665 ballvga.ballx[6]
.sym 11666 ballvga.dirx_SB_DFF_D_Q[0]
.sym 11671 ballvga.ballx[4]
.sym 11675 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 11684 ballvga.ballx[5]
.sym 11686 ballvga.ballx[2]
.sym 11689 ballvga.ballx[3]
.sym 11691 start_SB_LUT4_I2_O[1]
.sym 11694 ballvga.ballx[7]
.sym 11696 ballvga.ballx[4]
.sym 11699 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 11700 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 11704 ballvga.ballx[9]
.sym 11710 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 11712 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 11714 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 11719 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 11720 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 11722 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 11725 ballvga.ballx[5]
.sym 11731 ballvga.ballx[7]
.sym 11737 ballvga.ballx[2]
.sym 11744 ballvga.ballx[3]
.sym 11750 ballvga.ballx[9]
.sym 11756 ballvga.ballx[4]
.sym 11759 start_SB_LUT4_I2_O[1]
.sym 11760 clk_pxl$SB_IO_OUT
.sym 11762 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 11764 left_SB_LUT4_I3_I1[1]
.sym 11777 start_SB_LUT4_I2_O[1]
.sym 11778 ballvga.invertx
.sym 11782 ballvga.ballx[2]
.sym 11785 ballvga.ballx[3]
.sym 11787 ballvga.ballx[8]
.sym 11791 ballvga.ballx[9]
.sym 11795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 11797 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 11804 ballvga.ballx[6]
.sym 11805 $PACKER_VCC_NET
.sym 11806 ballvga.ballx[1]
.sym 11809 ballvga.ballx[8]
.sym 11813 $PACKER_VCC_NET
.sym 11814 ballvga.ballx[7]
.sym 11815 ballvga.ballx[4]
.sym 11817 ballvga.ballx[5]
.sym 11828 ballvga.ballx[3]
.sym 11830 ballvga.ballx[2]
.sym 11835 $nextpnr_ICESTORM_LC_82$O
.sym 11837 ballvga.ballx[1]
.sym 11841 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11843 ballvga.ballx[2]
.sym 11844 $PACKER_VCC_NET
.sym 11847 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11849 $PACKER_VCC_NET
.sym 11850 ballvga.ballx[3]
.sym 11851 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11853 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11855 $PACKER_VCC_NET
.sym 11856 ballvga.ballx[4]
.sym 11857 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11859 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11861 ballvga.ballx[5]
.sym 11862 $PACKER_VCC_NET
.sym 11863 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11865 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11867 $PACKER_VCC_NET
.sym 11868 ballvga.ballx[6]
.sym 11869 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11871 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11873 $PACKER_VCC_NET
.sym 11874 ballvga.ballx[7]
.sym 11875 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11877 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11879 ballvga.ballx[8]
.sym 11880 $PACKER_VCC_NET
.sym 11881 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11887 left_SB_LUT4_I3_I1[2]
.sym 11888 left_SB_LUT4_I3_I1[3]
.sym 11889 left_SB_LUT4_I3_I1[4]
.sym 11890 left_SB_LUT4_I3_I1[5]
.sym 11891 left_SB_LUT4_I3_I1[6]
.sym 11892 left_SB_LUT4_I3_I1[7]
.sym 11901 $PACKER_VCC_NET
.sym 11902 ballvga.ballx[7]
.sym 11905 ballvga.ballx[5]
.sym 11908 left_SB_LUT4_I3_I1[1]
.sym 11909 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11910 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 11913 ballvga.ballx[8]
.sym 11914 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 11916 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 11919 ballvga.ballx[6]
.sym 11920 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 11921 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11926 ballvga.ballx[9]
.sym 11927 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 11928 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11929 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 11931 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 11932 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 11933 ballvga.dirx_SB_DFF_D_Q[1]
.sym 11936 ballvga.dirx_SB_DFF_D_Q[0]
.sym 11939 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 11940 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 11941 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 11947 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 11949 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 11954 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 11955 ballvga.dirx_SB_DFF_D_Q[2]
.sym 11959 ballvga.dirx_SB_DFF_D_Q[2]
.sym 11960 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 11961 ballvga.ballx[9]
.sym 11962 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11965 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 11971 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 11972 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 11973 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11974 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 11979 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 11984 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 11985 ballvga.dirx_SB_DFF_D_Q[2]
.sym 11986 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 11989 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 11990 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 11992 ballvga.dirx_SB_DFF_D_Q[2]
.sym 11997 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 12001 ballvga.dirx_SB_DFF_D_Q[1]
.sym 12002 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12003 ballvga.dirx_SB_DFF_D_Q[0]
.sym 12005 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 12006 clk_pxl$SB_IO_OUT
.sym 12007 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 12008 left_SB_LUT4_I3_I1[8]
.sym 12012 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 12013 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12027 paddlevga.paddlex[8]
.sym 12029 paddlevga.paddlex[2]
.sym 12033 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 12034 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 12035 ballvga.ballx[1]
.sym 12036 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 12037 ballvga.ballx[4]
.sym 12040 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12042 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12050 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 12051 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12052 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 12053 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 12054 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 12059 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 12060 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 12062 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 12063 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 12064 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 12065 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12067 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12068 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12069 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12077 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 12079 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 12081 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 12083 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 12084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12087 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 12089 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 12090 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 12093 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 12095 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 12096 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12099 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[4]
.sym 12101 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 12102 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 12105 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[5]
.sym 12107 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 12108 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 12111 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 12113 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12114 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 12117 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 12119 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 12120 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12123 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 12125 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 12126 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12133 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 12134 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 12135 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 12136 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 12137 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 12138 ballvga.dirx_SB_DFF_D_Q[0]
.sym 12155 ballvga.ballx[9]
.sym 12156 ballvga.ballx[4]
.sym 12157 ballvga.ballx[6]
.sym 12159 ballvga.ballx[5]
.sym 12162 ballvga.dirx_SB_DFF_D_Q[0]
.sym 12165 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 12167 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 12172 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 12173 $PACKER_VCC_NET
.sym 12176 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 12177 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12180 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 12181 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 12183 ballvga.ballx[2]
.sym 12184 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 12185 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12194 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 12195 ballvga.ballx[1]
.sym 12198 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 12200 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 12201 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 12202 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12204 $nextpnr_ICESTORM_LC_54$I3
.sym 12206 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12207 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 12214 $nextpnr_ICESTORM_LC_54$I3
.sym 12217 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12218 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 12220 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 12223 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12224 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 12226 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 12229 ballvga.ballx[2]
.sym 12232 ballvga.ballx[1]
.sym 12235 $PACKER_VCC_NET
.sym 12237 ballvga.ballx[1]
.sym 12238 ballvga.ballx[2]
.sym 12241 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12242 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 12244 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 12247 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12248 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 12250 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 12251 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 12252 clk_pxl$SB_IO_OUT
.sym 12253 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]_$glb_sr
.sym 12254 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 12262 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12265 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12279 ballvga.ballx[3]
.sym 12280 ballvga.ballx[8]
.sym 12281 ballvga.ballx[2]
.sym 12283 ballvga.ballx[9]
.sym 12289 ballvga.ballx[7]
.sym 12298 ballvga.bally[8]
.sym 12299 ballvga.bally[3]
.sym 12306 ballvga.bally[5]
.sym 12307 ballvga.bally[4]
.sym 12308 ballvga.bally[2]
.sym 12314 ballvga.bally[6]
.sym 12318 ballvga.bally[7]
.sym 12322 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12327 $nextpnr_ICESTORM_LC_116$O
.sym 12330 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12333 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12335 ballvga.bally[2]
.sym 12339 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12342 ballvga.bally[3]
.sym 12343 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12345 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12348 ballvga.bally[4]
.sym 12349 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12351 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12354 ballvga.bally[5]
.sym 12355 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12357 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12360 ballvga.bally[6]
.sym 12361 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12363 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 12365 ballvga.bally[7]
.sym 12367 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12369 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12372 ballvga.bally[8]
.sym 12373 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 12378 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 12379 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 12380 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 12381 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 12382 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 12383 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[8]
.sym 12384 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[9]
.sym 12385 $PACKER_VCC_NET
.sym 12388 $PACKER_VCC_NET
.sym 12395 $PACKER_VCC_NET
.sym 12413 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12419 ballvga.diry_SB_DFF_D_Q[2]
.sym 12434 ballvga.bally[9]
.sym 12436 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 12448 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 12451 ballvga.bally[9]
.sym 12454 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12459 ballvga.diry_SB_DFF_D_Q[2]
.sym 12472 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 12476 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 12498 ballvga.inverty_$glb_clk
.sym 12524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 12527 start_SB_LUT4_I2_O[0]
.sym 12528 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 12530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 12541 ballvga.bally[9]
.sym 12542 ballvga.bally[6]
.sym 12544 ballvga.bally[5]
.sym 12550 ballvga.bally[3]
.sym 12552 ballvga.bally[2]
.sym 12553 ballvga.bally[4]
.sym 12556 ballvga.bally[8]
.sym 12568 ballvga.bally[7]
.sym 12573 $nextpnr_ICESTORM_LC_169$O
.sym 12576 ballvga.bally[2]
.sym 12579 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 12581 ballvga.bally[3]
.sym 12583 ballvga.bally[2]
.sym 12585 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 12587 ballvga.bally[4]
.sym 12589 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 12591 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 12594 ballvga.bally[5]
.sym 12595 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 12597 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 12599 ballvga.bally[6]
.sym 12601 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 12603 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 12605 ballvga.bally[7]
.sym 12607 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 12609 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 12612 ballvga.bally[8]
.sym 12613 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 12617 ballvga.bally[9]
.sym 12619 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 12625 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 12626 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E
.sym 12627 start_SB_LUT4_I2_O[2]
.sym 12628 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 12629 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 12640 ballvga.bally[2]
.sym 12647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12656 ballvga.bally[5]
.sym 12667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12670 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 12671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 12673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 12675 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 12677 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 12678 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 12679 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 12684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 12685 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 12688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 12690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 12693 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12695 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 12696 $nextpnr_ICESTORM_LC_57$O
.sym 12699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12702 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 12704 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12708 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 12710 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 12711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 12714 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 12716 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 12717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 12720 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 12722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 12723 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 12726 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 12728 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 12729 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 12732 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 12734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 12735 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 12738 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 12740 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 12741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 12746 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 12749 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12751 ball_display_SB_DFFE_Q_E
.sym 12752 ball_display
.sym 12753 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 12757 brickvga.brick1[9]
.sym 12758 start_SB_LUT4_I2_O[1]
.sym 12759 start$SB_IO_IN
.sym 12770 ballvga.bally[9]
.sym 12778 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 12780 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 12781 ballvga.bally[6]
.sym 12782 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 12787 col[9]
.sym 12789 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 12790 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 12791 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 12792 col[8]
.sym 12798 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 12799 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 12800 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 12801 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 12802 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 12804 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 12815 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 12819 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 12821 col[8]
.sym 12822 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 12825 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 12827 col[9]
.sym 12828 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 12832 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 12833 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 12834 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 12835 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 12840 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 12846 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 12851 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 12859 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 12862 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 12883 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 12884 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 12892 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 12895 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 12898 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12901 ball_display
.sym 12903 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12911 ballvga.bally[8]
.sym 12914 $PACKER_VCC_NET
.sym 12916 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12919 ballvga.bally[3]
.sym 12920 ballvga.bally[7]
.sym 12921 ballvga.bally[2]
.sym 12922 $PACKER_VCC_NET
.sym 12926 ballvga.bally[5]
.sym 12934 ballvga.bally[4]
.sym 12941 ballvga.bally[6]
.sym 12942 $nextpnr_ICESTORM_LC_161$O
.sym 12945 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12948 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12950 ballvga.bally[2]
.sym 12952 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12954 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 12956 $PACKER_VCC_NET
.sym 12957 ballvga.bally[3]
.sym 12958 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12960 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 12962 $PACKER_VCC_NET
.sym 12963 ballvga.bally[4]
.sym 12964 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 12966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 12968 $PACKER_VCC_NET
.sym 12969 ballvga.bally[5]
.sym 12970 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 12972 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 12974 ballvga.bally[6]
.sym 12975 $PACKER_VCC_NET
.sym 12976 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 12978 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 12980 ballvga.bally[7]
.sym 12981 $PACKER_VCC_NET
.sym 12982 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 12984 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 12986 $PACKER_VCC_NET
.sym 12987 ballvga.bally[8]
.sym 12988 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 12994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 12995 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13004 col[9]
.sym 13006 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 13016 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13018 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 13019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 13020 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 13027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13028 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 13034 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13035 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 13037 $PACKER_VCC_NET
.sym 13038 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 13040 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13042 ballvga.bally[9]
.sym 13043 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 13046 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 13047 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 13048 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 13049 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 13051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 13056 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 13058 col[9]
.sym 13059 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13060 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13062 col[8]
.sym 13066 $PACKER_VCC_NET
.sym 13068 ballvga.bally[9]
.sym 13069 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 13073 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 13078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 13079 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13081 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 13084 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 13085 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 13086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 13087 col[9]
.sym 13091 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13096 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13098 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13099 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13102 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 13108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13109 col[8]
.sym 13110 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 13111 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 13112 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 13113 clk_pxl$SB_IO_OUT
.sym 13129 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 13133 brickvga.brick2[0]
.sym 13141 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13142 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13143 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13146 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13147 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13148 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13156 brickvga.brick2_SB_DFFE_Q_D
.sym 13167 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 13169 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13173 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13178 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 13180 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13181 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13182 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13184 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13187 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13195 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13196 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13197 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13198 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13207 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13208 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13209 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13210 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13213 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13214 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13215 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13216 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13220 brickvga.brick2_SB_DFFE_Q_D
.sym 13227 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 13235 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 13236 clk_pxl$SB_IO_OUT
.sym 13240 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 13242 brickvga.brick1[5]
.sym 13243 brickvga.brick2_SB_DFFE_Q_4_E
.sym 13245 brickvga.brick1_SB_DFFE_Q_2_E
.sym 13250 brickvga.brick2_SB_DFFE_Q_D
.sym 13253 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13262 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13267 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13268 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13271 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13272 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13279 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 13284 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13285 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13287 $PACKER_VCC_NET
.sym 13288 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13292 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13293 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 13306 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13311 $nextpnr_ICESTORM_LC_89$O
.sym 13314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13317 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 13320 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 13323 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 13326 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13329 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 13331 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 13332 $PACKER_VCC_NET
.sym 13335 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[4]
.sym 13337 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13341 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[5]
.sym 13343 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13344 $PACKER_VCC_NET
.sym 13347 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[6]
.sym 13349 $PACKER_VCC_NET
.sym 13350 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13353 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 13355 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13356 $PACKER_VCC_NET
.sym 13378 brickvga.brick1_SB_DFFE_Q_2_E
.sym 13382 brickvga.brick1_SB_DFFE_Q_2_E
.sym 13385 brickvga.brick1_SB_DFFE_Q_D
.sym 13386 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13390 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13393 row[6]
.sym 13395 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13397 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 13403 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13404 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13406 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13409 brickvga.brick2[0]
.sym 13410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13412 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13413 row[6]
.sym 13414 brickvga.brick1[5]
.sym 13415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13417 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13418 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13423 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13424 brickvga.brick2_SB_DFFE_Q_D
.sym 13426 brickvga.brick1[7]
.sym 13428 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13429 brickvga.brick2_SB_DFFE_Q_1_E
.sym 13430 brickvga.brick2[2]
.sym 13431 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13433 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13434 $nextpnr_ICESTORM_LC_90$I3
.sym 13437 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13444 $nextpnr_ICESTORM_LC_90$I3
.sym 13447 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13448 brickvga.brick2[0]
.sym 13449 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13450 brickvga.brick2[2]
.sym 13453 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13454 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13456 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13459 brickvga.brick2_SB_DFFE_Q_D
.sym 13465 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13466 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13467 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13468 row[6]
.sym 13471 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13472 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13473 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13474 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13477 brickvga.brick1[7]
.sym 13478 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13479 brickvga.brick1[5]
.sym 13480 row[6]
.sym 13481 brickvga.brick2_SB_DFFE_Q_1_E
.sym 13482 clk_pxl$SB_IO_OUT
.sym 13486 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 13487 brickvga.brick2_SB_DFFE_Q_3_E
.sym 13488 brickvga.brick2[2]
.sym 13495 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 13496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13499 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13500 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 13501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13502 col[9]
.sym 13504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13505 row[6]
.sym 13506 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13507 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13508 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13509 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 13511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13513 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 13515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 13516 brickvga.brick2_SB_DFFE_Q_2_E
.sym 13517 brickvga.brick1[3]
.sym 13518 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13525 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13527 brickvga.brick2_SB_DFFE_Q_2_E
.sym 13528 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[0]
.sym 13529 brickvga.brick2[6]
.sym 13531 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[1]
.sym 13532 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13533 brickvga.brick1[1]
.sym 13534 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13536 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13537 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13539 brickvga.brick2_SB_DFFE_Q_D
.sym 13540 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13541 brickvga.brick1[3]
.sym 13547 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[3]
.sym 13548 brickvga.brick2[4]
.sym 13552 brickvga.brick1[9]
.sym 13553 row[6]
.sym 13558 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13560 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13561 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13564 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[0]
.sym 13565 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[1]
.sym 13566 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13567 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[3]
.sym 13576 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13577 brickvga.brick1[3]
.sym 13578 brickvga.brick1[1]
.sym 13579 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[1]
.sym 13582 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13583 brickvga.brick2[4]
.sym 13584 brickvga.brick2[6]
.sym 13585 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13594 brickvga.brick1[9]
.sym 13595 row[6]
.sym 13596 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13600 brickvga.brick2_SB_DFFE_Q_D
.sym 13604 brickvga.brick2_SB_DFFE_Q_2_E
.sym 13605 clk_pxl$SB_IO_OUT
.sym 13614 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13625 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13628 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13630 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 13631 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13633 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 13634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13639 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13642 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13650 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 13657 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 13661 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 13665 brickvga.brick0_SB_DFFE_Q_D
.sym 13671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13672 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13673 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13674 del
.sym 13675 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13681 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 13684 del
.sym 13687 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13688 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13690 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13693 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 13711 brickvga.brick0_SB_DFFE_Q_D
.sym 13727 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 13728 clk_pxl$SB_IO_OUT
.sym 13730 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 13732 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13733 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13734 brickvga.brick1[3]
.sym 13736 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13737 brickvga.brick1_SB_DFFE_Q_3_E
.sym 13742 brickvga.brick1_SB_DFFE_Q_D
.sym 13744 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 13746 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 13756 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13758 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13759 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13762 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13763 brickvga.brick5_SB_DFFE_Q_4_E
.sym 13771 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13774 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 13777 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13783 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 13784 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13787 $PACKER_VCC_NET
.sym 13791 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13795 $PACKER_VCC_NET
.sym 13802 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13803 $nextpnr_ICESTORM_LC_101$O
.sym 13805 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 13809 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 13811 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13812 $PACKER_VCC_NET
.sym 13815 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13817 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 13818 $PACKER_VCC_NET
.sym 13821 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13824 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13827 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[4]
.sym 13829 $PACKER_VCC_NET
.sym 13830 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 13833 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[5]
.sym 13835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13836 $PACKER_VCC_NET
.sym 13839 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[6]
.sym 13841 $PACKER_VCC_NET
.sym 13842 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13845 $nextpnr_ICESTORM_LC_102$I3
.sym 13847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13865 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 13870 brickvga.brick1_SB_DFFE_Q_3_E
.sym 13871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 13872 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 13874 brickvga.brick1_SB_DFFE_Q_3_E
.sym 13875 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13876 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13877 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 13878 brick_display
.sym 13879 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13884 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13886 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13889 $nextpnr_ICESTORM_LC_102$I3
.sym 13896 brickvga.brick0_SB_DFFE_Q_2_E
.sym 13897 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13899 brickvga.brick0[0]
.sym 13900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13901 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13903 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13904 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13911 brickvga.brick0_SB_DFFE_Q_D
.sym 13912 brickvga.brick0[2]
.sym 13930 $nextpnr_ICESTORM_LC_102$I3
.sym 13940 brickvga.brick0_SB_DFFE_Q_D
.sym 13957 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 13958 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13959 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13969 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13970 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13971 brickvga.brick0[0]
.sym 13972 brickvga.brick0[2]
.sym 13973 brickvga.brick0_SB_DFFE_Q_2_E
.sym 13974 clk_pxl$SB_IO_OUT
.sym 13977 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 13978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13979 brick_display_SB_DFFSR_Q_R
.sym 13980 brickvga.brick5_SB_DFFE_Q_4_E
.sym 13981 brickvga.brick5[1]
.sym 13983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13988 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13990 brickvga.brick0_SB_DFFE_Q_2_E
.sym 13991 col[8]
.sym 13994 row[6]
.sym 13995 del
.sym 13996 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14000 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 14002 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 14004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 14007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 14010 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14011 row[6]
.sym 14018 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 14020 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 14023 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 14030 brick_display_SB_DFFSR_Q_R
.sym 14033 $PACKER_VCC_NET
.sym 14034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 14039 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14047 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 14049 $nextpnr_ICESTORM_LC_163$O
.sym 14052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14055 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 14058 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 14059 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14063 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 14064 $PACKER_VCC_NET
.sym 14065 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 14086 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 14087 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 14089 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 14097 clk_pxl$SB_IO_OUT
.sym 14098 brick_display_SB_DFFSR_Q_R
.sym 14099 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14101 brickvga.brick3[7]
.sym 14102 brickvga.brick3_SB_DFFE_Q_1_E
.sym 14103 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14104 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 14105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 14106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14114 brickvga.brick0_SB_DFFE_Q_D
.sym 14115 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14117 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14119 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14120 brickvga.brick0[0]
.sym 14122 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14124 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14132 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14141 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14142 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14148 brickvga.brick1_SB_DFFE_Q_D
.sym 14149 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 14150 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 14151 brickvga.brick1_SB_DFFE_Q_E
.sym 14152 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14153 brickvga.del_SB_LUT4_I3_I2[0]
.sym 14154 del
.sym 14155 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 14156 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14159 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 14161 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 14163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14164 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 14165 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 14166 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 14174 brickvga.brick1_SB_DFFE_Q_D
.sym 14191 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14192 brickvga.del_SB_LUT4_I3_I2[0]
.sym 14193 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 14194 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14198 del
.sym 14199 brickvga.del_SB_LUT4_I3_I2[0]
.sym 14203 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 14204 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 14205 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 14206 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14209 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 14210 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 14211 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 14212 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14215 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 14216 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14217 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14218 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 14219 brickvga.brick1_SB_DFFE_Q_E
.sym 14220 clk_pxl$SB_IO_OUT
.sym 14222 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 14223 brickvga.brick3_SB_DFFE_Q_D
.sym 14224 brickvga.brick4[0]
.sym 14225 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 14226 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0]
.sym 14227 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[1]
.sym 14228 brickvga.brick4_SB_DFFE_Q_4_E
.sym 14229 brickvga.brick4_SB_DFFE_Q_D
.sym 14235 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14238 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 14239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14241 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14242 del
.sym 14251 brickvga.brick5_SB_DFFE_Q_D
.sym 14252 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 14253 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14254 brickvga.brick5_SB_DFFE_Q_1_E
.sym 14255 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14257 brickvga.brick3_SB_DFFE_Q_D
.sym 14263 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14265 brickvga.brick5_SB_DFFE_Q_1_E
.sym 14267 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14269 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14273 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14275 brickvga.brick5_SB_DFFE_Q_D
.sym 14276 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14281 row[6]
.sym 14282 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14284 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14285 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14291 brickvga.brick5[7]
.sym 14293 brickvga.brick5[5]
.sym 14296 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14297 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14298 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14308 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14309 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14310 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14311 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14323 brickvga.brick5_SB_DFFE_Q_D
.sym 14326 brickvga.brick5[5]
.sym 14327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14328 brickvga.brick5[7]
.sym 14329 row[6]
.sym 14342 brickvga.brick5_SB_DFFE_Q_1_E
.sym 14343 clk_pxl$SB_IO_OUT
.sym 14345 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14346 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 14347 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14349 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 14359 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14361 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14363 del
.sym 14366 brickvga.brick3_SB_DFFE_Q_D
.sym 14371 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14372 row[6]
.sym 14374 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14377 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14379 brickvga.brick4_SB_DFFE_Q_D
.sym 14386 brickvga.brick5_SB_DFFE_Q_D
.sym 14387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14388 row[6]
.sym 14393 brickvga.brick4_SB_DFFE_Q_D
.sym 14394 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14400 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14401 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14402 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14404 brickvga.brick4_SB_DFFE_Q_3_E
.sym 14410 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14413 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14419 row[6]
.sym 14420 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14421 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14422 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14431 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14432 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14433 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14434 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14443 brickvga.brick5_SB_DFFE_Q_D
.sym 14451 brickvga.brick4_SB_DFFE_Q_D
.sym 14465 brickvga.brick4_SB_DFFE_Q_3_E
.sym 14466 clk_pxl$SB_IO_OUT
.sym 14470 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14472 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14473 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 14475 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14499 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 14500 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14502 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14503 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14510 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14511 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14513 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14517 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 14519 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14520 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14521 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14525 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14526 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14530 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14532 row[6]
.sym 14533 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14536 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 14542 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14543 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14545 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14560 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14561 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14562 row[6]
.sym 14563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14566 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14567 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14568 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14569 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 14572 row[6]
.sym 14573 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14574 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 14586 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14588 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 14589 clk_pxl$SB_IO_OUT
.sym 14593 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 14594 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14596 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14619 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14632 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14633 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14634 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14640 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14641 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14643 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14645 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14646 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 14647 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14651 brickvga.brick4_SB_DFFE_Q_D
.sym 14662 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14665 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14666 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14667 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14668 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14673 brickvga.brick4_SB_DFFE_Q_D
.sym 14684 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14690 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14691 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14692 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 14695 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 14696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 14697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14698 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14711 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14712 clk_pxl$SB_IO_OUT
.sym 14719 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14728 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14730 brickvga.brick4_SB_DFFE_Q_2_E
.sym 14734 brickvga.brick4_SB_DFFE_Q_E
.sym 14736 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 14764 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 14766 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14814 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 14834 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14835 clk_pxl$SB_IO_OUT
.sym 14852 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 14896 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 14902 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14924 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 14957 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 14958 clk_pxl$SB_IO_OUT
.sym 15249 paddlevga.paddlex[5]
.sym 15375 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 15494 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 15496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 15499 row[6]
.sym 15502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 15504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 15515 paddlevga.paddlex[8]
.sym 15525 paddlevga.paddlex[2]
.sym 15526 paddlevga.paddlex[5]
.sym 15532 $PACKER_VCC_NET
.sym 15534 paddlevga.paddlex[7]
.sym 15537 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15539 paddlevga.paddlex[6]
.sym 15540 paddlevga.paddlex[4]
.sym 15542 paddlevga.paddlex[3]
.sym 15543 $nextpnr_ICESTORM_LC_84$O
.sym 15545 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 15552 paddlevga.paddlex[2]
.sym 15555 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 15558 paddlevga.paddlex[3]
.sym 15559 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 15561 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 15563 paddlevga.paddlex[4]
.sym 15564 $PACKER_VCC_NET
.sym 15565 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 15567 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 15569 $PACKER_VCC_NET
.sym 15570 paddlevga.paddlex[5]
.sym 15571 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 15573 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 15576 paddlevga.paddlex[6]
.sym 15577 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 15579 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 15581 paddlevga.paddlex[7]
.sym 15583 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 15585 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 15587 paddlevga.paddlex[8]
.sym 15589 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 15594 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[8]
.sym 15595 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15596 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 15597 paddlevga.paddlex[6]
.sym 15598 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 15599 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 15600 paddlevga.paddlex[3]
.sym 15618 $PACKER_VCC_NET
.sym 15620 paddlevga.paddlex[7]
.sym 15623 $PACKER_VCC_NET
.sym 15625 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 15626 paddlevga.paddlex[4]
.sym 15628 row[8]
.sym 15629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 15640 paddlevga.paddlex[2]
.sym 15652 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15654 paddlevga.paddlex[9]
.sym 15667 paddlevga.paddlex[9]
.sym 15670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 15679 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15681 paddlevga.paddlex[2]
.sym 15718 left_SB_LUT4_I3_I0[2]
.sym 15719 left_SB_LUT4_I3_I0[3]
.sym 15720 left_SB_LUT4_I3_I0[4]
.sym 15721 left_SB_LUT4_I3_I0[5]
.sym 15722 left_SB_LUT4_I3_I0[6]
.sym 15723 left_SB_LUT4_I3_I0[7]
.sym 15729 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 15733 right_SB_LUT4_I2_I1[7]
.sym 15734 paddlevga.paddlex[8]
.sym 15736 paddlevga.paddlex[2]
.sym 15737 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[8]
.sym 15740 paddlevga.paddlex[9]
.sym 15750 paddlevga.paddlex[5]
.sym 15757 paddlevga.paddlex[8]
.sym 15759 paddlevga.paddlex[2]
.sym 15767 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15769 paddlevga.paddlex[6]
.sym 15772 paddlevga.paddlex[3]
.sym 15774 paddlevga.paddlex[7]
.sym 15776 paddlevga.paddlex[5]
.sym 15785 paddlevga.paddlex[4]
.sym 15789 $nextpnr_ICESTORM_LC_46$O
.sym 15791 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15795 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 15797 paddlevga.paddlex[2]
.sym 15801 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 15804 paddlevga.paddlex[3]
.sym 15805 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 15807 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 15810 paddlevga.paddlex[4]
.sym 15811 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 15813 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 15815 paddlevga.paddlex[5]
.sym 15817 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 15819 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 15822 paddlevga.paddlex[6]
.sym 15823 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 15825 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 15827 paddlevga.paddlex[7]
.sym 15829 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 15831 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 15833 paddlevga.paddlex[8]
.sym 15835 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 15839 left_SB_LUT4_I3_I0[8]
.sym 15840 paddlevga.paddlex[7]
.sym 15842 paddlevga.paddlex[5]
.sym 15843 paddlevga.paddlex[4]
.sym 15845 paddlevga.paddlex[9]
.sym 15855 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 15865 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15875 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 15907 ballvga.ballx[1]
.sym 15909 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15910 paddlevga.paddlex[9]
.sym 15914 paddlevga.paddlex[9]
.sym 15916 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 15939 ballvga.ballx[1]
.sym 15946 ballvga.dirx_SB_DFF_D_Q[2]
.sym 15960 ballvga.invertx_$glb_clk
.sym 15975 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 15976 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15977 paddlevga.paddlex[5]
.sym 15982 row[8]
.sym 15983 paddlevga.paddlex[7]
.sym 15984 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 15986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 15989 row[6]
.sym 15990 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 15991 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 15993 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 15996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16004 ballvga.ballx[4]
.sym 16005 ballvga.ballx[3]
.sym 16006 ballvga.ballx[2]
.sym 16009 ballvga.ballx[5]
.sym 16010 ballvga.ballx[1]
.sym 16014 ballvga.ballx[6]
.sym 16016 ballvga.ballx[8]
.sym 16018 ballvga.ballx[7]
.sym 16035 $nextpnr_ICESTORM_LC_108$O
.sym 16037 ballvga.ballx[1]
.sym 16041 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 16044 ballvga.ballx[2]
.sym 16047 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 16050 ballvga.ballx[3]
.sym 16051 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 16053 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 16056 ballvga.ballx[4]
.sym 16057 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 16059 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 16062 ballvga.ballx[5]
.sym 16063 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 16065 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 16067 ballvga.ballx[6]
.sym 16069 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 16071 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 16074 ballvga.ballx[7]
.sym 16075 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 16077 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 16079 ballvga.ballx[8]
.sym 16081 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 16085 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[2]
.sym 16091 $PACKER_VCC_NET
.sym 16097 row[9]
.sym 16098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16099 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 16107 row[6]
.sym 16114 $PACKER_VCC_NET
.sym 16121 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 16138 ballvga.ballx[9]
.sym 16160 ballvga.ballx[9]
.sym 16162 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 16221 $PACKER_VCC_NET
.sym 16222 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 16223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16227 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 16231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16240 $PACKER_VCC_NET
.sym 16241 ballvga.nextlife_SB_DFFE_Q_E
.sym 16250 ballvga.ballx[9]
.sym 16254 ballvga.ballx[3]
.sym 16256 ballvga.ballx[7]
.sym 16257 ballvga.ballx[4]
.sym 16260 ballvga.ballx[6]
.sym 16262 ballvga.ballx[5]
.sym 16263 ballvga.ballx[8]
.sym 16264 ballvga.ballx[2]
.sym 16281 $nextpnr_ICESTORM_LC_170$O
.sym 16284 ballvga.ballx[2]
.sym 16287 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 16290 ballvga.ballx[3]
.sym 16291 ballvga.ballx[2]
.sym 16293 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 16295 ballvga.ballx[4]
.sym 16297 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 16299 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 16301 ballvga.ballx[5]
.sym 16303 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 16305 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 16308 ballvga.ballx[6]
.sym 16309 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 16311 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 16314 ballvga.ballx[7]
.sym 16315 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 16317 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 16319 ballvga.ballx[8]
.sym 16321 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 16326 ballvga.ballx[9]
.sym 16327 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 16333 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 16345 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16347 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16348 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 16351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 16353 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 16355 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 16361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 16363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16364 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 16365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16366 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16373 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 16374 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 16375 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 16376 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 16378 ballvga.bally[2]
.sym 16379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 16381 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 16383 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 16384 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 16385 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 16389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 16400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 16404 $nextpnr_ICESTORM_LC_52$O
.sym 16406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16410 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 16412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16413 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 16416 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 16418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 16419 ballvga.bally[2]
.sym 16422 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 16424 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 16425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16428 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[4]
.sym 16430 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 16431 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 16434 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[5]
.sym 16436 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 16437 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 16440 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[6]
.sym 16442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 16443 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 16446 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[7]
.sym 16448 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 16449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 16456 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16457 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 16458 ballvga.nextlife_SB_DFFE_Q_E
.sym 16460 ballvga.nextlife[0]
.sym 16466 row[8]
.sym 16472 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 16477 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 16478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16479 ball_display
.sym 16480 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 16481 row[6]
.sym 16482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16483 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 16484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 16486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 16487 col[8]
.sym 16489 col[9]
.sym 16490 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[7]
.sym 16496 col[9]
.sym 16499 start$SB_IO_IN
.sym 16500 start_SB_LUT4_I2_O[1]
.sym 16502 start_SB_LUT4_I2_O[0]
.sym 16511 col[8]
.sym 16514 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 16515 start_SB_LUT4_I2_O[2]
.sym 16517 ballvga.nextlife[0]
.sym 16521 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16522 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E
.sym 16525 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 16526 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 16527 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[8]
.sym 16529 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 16530 col[8]
.sym 16533 $nextpnr_ICESTORM_LC_53$I3
.sym 16535 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 16536 col[9]
.sym 16543 $nextpnr_ICESTORM_LC_53$I3
.sym 16546 start_SB_LUT4_I2_O[0]
.sym 16548 start_SB_LUT4_I2_O[1]
.sym 16549 start_SB_LUT4_I2_O[2]
.sym 16554 start$SB_IO_IN
.sym 16555 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16558 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 16566 ballvga.nextlife[0]
.sym 16574 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E
.sym 16575 clk_pxl$SB_IO_OUT
.sym 16576 start_SB_LUT4_I2_O[2]
.sym 16584 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16590 row[6]
.sym 16602 $PACKER_VCC_NET
.sym 16604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16606 $PACKER_VCC_NET
.sym 16620 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16627 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 16628 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 16629 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16634 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 16635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16636 ball_display_SB_DFFE_Q_E
.sym 16637 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 16644 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16645 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 16646 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 16648 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 16651 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16652 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16653 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16669 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 16670 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 16671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 16672 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 16684 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16687 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 16688 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 16690 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 16695 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 16697 ball_display_SB_DFFE_Q_E
.sym 16698 clk_pxl$SB_IO_OUT
.sym 16718 changey
.sym 16719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16728 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16730 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16731 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 16732 $PACKER_VCC_NET
.sym 16733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 16734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 16754 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16760 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16762 $PACKER_VCC_NET
.sym 16764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16765 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16766 $PACKER_VCC_NET
.sym 16767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16769 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16773 $nextpnr_ICESTORM_LC_50$O
.sym 16775 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16779 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 16782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16785 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 16787 $PACKER_VCC_NET
.sym 16788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16791 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 16793 $PACKER_VCC_NET
.sym 16794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 16797 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 16799 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16803 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 16805 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16809 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 16811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16812 $PACKER_VCC_NET
.sym 16815 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 16817 $PACKER_VCC_NET
.sym 16818 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16824 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 16825 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16829 brickvga.brick2[0]
.sym 16836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16838 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16841 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16845 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16849 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16853 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16855 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16856 brickvga.brick1_SB_DFFE_Q_4_E
.sym 16857 brickvga.brick2_SB_DFFE_Q_4_E
.sym 16858 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16859 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 16866 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16891 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 16892 $PACKER_VCC_NET
.sym 16893 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 16895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 16898 $PACKER_VCC_NET
.sym 16899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16902 $nextpnr_ICESTORM_LC_51$I3
.sym 16904 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16912 $nextpnr_ICESTORM_LC_51$I3
.sym 16918 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 16943 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 16944 clk_pxl$SB_IO_OUT
.sym 16958 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 16970 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16971 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 16972 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 16976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 16978 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16979 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 16980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 16981 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16989 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17000 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17002 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 17003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17004 $PACKER_VCC_NET
.sym 17012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17013 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17019 $nextpnr_ICESTORM_LC_109$O
.sym 17022 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 17025 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 17027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17031 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 17033 $PACKER_VCC_NET
.sym 17034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17037 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 17039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17043 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 17045 $PACKER_VCC_NET
.sym 17046 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17049 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 17051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17052 $PACKER_VCC_NET
.sym 17055 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 17057 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17061 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 17063 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17064 $PACKER_VCC_NET
.sym 17071 lives_display_SB_DFFSR_Q_R
.sym 17072 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 17073 brickvga.brick1_SB_DFFE_Q_4_E
.sym 17075 brickvga.brick1[1]
.sym 17076 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 17083 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17084 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17086 ball_display
.sym 17087 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17089 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17090 row[9]
.sym 17091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17093 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17094 $PACKER_VCC_NET
.sym 17095 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17096 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17097 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17099 brickvga.brick2_SB_DFFE_Q_D
.sym 17100 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17101 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17102 $PACKER_VCC_NET
.sym 17103 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17105 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 17112 brickvga.brick1_SB_DFFE_Q_2_E
.sym 17116 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17118 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 17122 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17130 brickvga.brick1_SB_DFFE_Q_D
.sym 17133 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 17135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17136 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 17137 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17142 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[8]
.sym 17144 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17148 $nextpnr_ICESTORM_LC_110$I3
.sym 17150 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17158 $nextpnr_ICESTORM_LC_110$I3
.sym 17169 brickvga.brick1_SB_DFFE_Q_D
.sym 17173 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 17174 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17175 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17176 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17185 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 17186 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17187 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 17188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17189 brickvga.brick1_SB_DFFE_Q_2_E
.sym 17190 clk_pxl$SB_IO_OUT
.sym 17192 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17194 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17195 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17197 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17198 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 17199 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 17207 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17209 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 17210 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 17214 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17216 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17217 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17218 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17219 brickvga.brick1_SB_DFFE_Q_D
.sym 17220 $PACKER_VCC_NET
.sym 17222 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17224 $PACKER_VCC_NET
.sym 17225 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 17227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17234 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17235 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17236 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17240 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 17254 $PACKER_VCC_NET
.sym 17255 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17261 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17262 $PACKER_VCC_NET
.sym 17264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17265 $nextpnr_ICESTORM_LC_115$O
.sym 17267 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 17271 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 17274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17277 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 17280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17283 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 17285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17286 $PACKER_VCC_NET
.sym 17289 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 17291 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17295 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 17297 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17301 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 17303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17304 $PACKER_VCC_NET
.sym 17307 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 17309 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17310 $PACKER_VCC_NET
.sym 17323 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17326 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17327 frame_update_SB_LUT4_I3_O[1]
.sym 17328 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17329 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17333 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17338 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17341 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[1]
.sym 17343 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 17345 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17346 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 17347 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17349 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17351 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 17357 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 17362 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 17365 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17373 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17378 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17380 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 17383 brickvga.brick2_SB_DFFE_Q_3_E
.sym 17384 brickvga.brick2_SB_DFFE_Q_D
.sym 17388 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 17390 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17394 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 17396 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17402 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 17403 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 17404 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 17407 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 17408 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17410 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17416 brickvga.brick2_SB_DFFE_Q_D
.sym 17435 brickvga.brick2_SB_DFFE_Q_3_E
.sym 17436 clk_pxl$SB_IO_OUT
.sym 17439 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 17440 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17441 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 17442 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 17443 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17445 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[1]
.sym 17453 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17454 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17460 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17461 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 17462 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17463 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17464 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17467 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17469 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 17470 row[6]
.sym 17471 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 17472 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17473 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 17482 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17486 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17489 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17491 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17492 $PACKER_VCC_NET
.sym 17496 $PACKER_VCC_NET
.sym 17497 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17504 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17509 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17511 $nextpnr_ICESTORM_LC_80$O
.sym 17514 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17517 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 17520 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 17523 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 17525 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17529 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 17531 $PACKER_VCC_NET
.sym 17532 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17535 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 17537 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17538 $PACKER_VCC_NET
.sym 17541 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 17543 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17544 $PACKER_VCC_NET
.sym 17547 $nextpnr_ICESTORM_LC_81$I3
.sym 17549 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17557 $nextpnr_ICESTORM_LC_81$I3
.sym 17573 frame_update_SB_DFFESR_Q_E
.sym 17574 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17575 brickvga.brick0_SB_DFFE_Q_E
.sym 17576 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17577 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17580 brick_display
.sym 17581 brickvga.brick0_SB_DFFE_Q_E
.sym 17582 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 17584 row[6]
.sym 17586 $PACKER_VCC_NET
.sym 17587 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 17588 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 17590 brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3[2]
.sym 17591 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 17592 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 17593 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17594 $PACKER_VCC_NET
.sym 17595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17604 brickvga.brick1_SB_DFFE_Q_3_E
.sym 17605 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17610 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 17611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 17613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 17617 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17618 brickvga.brick1_SB_DFFE_Q_D
.sym 17620 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17623 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17627 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17628 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 17629 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17635 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17636 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17648 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 17649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 17650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 17655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17656 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17661 brickvga.brick1_SB_DFFE_Q_D
.sym 17671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 17672 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 17673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17677 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17678 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17679 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 17680 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17681 brickvga.brick1_SB_DFFE_Q_3_E
.sym 17682 clk_pxl$SB_IO_OUT
.sym 17686 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 17687 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 17688 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 17689 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 17690 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17691 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 17697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 17698 row[6]
.sym 17699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 17700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 17703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17707 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17708 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17713 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17714 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 17716 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 17717 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17718 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 17719 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 17726 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17744 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17746 $PACKER_VCC_NET
.sym 17750 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17753 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17754 $PACKER_VCC_NET
.sym 17755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17757 $nextpnr_ICESTORM_LC_34$O
.sym 17759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17765 $PACKER_VCC_NET
.sym 17766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17771 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17772 $PACKER_VCC_NET
.sym 17775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17778 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17784 $PACKER_VCC_NET
.sym 17787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17789 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17790 $PACKER_VCC_NET
.sym 17793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17795 $PACKER_VCC_NET
.sym 17796 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17801 $PACKER_VCC_NET
.sym 17802 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17807 frame_update_SB_LUT4_I3_I1[1]
.sym 17808 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 17809 brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3[2]
.sym 17810 brickvga.brick5_SB_DFFE_Q_3_E
.sym 17811 frame_update_SB_LUT4_I3_I1[2]
.sym 17812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 17813 brickvga.brick5[3]
.sym 17814 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17825 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17830 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 17831 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17832 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17833 brickvga.brick4_SB_DFFE_Q_4_E
.sym 17834 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17835 row[8]
.sym 17836 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 17837 row[9]
.sym 17839 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 17840 brickvga.brick4_SB_DFFE_Q_1_E
.sym 17842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 17843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17850 brickvga.brick5_SB_DFFE_Q_4_E
.sym 17852 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17857 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17858 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17862 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 17863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17872 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 17876 brickvga.brick5_SB_DFFE_Q_D
.sym 17877 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17878 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17879 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 17880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17889 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17893 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 17895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 17899 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17905 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17906 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 17907 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17908 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17911 brickvga.brick5_SB_DFFE_Q_D
.sym 17923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17927 brickvga.brick5_SB_DFFE_Q_4_E
.sym 17928 clk_pxl$SB_IO_OUT
.sym 17930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 17931 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 17934 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 17935 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 17937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17942 brick_display
.sym 17946 brickvga.brick5_SB_DFFE_Q_4_E
.sym 17947 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 17948 brickvga.brick5_SB_DFFE_Q_D
.sym 17954 brickvga.brick3[1]
.sym 17956 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17959 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 17961 brickvga.brick3_SB_DFFE_Q_D
.sym 17962 row[6]
.sym 17963 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 17964 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17965 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17972 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17973 brickvga.brick3[7]
.sym 17974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17976 brickvga.brick5[1]
.sym 17977 brickvga.brick3[5]
.sym 17978 row[6]
.sym 17980 brickvga.brick3_SB_DFFE_Q_D
.sym 17982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 17983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 17984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17985 brickvga.brick5[3]
.sym 17987 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17989 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 17993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 17996 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17997 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17998 brickvga.brick3_SB_DFFE_Q_1_E
.sym 17999 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 18004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 18005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 18006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18007 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 18018 brickvga.brick3_SB_DFFE_Q_D
.sym 18022 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18023 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 18024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18028 brickvga.brick3[5]
.sym 18029 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 18030 brickvga.brick3[7]
.sym 18031 row[6]
.sym 18034 brickvga.brick5[1]
.sym 18035 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18036 brickvga.brick5[3]
.sym 18037 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 18041 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 18043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 18046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 18047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18049 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 18050 brickvga.brick3_SB_DFFE_Q_1_E
.sym 18051 clk_pxl$SB_IO_OUT
.sym 18056 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18057 brickvga.brick4_SB_DFFE_Q_1_E
.sym 18058 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18060 brickvga.brick4[6]
.sym 18068 row[8]
.sym 18069 row[6]
.sym 18070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18071 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 18072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18073 brickvga.brick3[5]
.sym 18075 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18082 brickvga.brick3[3]
.sym 18083 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 18086 brickvga.brick3_SB_DFFE_Q_E
.sym 18087 brickvga.brick3_SB_DFFE_Q_D
.sym 18088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18094 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18095 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 18097 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18098 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 18099 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18102 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18103 del
.sym 18105 brickvga.brick4_SB_DFFE_Q_4_E
.sym 18106 brickvga.brick3[3]
.sym 18107 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[1]
.sym 18109 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18110 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 18112 brickvga.brick4[0]
.sym 18113 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 18114 brickvga.brick3[1]
.sym 18115 brickvga.brick4[2]
.sym 18116 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18117 brickvga.brick4_SB_DFFE_Q_D
.sym 18119 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 18123 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[3]
.sym 18127 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[3]
.sym 18128 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 18129 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[1]
.sym 18130 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18134 del
.sym 18136 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 18142 brickvga.brick4_SB_DFFE_Q_D
.sym 18145 brickvga.brick3[3]
.sym 18146 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[1]
.sym 18147 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18148 brickvga.brick3[1]
.sym 18151 brickvga.brick4[0]
.sym 18152 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18153 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18154 brickvga.brick4[2]
.sym 18157 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18158 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18159 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18160 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 18163 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 18164 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18165 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18166 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18171 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 18172 del
.sym 18173 brickvga.brick4_SB_DFFE_Q_4_E
.sym 18174 clk_pxl$SB_IO_OUT
.sym 18176 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18178 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1]
.sym 18179 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 18181 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[3]
.sym 18191 row[9]
.sym 18195 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18207 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 18211 brickvga.brick4_SB_DFFE_Q_D
.sym 18217 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18219 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 18220 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18221 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0]
.sym 18225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18227 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 18228 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 18229 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18234 row[6]
.sym 18235 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 18241 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2]
.sym 18243 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1]
.sym 18248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18250 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 18251 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 18252 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 18253 row[6]
.sym 18256 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2]
.sym 18257 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18258 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1]
.sym 18259 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0]
.sym 18263 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18274 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18277 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18296 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 18297 clk_pxl$SB_IO_OUT
.sym 18303 brickvga.brick3_SB_DFFE_Q_E
.sym 18305 brickvga.brick3[9]
.sym 18311 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18314 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 18315 brickvga.brick3_SB_DFFE_Q_4_E
.sym 18321 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 18328 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18341 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18342 brickvga.brick3_SB_DFFE_Q_D
.sym 18345 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 18348 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 18351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18355 row[6]
.sym 18358 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 18360 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18367 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 18371 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 18385 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18397 brickvga.brick3_SB_DFFE_Q_D
.sym 18403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18405 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18406 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 18415 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 18416 row[6]
.sym 18417 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 18418 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 18419 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 18420 clk_pxl$SB_IO_OUT
.sym 18422 brickvga.brick4[4]
.sym 18426 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 18427 brickvga.brick4_SB_DFFE_Q_2_E
.sym 18429 brickvga.brick4_SB_DFFE_Q_E
.sym 18436 brickvga.brick3_SB_DFFE_Q_3_E
.sym 18442 brickvga.brick3_SB_DFFE_Q_3_E
.sym 18453 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 18467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18469 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18475 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18490 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 18491 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 18508 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18509 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18510 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18511 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 18514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 18515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18517 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18528 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18542 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E
.sym 18543 clk_pxl$SB_IO_OUT
.sym 18547 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18562 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 18588 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 18594 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18649 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 18665 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 18666 clk_pxl$SB_IO_OUT
.sym 18688 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 18691 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18901 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19015 left$SB_IO_IN
.sym 19051 left$SB_IO_IN
.sym 19078 left$SB_IO_IN
.sym 19312 $PACKER_VCC_NET
.sym 19325 left$SB_IO_IN
.sym 19326 $PACKER_VCC_NET
.sym 19327 $PACKER_VCC_NET
.sym 19329 left$SB_IO_IN
.sym 19332 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19334 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19344 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19345 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 19348 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 19350 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19352 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 19353 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 19354 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 19355 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 19357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 19359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19361 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 19365 row[8]
.sym 19367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 19369 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 19370 row[6]
.sym 19371 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 19376 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19377 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 19382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 19383 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 19386 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 19388 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 19389 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 19394 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 19395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19398 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[4]
.sym 19400 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 19401 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 19404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[5]
.sym 19406 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 19407 row[6]
.sym 19410 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[6]
.sym 19412 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 19413 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 19416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[7]
.sym 19418 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 19419 row[8]
.sym 19425 right_SB_LUT4_I2_I0[8]
.sym 19426 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 19428 right_SB_LUT4_I2_O[2]
.sym 19429 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19430 paddlevga.paddlex[8]
.sym 19431 paddlevga.paddlex[2]
.sym 19449 row[9]
.sym 19450 paddlevga.paddlex[7]
.sym 19454 paddlevga.paddlex[5]
.sym 19456 paddlevga.paddlex[4]
.sym 19460 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[7]
.sym 19465 row[9]
.sym 19467 left_SB_LUT4_I3_I0[2]
.sym 19470 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19472 left_SB_LUT4_I3_I0[7]
.sym 19473 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 19478 left_SB_LUT4_I3_I0[5]
.sym 19479 right_SB_LUT4_I2_I1[7]
.sym 19483 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19485 left$SB_IO_IN
.sym 19488 paddlevga.paddlex[2]
.sym 19489 left$SB_IO_IN
.sym 19491 left_SB_LUT4_I3_I1[2]
.sym 19492 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19494 left_SB_LUT4_I3_I1[5]
.sym 19496 left_SB_LUT4_I3_I1[7]
.sym 19497 $nextpnr_ICESTORM_LC_79$I3
.sym 19499 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 19500 row[9]
.sym 19507 $nextpnr_ICESTORM_LC_79$I3
.sym 19510 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19517 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19518 paddlevga.paddlex[2]
.sym 19525 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19528 left$SB_IO_IN
.sym 19529 left_SB_LUT4_I3_I0[5]
.sym 19530 right_SB_LUT4_I2_I1[7]
.sym 19531 left_SB_LUT4_I3_I1[5]
.sym 19534 left$SB_IO_IN
.sym 19535 right_SB_LUT4_I2_I1[7]
.sym 19536 left_SB_LUT4_I3_I1[7]
.sym 19537 left_SB_LUT4_I3_I0[7]
.sym 19540 right_SB_LUT4_I2_I1[7]
.sym 19541 left$SB_IO_IN
.sym 19542 left_SB_LUT4_I3_I1[2]
.sym 19543 left_SB_LUT4_I3_I0[2]
.sym 19544 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19545 clk_pxl$SB_IO_OUT
.sym 19548 left_SB_LUT4_I3_I0[1]
.sym 19549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19550 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19551 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 19552 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 19553 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 19554 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 19559 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19561 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 19564 paddlevga.paddlex[2]
.sym 19565 right$SB_IO_IN
.sym 19570 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 19572 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19575 left$SB_IO_IN
.sym 19576 $PACKER_VCC_NET
.sym 19577 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19589 paddlevga.paddlex[7]
.sym 19590 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19592 paddlevga.paddlex[4]
.sym 19595 paddlevga.paddlex[2]
.sym 19596 $PACKER_VCC_NET
.sym 19598 $PACKER_VCC_NET
.sym 19599 paddlevga.paddlex[5]
.sym 19600 paddlevga.paddlex[6]
.sym 19601 $PACKER_VCC_NET
.sym 19602 paddlevga.paddlex[8]
.sym 19603 paddlevga.paddlex[3]
.sym 19620 $nextpnr_ICESTORM_LC_60$O
.sym 19623 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19626 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 19628 $PACKER_VCC_NET
.sym 19629 paddlevga.paddlex[2]
.sym 19632 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 19634 $PACKER_VCC_NET
.sym 19635 paddlevga.paddlex[3]
.sym 19636 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 19638 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 19640 paddlevga.paddlex[4]
.sym 19641 $PACKER_VCC_NET
.sym 19642 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 19644 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 19646 $PACKER_VCC_NET
.sym 19647 paddlevga.paddlex[5]
.sym 19648 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 19650 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 19652 $PACKER_VCC_NET
.sym 19653 paddlevga.paddlex[6]
.sym 19654 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 19656 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 19658 paddlevga.paddlex[7]
.sym 19659 $PACKER_VCC_NET
.sym 19660 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 19662 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 19664 $PACKER_VCC_NET
.sym 19665 paddlevga.paddlex[8]
.sym 19666 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 19670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 19671 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 19672 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19673 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19674 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 19675 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19676 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19677 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19680 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 19685 row[6]
.sym 19690 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 19694 paddlevga.paddlex[4]
.sym 19698 paddlevga.paddlex[9]
.sym 19705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19706 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 19715 $PACKER_VCC_NET
.sym 19719 left_SB_LUT4_I3_I1[8]
.sym 19720 right_SB_LUT4_I2_I1[7]
.sym 19722 left_SB_LUT4_I3_I0[3]
.sym 19723 left_SB_LUT4_I3_I0[4]
.sym 19725 left_SB_LUT4_I3_I0[6]
.sym 19727 left_SB_LUT4_I3_I0[8]
.sym 19730 left_SB_LUT4_I3_I1[3]
.sym 19731 left_SB_LUT4_I3_I1[4]
.sym 19733 left_SB_LUT4_I3_I1[6]
.sym 19735 left$SB_IO_IN
.sym 19738 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19741 paddlevga.paddlex[9]
.sym 19745 paddlevga.paddlex[9]
.sym 19746 $PACKER_VCC_NET
.sym 19747 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 19750 left_SB_LUT4_I3_I0[6]
.sym 19751 right_SB_LUT4_I2_I1[7]
.sym 19752 left$SB_IO_IN
.sym 19753 left_SB_LUT4_I3_I1[6]
.sym 19762 left$SB_IO_IN
.sym 19763 left_SB_LUT4_I3_I1[4]
.sym 19764 left_SB_LUT4_I3_I0[4]
.sym 19765 right_SB_LUT4_I2_I1[7]
.sym 19768 right_SB_LUT4_I2_I1[7]
.sym 19769 left_SB_LUT4_I3_I1[3]
.sym 19770 left_SB_LUT4_I3_I0[3]
.sym 19771 left$SB_IO_IN
.sym 19780 left_SB_LUT4_I3_I0[8]
.sym 19781 left_SB_LUT4_I3_I1[8]
.sym 19782 right_SB_LUT4_I2_I1[7]
.sym 19783 left$SB_IO_IN
.sym 19790 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19791 clk_pxl$SB_IO_OUT
.sym 19795 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 19797 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19800 lives_display_SB_LUT4_I1_O[2]
.sym 19806 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19807 row[8]
.sym 19810 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19811 $PACKER_VCC_NET
.sym 19813 row[9]
.sym 19814 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 19816 right_SB_LUT4_I2_I1[7]
.sym 19817 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 19818 $PACKER_VCC_NET
.sym 19819 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19822 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[2]
.sym 19826 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19836 row[9]
.sym 19840 $PACKER_VCC_NET
.sym 19848 $PACKER_VCC_NET
.sym 19852 row[6]
.sym 19853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19855 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 19856 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 19859 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 19860 row[8]
.sym 19863 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19866 $nextpnr_ICESTORM_LC_128$O
.sym 19869 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 19872 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[1]
.sym 19874 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19878 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[2]
.sym 19880 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19884 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[3]
.sym 19886 $PACKER_VCC_NET
.sym 19887 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 19890 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[4]
.sym 19892 $PACKER_VCC_NET
.sym 19893 row[6]
.sym 19896 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[5]
.sym 19898 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 19899 $PACKER_VCC_NET
.sym 19902 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2[6]
.sym 19904 row[8]
.sym 19905 $PACKER_VCC_NET
.sym 19908 $nextpnr_ICESTORM_LC_129$I3
.sym 19910 row[9]
.sym 19921 right_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 19923 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 19933 lives_display_SB_LUT4_I1_O[2]
.sym 19942 row[9]
.sym 19944 $PACKER_VCC_NET
.sym 19945 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19946 row[8]
.sym 19948 row[9]
.sym 19952 $nextpnr_ICESTORM_LC_129$I3
.sym 19993 $nextpnr_ICESTORM_LC_129$I3
.sym 20056 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20067 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20068 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 20072 $PACKER_VCC_NET
.sym 20073 ballvga.ballx[2]
.sym 20080 ballvga.ballx[2]
.sym 20081 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20082 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 20083 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 20084 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 20086 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20087 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20089 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 20090 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20092 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 20093 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 20094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20095 row[6]
.sym 20102 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20103 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20112 $nextpnr_ICESTORM_LC_55$O
.sym 20115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 20120 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 20121 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20124 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 20126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20127 ballvga.ballx[2]
.sym 20130 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 20132 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 20133 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20136 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 20138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20139 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 20142 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 20144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20145 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 20148 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[6]
.sym 20150 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 20151 row[6]
.sym 20154 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 20156 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 20157 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20164 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[9]
.sym 20176 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20177 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20181 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20182 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20183 row[6]
.sym 20186 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 20187 start_SB_LUT4_I2_O[0]
.sym 20189 $PACKER_VCC_NET
.sym 20191 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 20193 frame_update_SB_LUT4_I3_I2[1]
.sym 20195 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20196 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20198 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 20208 row[8]
.sym 20214 row[9]
.sym 20225 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[8]
.sym 20226 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[9]
.sym 20235 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 20237 row[8]
.sym 20238 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[8]
.sym 20241 $nextpnr_ICESTORM_LC_56$I3
.sym 20243 row[9]
.sym 20244 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[9]
.sym 20251 $nextpnr_ICESTORM_LC_56$I3
.sym 20299 $PACKER_VCC_NET
.sym 20303 $PACKER_VCC_NET
.sym 20309 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[9]
.sym 20310 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[2]
.sym 20313 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20315 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20316 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20318 $PACKER_VCC_NET
.sym 20328 ballvga.nextlife_SB_DFFE_Q_E
.sym 20332 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20339 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 20347 start_SB_LUT4_I2_O[0]
.sym 20350 start_SB_LUT4_I2_O[1]
.sym 20371 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 20373 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20378 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 20380 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20384 start_SB_LUT4_I2_O[0]
.sym 20386 start_SB_LUT4_I2_O[1]
.sym 20395 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20405 ballvga.nextlife_SB_DFFE_Q_E
.sym 20406 clk_pxl$SB_IO_OUT
.sym 20409 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20411 ballvga.inverty
.sym 20423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 20424 ballvga.nextlife_SB_DFFE_Q_E
.sym 20425 $PACKER_VCC_NET
.sym 20426 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20432 $PACKER_VCC_NET
.sym 20433 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20434 row[9]
.sym 20435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 20436 $PACKER_VCC_NET
.sym 20437 row[8]
.sym 20439 row[9]
.sym 20443 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20450 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20453 row[8]
.sym 20455 row[9]
.sym 20459 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20461 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20464 row[6]
.sym 20469 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[9]
.sym 20470 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 20477 $PACKER_VCC_NET
.sym 20478 $PACKER_VCC_NET
.sym 20479 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20481 $nextpnr_ICESTORM_LC_142$O
.sym 20483 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20487 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[1]
.sym 20489 $PACKER_VCC_NET
.sym 20490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20493 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[2]
.sym 20495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20496 $PACKER_VCC_NET
.sym 20499 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[3]
.sym 20501 row[6]
.sym 20502 $PACKER_VCC_NET
.sym 20505 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[4]
.sym 20507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20508 $PACKER_VCC_NET
.sym 20511 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[5]
.sym 20513 row[8]
.sym 20514 $PACKER_VCC_NET
.sym 20517 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[6]
.sym 20520 row[9]
.sym 20524 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 20525 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[9]
.sym 20526 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 20527 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[6]
.sym 20544 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 20545 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20546 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 20553 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 20554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 20556 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 20558 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20559 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20560 $PACKER_VCC_NET
.sym 20561 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 20562 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20564 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 20565 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20566 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 20572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20574 row[6]
.sym 20576 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20577 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20581 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20591 $PACKER_VCC_NET
.sym 20597 row[8]
.sym 20599 $PACKER_VCC_NET
.sym 20602 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20604 $nextpnr_ICESTORM_LC_13$O
.sym 20606 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20610 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20613 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20616 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20618 $PACKER_VCC_NET
.sym 20619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20622 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20624 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20625 $PACKER_VCC_NET
.sym 20628 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20634 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20636 row[6]
.sym 20637 $PACKER_VCC_NET
.sym 20640 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20642 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20643 $PACKER_VCC_NET
.sym 20646 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20648 row[8]
.sym 20649 $PACKER_VCC_NET
.sym 20655 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[8]
.sym 20660 lives_display
.sym 20661 frame_update_SB_LUT4_I3_I2[1]
.sym 20666 ball_display
.sym 20668 col[9]
.sym 20670 row[6]
.sym 20671 col[8]
.sym 20672 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20676 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 20679 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20680 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20681 $PACKER_VCC_NET
.sym 20682 lives_display_SB_DFFSR_Q_R
.sym 20683 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[0]
.sym 20685 frame_update_SB_LUT4_I3_I2[1]
.sym 20688 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20689 $PACKER_VCC_NET
.sym 20690 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20695 brickvga.brick2_SB_DFFE_Q_D
.sym 20703 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20705 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20709 row[9]
.sym 20713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20714 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20717 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 20718 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20722 brickvga.brick2_SB_DFFE_Q_4_E
.sym 20724 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 20727 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 20729 row[9]
.sym 20734 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20735 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 20736 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20737 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 20740 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 20741 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20742 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20743 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 20766 brickvga.brick2_SB_DFFE_Q_D
.sym 20774 brickvga.brick2_SB_DFFE_Q_4_E
.sym 20775 clk_pxl$SB_IO_OUT
.sym 20783 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 20784 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20788 $PACKER_VCC_NET
.sym 20789 brickvga.brick2_SB_DFFE_Q_D
.sym 20790 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20793 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 20794 row[6]
.sym 20795 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20796 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 20801 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20802 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 20803 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 20804 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 20806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 20808 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 20809 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 20810 $PACKER_VCC_NET
.sym 20811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 20812 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 20819 $PACKER_VCC_NET
.sym 20820 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 20822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 20825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20826 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20827 $PACKER_VCC_NET
.sym 20828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20829 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20833 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20850 $nextpnr_ICESTORM_LC_59$O
.sym 20853 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 20856 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 20858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 20859 $PACKER_VCC_NET
.sym 20862 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 20864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20865 $PACKER_VCC_NET
.sym 20868 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 20870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 20874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 20876 $PACKER_VCC_NET
.sym 20877 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20880 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 20883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20886 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[6]
.sym 20888 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20889 $PACKER_VCC_NET
.sym 20892 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 20894 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20895 $PACKER_VCC_NET
.sym 20912 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20913 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 20914 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20916 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 20918 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 20921 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 20924 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 20926 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20928 brickvga.brick1[1]
.sym 20929 row[8]
.sym 20931 row[9]
.sym 20932 frame_update_SB_LUT4_I3_I1[2]
.sym 20933 $PACKER_VCC_NET
.sym 20934 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 20935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 20936 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 20941 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 20943 brickvga.brick1_SB_DFFE_Q_4_E
.sym 20950 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 20951 $PACKER_VCC_NET
.sym 20954 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 20955 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 20964 brickvga.brick1_SB_DFFE_Q_D
.sym 20966 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20968 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 20969 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 20971 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 20973 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[8]
.sym 20975 $PACKER_VCC_NET
.sym 20976 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 20982 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20986 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 20988 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 20989 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 20992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 20993 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 20994 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 20995 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 20998 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 20999 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21000 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21001 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21011 brickvga.brick1_SB_DFFE_Q_D
.sym 21018 brickvga.brick1_SB_DFFE_Q_D
.sym 21020 brickvga.brick1_SB_DFFE_Q_4_E
.sym 21021 clk_pxl$SB_IO_OUT
.sym 21025 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21026 frame_update_SB_LUT4_I3_O[2]
.sym 21027 frame_update_SB_LUT4_I3_O[1]
.sym 21028 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21029 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21030 frame_update_SB_DFFESR_Q_R[0]
.sym 21035 frame_update_SB_DFFESR_Q_R[1]
.sym 21036 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 21039 brickvga.brick1_SB_DFFE_Q_4_E
.sym 21040 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21042 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 21044 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21045 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21046 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21048 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 21050 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21052 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21054 frame_update_SB_DFFESR_Q_R[0]
.sym 21055 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21056 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21057 frame_update
.sym 21058 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21065 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21073 row[6]
.sym 21075 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21076 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21079 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 21082 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 21085 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21086 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21088 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 21091 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 21094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21097 row[6]
.sym 21098 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21109 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 21110 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21111 row[6]
.sym 21112 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21118 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 21121 row[6]
.sym 21122 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21127 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21129 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21130 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21134 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 21135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21136 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21139 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 21140 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21141 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21142 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21143 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 21144 clk_pxl$SB_IO_OUT
.sym 21155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21158 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21159 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21161 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21163 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21165 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21166 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21168 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21169 row[6]
.sym 21170 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[0]
.sym 21171 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21172 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21173 brickvga.brick0_SB_DFFE_Q_D
.sym 21175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21176 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21177 $PACKER_VCC_NET
.sym 21178 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21179 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 21180 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21181 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21189 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21190 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 21191 $PACKER_VCC_NET
.sym 21193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21194 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21196 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21197 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 21198 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21199 $PACKER_VCC_NET
.sym 21202 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21219 $nextpnr_ICESTORM_LC_83$O
.sym 21222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21225 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21227 $PACKER_VCC_NET
.sym 21228 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 21231 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 21234 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21237 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 21240 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 21243 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 21245 $PACKER_VCC_NET
.sym 21246 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21249 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 21251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21252 $PACKER_VCC_NET
.sym 21255 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 21257 $PACKER_VCC_NET
.sym 21258 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21261 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 21263 $PACKER_VCC_NET
.sym 21264 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21271 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 21272 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0_SB_LUT4_O_I1[1]
.sym 21273 frame_update_SB_DFFESR_Q_E
.sym 21274 brickvga.brick0[8]
.sym 21275 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[0]
.sym 21276 brickvga.brick0_SB_DFFE_Q_E
.sym 21281 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21282 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21284 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 21286 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 21289 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21290 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21291 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 21292 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21295 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21296 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21298 $PACKER_VCC_NET
.sym 21299 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 21300 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21302 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 21304 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 21305 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 21310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21312 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21313 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21314 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21315 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 21316 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21317 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21321 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 21322 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21325 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21327 row[6]
.sym 21328 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 21331 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21332 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21335 brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3[2]
.sym 21336 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 21337 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 21339 brickvga.brick0[8]
.sym 21340 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21342 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 21345 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21350 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21351 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 21352 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 21355 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 21361 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21363 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21364 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21368 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21369 brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3[2]
.sym 21370 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21374 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 21375 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21376 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21385 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 21386 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21387 row[6]
.sym 21388 brickvga.brick0[8]
.sym 21389 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 21390 clk_pxl$SB_IO_OUT
.sym 21405 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21406 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21408 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21409 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 21410 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21411 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21412 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21413 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21415 frame_update_SB_DFFESR_Q_R[1]
.sym 21416 brick_display
.sym 21417 row[9]
.sym 21418 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21419 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 21420 row[8]
.sym 21421 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21422 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21423 row[9]
.sym 21424 frame_update_SB_LUT4_I3_I1[2]
.sym 21425 $PACKER_VCC_NET
.sym 21426 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21427 row[8]
.sym 21437 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21439 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21447 $PACKER_VCC_NET
.sym 21451 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21455 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21457 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 21458 $PACKER_VCC_NET
.sym 21459 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 21460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 21465 $nextpnr_ICESTORM_LC_134$O
.sym 21467 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 21471 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[1]
.sym 21474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 21477 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[2]
.sym 21479 $PACKER_VCC_NET
.sym 21480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21483 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[3]
.sym 21485 $PACKER_VCC_NET
.sym 21486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 21489 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[4]
.sym 21492 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21495 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[5]
.sym 21497 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21498 $PACKER_VCC_NET
.sym 21501 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[6]
.sym 21504 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21507 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[7]
.sym 21509 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21517 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 21518 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 21519 del
.sym 21520 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 21521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_I1[1]
.sym 21522 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21531 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21532 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 21534 row[8]
.sym 21535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21536 row[9]
.sym 21539 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21540 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21541 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21542 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 21544 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 21545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21548 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21549 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21550 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 21551 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[7]
.sym 21556 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21558 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 21559 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 21560 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 21562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21564 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21565 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21566 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21567 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 21569 $PACKER_VCC_NET
.sym 21570 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21571 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21573 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 21574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21576 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 21578 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21580 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 21582 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21588 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[8]
.sym 21590 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21591 $PACKER_VCC_NET
.sym 21594 $nextpnr_ICESTORM_LC_135$I3
.sym 21597 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21604 $nextpnr_ICESTORM_LC_135$I3
.sym 21607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21608 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21609 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21610 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21613 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21614 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 21615 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21616 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21619 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 21620 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 21621 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 21622 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 21627 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 21632 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21635 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E
.sym 21636 clk_pxl$SB_IO_OUT
.sym 21638 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 21639 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21640 brickvga.brick0_SB_DFFE_Q_3_E
.sym 21641 start_SB_LUT4_I2_O[1]
.sym 21642 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 21643 brickvga.brick0[0]
.sym 21644 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21645 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 21650 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21651 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 21653 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21655 col[8]
.sym 21656 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21658 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21662 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 21664 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21665 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21666 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21669 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 21671 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 21673 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21679 frame_update_SB_LUT4_I3_I1[1]
.sym 21681 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 21683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 21684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21685 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21687 row[9]
.sym 21688 brickvga.brick5_SB_DFFE_Q_D
.sym 21689 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 21691 frame_update_SB_LUT4_I3_I1[2]
.sym 21692 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21693 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21694 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21697 row[8]
.sym 21698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 21701 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21705 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21706 brickvga.brick5_SB_DFFE_Q_3_E
.sym 21707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21712 row[8]
.sym 21715 row[9]
.sym 21718 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 21720 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21721 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21724 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 21725 frame_update_SB_LUT4_I3_I1[2]
.sym 21726 frame_update_SB_LUT4_I3_I1[1]
.sym 21730 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21731 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21732 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21733 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21738 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21743 frame_update_SB_LUT4_I3_I1[1]
.sym 21750 brickvga.brick5_SB_DFFE_Q_D
.sym 21754 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 21755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 21757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 21758 brickvga.brick5_SB_DFFE_Q_3_E
.sym 21759 clk_pxl$SB_IO_OUT
.sym 21761 frame_update_SB_LUT4_I3_O[0]
.sym 21762 brickvga.brick3_SB_DFFE_Q_2_E
.sym 21763 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 21765 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21766 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21767 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 21768 brickvga.brick3[5]
.sym 21773 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21774 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21776 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21777 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 21779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 21782 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21787 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21788 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21789 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21791 $PACKER_VCC_NET
.sym 21792 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 21794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21795 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21802 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21804 row[9]
.sym 21805 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21806 frame_update_SB_LUT4_I3_I1[2]
.sym 21807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21808 row[8]
.sym 21809 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21810 frame_update_SB_LUT4_I3_I1[1]
.sym 21811 col[8]
.sym 21812 col[9]
.sym 21813 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 21814 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21815 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 21817 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21818 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21819 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 21825 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21826 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21828 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 21831 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21835 frame_update_SB_LUT4_I3_I1[2]
.sym 21836 frame_update_SB_LUT4_I3_I1[1]
.sym 21837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 21838 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 21842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 21843 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 21844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21847 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 21848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21849 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 21850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21859 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21860 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21861 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21862 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21865 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 21871 row[9]
.sym 21872 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21873 row[8]
.sym 21879 col[9]
.sym 21880 col[8]
.sym 21881 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 21882 clk_pxl$SB_IO_OUT
.sym 21896 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 21897 col[8]
.sym 21898 col[9]
.sym 21899 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 21900 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21903 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 21904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21906 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 21909 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21910 row[9]
.sym 21914 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21916 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21917 row[8]
.sym 21925 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21927 brickvga.brick4_SB_DFFE_Q_1_E
.sym 21931 row[9]
.sym 21932 brickvga.brick4_SB_DFFE_Q_D
.sym 21938 row[8]
.sym 21939 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21940 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21942 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21945 brickvga.brick4[4]
.sym 21948 brickvga.brick4[6]
.sym 21949 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21952 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21953 $PACKER_VCC_NET
.sym 21957 $nextpnr_ICESTORM_LC_18$O
.sym 21960 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21963 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 21965 row[8]
.sym 21966 $PACKER_VCC_NET
.sym 21969 $nextpnr_ICESTORM_LC_19$I3
.sym 21972 row[9]
.sym 21979 $nextpnr_ICESTORM_LC_19$I3
.sym 21982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21983 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21985 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 21988 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21989 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21990 brickvga.brick4[6]
.sym 21991 brickvga.brick4[4]
.sym 22002 brickvga.brick4_SB_DFFE_Q_D
.sym 22004 brickvga.brick4_SB_DFFE_Q_1_E
.sym 22005 clk_pxl$SB_IO_OUT
.sym 22009 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 22012 brickvga.brick3_SB_DFFE_Q_4_E
.sym 22013 brickvga.brick3[1]
.sym 22022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 22023 brickvga.brick4_SB_DFFE_Q_1_E
.sym 22026 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22027 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 22030 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 22031 brickvga.brick4[4]
.sym 22032 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22034 brickvga.brick4[8]
.sym 22035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22050 brickvga.brick4[8]
.sym 22052 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22053 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22057 row[6]
.sym 22058 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 22059 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 22062 brickvga.brick3[9]
.sym 22063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22064 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 22068 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 22074 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22083 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 22093 row[6]
.sym 22094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22095 brickvga.brick4[8]
.sym 22096 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 22099 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22100 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22101 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22102 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22111 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22112 row[6]
.sym 22113 brickvga.brick3[9]
.sym 22114 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 22127 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 22128 clk_pxl$SB_IO_OUT
.sym 22133 brickvga.brick3[3]
.sym 22137 brickvga.brick3_SB_DFFE_Q_3_E
.sym 22142 brickvga.brick3_SB_DFFE_Q_D
.sym 22143 brickvga.brick3[1]
.sym 22151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22157 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 22158 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22173 brickvga.brick3_SB_DFFE_Q_E
.sym 22174 brickvga.brick3_SB_DFFE_Q_D
.sym 22181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22182 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 22186 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22228 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22230 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 22231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22243 brickvga.brick3_SB_DFFE_Q_D
.sym 22250 brickvga.brick3_SB_DFFE_Q_E
.sym 22251 clk_pxl$SB_IO_OUT
.sym 22254 brickvga.brick4[8]
.sym 22261 $PACKER_VCC_NET
.sym 22267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 22268 brickvga.brick3[3]
.sym 22269 brickvga.brick3_SB_DFFE_Q_E
.sym 22270 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E
.sym 22272 brickvga.brick3_SB_DFFE_Q_D
.sym 22277 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 22284 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 22296 brickvga.brick4_SB_DFFE_Q_D
.sym 22300 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22301 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22303 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22312 brickvga.brick4_SB_DFFE_Q_2_E
.sym 22317 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 22318 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22329 brickvga.brick4_SB_DFFE_Q_D
.sym 22351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22352 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 22353 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22354 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22357 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22358 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22360 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22369 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22370 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22371 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22372 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22373 brickvga.brick4_SB_DFFE_Q_2_E
.sym 22374 clk_pxl$SB_IO_OUT
.sym 22390 brickvga.brick4_SB_DFFE_Q_D
.sym 22428 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 22444 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 22462 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 22496 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 22497 clk_pxl$SB_IO_OUT
.sym 22738 right_SB_LUT4_I2_O[2]
.sym 22746 frame_update_SB_LUT4_I3_O[0]
.sym 22752 left$SB_IO_IN
.sym 22846 start$SB_IO_IN
.sym 22885 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 22909 start$SB_IO_IN
.sym 22914 ballvga.invertx
.sym 23142 lives_display_SB_LUT4_I1_O[2]
.sym 23157 paddlevga.paddlex[8]
.sym 23159 paddlevga.paddlex[2]
.sym 23163 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 23179 paddlevga.paddlex[8]
.sym 23188 paddlevga.paddlex[2]
.sym 23189 $PACKER_VCC_NET
.sym 23191 paddlevga.paddlex[5]
.sym 23193 paddlevga.paddlex[6]
.sym 23195 paddlevga.paddlex[7]
.sym 23197 $PACKER_VCC_NET
.sym 23199 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23201 paddlevga.paddlex[4]
.sym 23204 paddlevga.paddlex[3]
.sym 23205 $nextpnr_ICESTORM_LC_121$O
.sym 23207 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23211 right_SB_LUT4_I2_I0[1]
.sym 23213 paddlevga.paddlex[2]
.sym 23217 right_SB_LUT4_I2_I0[2]
.sym 23220 paddlevga.paddlex[3]
.sym 23223 right_SB_LUT4_I2_I0[3]
.sym 23225 $PACKER_VCC_NET
.sym 23226 paddlevga.paddlex[4]
.sym 23229 right_SB_LUT4_I2_I0[4]
.sym 23231 $PACKER_VCC_NET
.sym 23232 paddlevga.paddlex[5]
.sym 23235 right_SB_LUT4_I2_I0[5]
.sym 23237 paddlevga.paddlex[6]
.sym 23241 right_SB_LUT4_I2_I0[6]
.sym 23243 $PACKER_VCC_NET
.sym 23244 paddlevga.paddlex[7]
.sym 23247 right_SB_LUT4_I2_I0[7]
.sym 23249 paddlevga.paddlex[8]
.sym 23250 $PACKER_VCC_NET
.sym 23273 $PACKER_VCC_NET
.sym 23280 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 23288 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 23290 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23291 right_SB_LUT4_I2_I0[7]
.sym 23296 right_SB_LUT4_I2_I1[7]
.sym 23297 right$SB_IO_IN
.sym 23302 $PACKER_VCC_NET
.sym 23304 right_SB_LUT4_I2_I1[7]
.sym 23305 left_SB_LUT4_I3_I0[1]
.sym 23306 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23307 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 23309 paddlevga.paddlex[9]
.sym 23310 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23311 paddlevga.paddlex[3]
.sym 23312 left$SB_IO_IN
.sym 23313 right_SB_LUT4_I2_I0[8]
.sym 23316 left_SB_LUT4_I3_I1[1]
.sym 23319 paddlevga.paddlex[2]
.sym 23320 left$SB_IO_IN
.sym 23328 $nextpnr_ICESTORM_LC_122$I3
.sym 23331 paddlevga.paddlex[9]
.sym 23338 $nextpnr_ICESTORM_LC_122$I3
.sym 23341 paddlevga.paddlex[3]
.sym 23353 left$SB_IO_IN
.sym 23354 right$SB_IO_IN
.sym 23355 right_SB_LUT4_I2_I1[7]
.sym 23356 right_SB_LUT4_I2_I0[8]
.sym 23359 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23360 $PACKER_VCC_NET
.sym 23361 paddlevga.paddlex[2]
.sym 23366 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 23371 right_SB_LUT4_I2_I1[7]
.sym 23372 left_SB_LUT4_I3_I0[1]
.sym 23373 left$SB_IO_IN
.sym 23374 left_SB_LUT4_I3_I1[1]
.sym 23375 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 23376 clk_pxl$SB_IO_OUT
.sym 23391 paddlevga.paddlex[4]
.sym 23392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 23397 paddlevga.paddlex[9]
.sym 23400 right_SB_LUT4_I2_I1[7]
.sym 23402 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23406 start_SB_LUT4_I2_O[1]
.sym 23411 start$SB_IO_IN
.sym 23424 $PACKER_VCC_NET
.sym 23432 $PACKER_VCC_NET
.sym 23433 paddlevga.paddlex[8]
.sym 23434 paddlevga.paddlex[2]
.sym 23436 paddlevga.paddlex[7]
.sym 23437 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23438 paddlevga.paddlex[5]
.sym 23439 paddlevga.paddlex[4]
.sym 23442 paddlevga.paddlex[3]
.sym 23447 paddlevga.paddlex[6]
.sym 23451 $nextpnr_ICESTORM_LC_162$O
.sym 23454 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23457 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 23459 paddlevga.paddlex[2]
.sym 23460 $PACKER_VCC_NET
.sym 23461 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23463 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 23465 paddlevga.paddlex[3]
.sym 23466 $PACKER_VCC_NET
.sym 23467 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 23469 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 23471 paddlevga.paddlex[4]
.sym 23473 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 23475 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 23477 paddlevga.paddlex[5]
.sym 23479 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 23481 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 23483 $PACKER_VCC_NET
.sym 23484 paddlevga.paddlex[6]
.sym 23485 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 23487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 23489 paddlevga.paddlex[7]
.sym 23490 $PACKER_VCC_NET
.sym 23491 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 23493 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 23495 $PACKER_VCC_NET
.sym 23496 paddlevga.paddlex[8]
.sym 23497 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 23517 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23520 $PACKER_VCC_NET
.sym 23526 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 23528 lives_display_SB_LUT4_I1_O[2]
.sym 23532 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 23536 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23537 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 23542 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23543 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 23545 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23546 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23548 paddlevga.paddlex[9]
.sym 23549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 23552 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 23553 row[9]
.sym 23555 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23556 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 23559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 23560 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23561 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23563 $PACKER_VCC_NET
.sym 23564 row[8]
.sym 23567 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 23568 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23571 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23575 paddlevga.paddlex[9]
.sym 23576 $PACKER_VCC_NET
.sym 23578 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 23581 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23582 row[8]
.sym 23583 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 23584 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23587 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23588 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 23589 row[9]
.sym 23590 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 23593 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23595 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 23596 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 23599 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23600 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23601 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 23602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23606 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23613 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23617 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 23638 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23643 $PACKER_VCC_NET
.sym 23647 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[9]
.sym 23651 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 23652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 23654 lives_display_SB_LUT4_I1_O[2]
.sym 23656 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 23659 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 23667 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 23669 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23673 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23674 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23677 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 23681 row[9]
.sym 23682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 23686 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 23689 row[6]
.sym 23690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 23691 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 23692 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 23710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 23711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 23712 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23713 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 23722 row[9]
.sym 23723 row[6]
.sym 23724 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 23725 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23740 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 23741 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23742 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 23743 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 23745 clk_pxl$SB_IO_OUT
.sym 23769 $PACKER_VCC_NET
.sym 23778 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[8]
.sym 23780 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23792 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 23801 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23802 frame_update_SB_LUT4_I3_I2[1]
.sym 23809 right_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 23811 frame_update_SB_LUT4_I3_O[0]
.sym 23812 right_SB_LUT4_I2_O[2]
.sym 23813 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 23851 right_SB_LUT4_I2_O[2]
.sym 23852 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 23853 frame_update_SB_LUT4_I3_I2[1]
.sym 23854 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23863 frame_update_SB_LUT4_I3_O[0]
.sym 23865 right_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 23866 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 23884 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23890 frame_update_SB_LUT4_I3_I2[1]
.sym 23897 start_SB_LUT4_I2_O[1]
.sym 23903 start$SB_IO_IN
.sym 23912 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23921 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 23924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 23927 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 23928 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 23929 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23933 $PACKER_VCC_NET
.sym 23939 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 23940 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23941 $PACKER_VCC_NET
.sym 23943 $nextpnr_ICESTORM_LC_140$O
.sym 23945 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 23949 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[1]
.sym 23951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 23952 $PACKER_VCC_NET
.sym 23955 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[2]
.sym 23957 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 23958 $PACKER_VCC_NET
.sym 23961 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[3]
.sym 23963 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23964 $PACKER_VCC_NET
.sym 23967 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[4]
.sym 23969 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 23970 $PACKER_VCC_NET
.sym 23973 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[5]
.sym 23975 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 23976 $PACKER_VCC_NET
.sym 23979 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[6]
.sym 23981 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23982 $PACKER_VCC_NET
.sym 23985 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[7]
.sym 23987 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23988 $PACKER_VCC_NET
.sym 24006 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 24010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24013 $PACKER_VCC_NET
.sym 24022 $PACKER_VCC_NET
.sym 24023 ballvga.inverty
.sym 24026 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24029 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[7]
.sym 24039 $PACKER_VCC_NET
.sym 24053 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24061 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24066 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[8]
.sym 24068 $PACKER_VCC_NET
.sym 24069 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24072 $nextpnr_ICESTORM_LC_141$I3
.sym 24075 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24082 $nextpnr_ICESTORM_LC_141$I3
.sym 24130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 24131 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24135 $PACKER_VCC_NET
.sym 24142 lives_display_SB_LUT4_I1_O[2]
.sym 24145 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 24146 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24151 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 24157 $PACKER_VCC_NET
.sym 24161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 24165 $PACKER_VCC_NET
.sym 24172 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24174 row[8]
.sym 24177 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 24182 row[6]
.sym 24186 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 24189 $nextpnr_ICESTORM_LC_136$O
.sym 24192 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24195 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[1]
.sym 24197 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24198 $PACKER_VCC_NET
.sym 24201 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[2]
.sym 24203 $PACKER_VCC_NET
.sym 24204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 24207 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[3]
.sym 24209 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24213 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[4]
.sym 24215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 24216 $PACKER_VCC_NET
.sym 24219 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[5]
.sym 24221 row[6]
.sym 24222 $PACKER_VCC_NET
.sym 24225 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[6]
.sym 24227 $PACKER_VCC_NET
.sym 24228 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 24231 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[7]
.sym 24233 $PACKER_VCC_NET
.sym 24234 row[8]
.sym 24250 frame_update_SB_LUT4_I3_O[0]
.sym 24255 $PACKER_VCC_NET
.sym 24261 $PACKER_VCC_NET
.sym 24265 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[8]
.sym 24275 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3[7]
.sym 24281 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[0]
.sym 24285 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[2]
.sym 24287 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 24293 ballvga.inverty_SB_DFFESS_Q_S
.sym 24298 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 24300 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 24307 start_SB_LUT4_I2_O[1]
.sym 24308 changey
.sym 24310 row[9]
.sym 24312 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[3]
.sym 24314 row[9]
.sym 24319 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[2]
.sym 24320 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 24321 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[0]
.sym 24322 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[3]
.sym 24331 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 24333 changey
.sym 24334 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 24359 start_SB_LUT4_I2_O[1]
.sym 24360 clk_pxl$SB_IO_OUT
.sym 24361 ballvga.inverty_SB_DFFESS_Q_S
.sym 24373 ball_display
.sym 24377 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 24381 ballvga.inverty_SB_DFFESS_Q_S
.sym 24382 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24383 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 24384 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24385 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[0]
.sym 24393 start_SB_LUT4_I2_O[1]
.sym 24394 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24403 $PACKER_VCC_NET
.sym 24410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 24415 $PACKER_VCC_NET
.sym 24420 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 24425 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24427 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24429 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24430 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24435 $nextpnr_ICESTORM_LC_87$O
.sym 24437 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 24441 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1]
.sym 24443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24447 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]
.sym 24449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 24453 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[3]
.sym 24455 $PACKER_VCC_NET
.sym 24456 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24459 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[4]
.sym 24462 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24465 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[5]
.sym 24467 $PACKER_VCC_NET
.sym 24468 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24471 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[6]
.sym 24473 $PACKER_VCC_NET
.sym 24474 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24477 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[7]
.sym 24479 $PACKER_VCC_NET
.sym 24480 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24510 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 24513 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24514 $PACKER_VCC_NET
.sym 24520 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 24521 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[7]
.sym 24527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 24528 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 24532 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24533 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 24534 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24535 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 24541 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24553 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24555 lives_display_SB_DFFSR_Q_R
.sym 24558 $nextpnr_ICESTORM_LC_88$I3
.sym 24561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24568 $nextpnr_ICESTORM_LC_88$I3
.sym 24595 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 24597 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 24598 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 24601 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 24602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24603 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 24604 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24606 clk_pxl$SB_IO_OUT
.sym 24607 lives_display_SB_DFFSR_Q_R
.sym 24618 lives_display_SB_LUT4_I1_O[2]
.sym 24621 $PACKER_VCC_NET
.sym 24622 row[9]
.sym 24624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 24629 $PACKER_VCC_NET
.sym 24635 row[6]
.sym 24637 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 24639 col[9]
.sym 24640 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24641 lives_display
.sym 24643 frame_update_SB_LUT4_I3_I2[1]
.sym 24651 row[6]
.sym 24653 $PACKER_VCC_NET
.sym 24661 $PACKER_VCC_NET
.sym 24666 row[8]
.sym 24668 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 24672 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 24674 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24675 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 24676 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 24680 row[9]
.sym 24681 $nextpnr_ICESTORM_LC_32$O
.sym 24684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24687 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 24690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 24693 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24695 $PACKER_VCC_NET
.sym 24696 row[6]
.sym 24699 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 24701 $PACKER_VCC_NET
.sym 24702 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 24705 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 24707 row[8]
.sym 24708 $PACKER_VCC_NET
.sym 24711 $nextpnr_ICESTORM_LC_33$I3
.sym 24713 row[9]
.sym 24721 $nextpnr_ICESTORM_LC_33$I3
.sym 24726 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 24728 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E
.sym 24729 clk_pxl$SB_IO_OUT
.sym 24744 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24746 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 24755 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 24756 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24763 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 24765 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24766 row[9]
.sym 24772 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24776 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24777 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24780 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24781 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24783 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 24784 $PACKER_VCC_NET
.sym 24785 $PACKER_VCC_NET
.sym 24797 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 24800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24804 $nextpnr_ICESTORM_LC_157$O
.sym 24807 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 24810 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 24813 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24816 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 24819 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 24822 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 24824 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24825 $PACKER_VCC_NET
.sym 24828 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 24830 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24834 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 24836 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24840 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 24842 $PACKER_VCC_NET
.sym 24843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24846 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 24848 $PACKER_VCC_NET
.sym 24849 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24869 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24870 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 24871 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 24872 $PACKER_GND_NET
.sym 24873 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 24876 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 24877 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24884 frame_update_SB_DFFESR_Q_R[0]
.sym 24885 start_SB_LUT4_I2_O[1]
.sym 24886 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24890 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 24895 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24898 frame_update_SB_LUT4_I3_O[2]
.sym 24899 row[6]
.sym 24903 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 24904 row[8]
.sym 24906 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 24907 frame_update_SB_LUT4_I3_I1[2]
.sym 24908 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24909 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 24913 frame_update_SB_LUT4_I3_I2[1]
.sym 24915 frame_update_SB_LUT4_I3_O[0]
.sym 24918 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 24922 frame_update
.sym 24923 frame_update_SB_LUT4_I3_O[1]
.sym 24926 row[9]
.sym 24927 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[8]
.sym 24930 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24933 $nextpnr_ICESTORM_LC_158$I3
.sym 24935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24943 $nextpnr_ICESTORM_LC_158$I3
.sym 24946 frame_update_SB_LUT4_I3_I1[2]
.sym 24947 frame_update_SB_LUT4_I3_I2[1]
.sym 24949 frame_update
.sym 24952 row[9]
.sym 24954 row[8]
.sym 24955 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 24958 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 24965 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 24966 row[6]
.sym 24970 frame_update_SB_LUT4_I3_O[1]
.sym 24972 frame_update_SB_LUT4_I3_O[2]
.sym 24973 frame_update_SB_LUT4_I3_O[0]
.sym 24974 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 24975 clk_pxl$SB_IO_OUT
.sym 24992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 24993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 24996 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24997 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 24998 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 24999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 25000 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 25001 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25002 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 25004 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25005 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25010 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25018 $PACKER_VCC_NET
.sym 25023 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25024 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 25025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25026 $PACKER_VCC_NET
.sym 25027 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 25031 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25034 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 25036 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 25050 $nextpnr_ICESTORM_LC_11$O
.sym 25053 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 25056 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25059 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 25062 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 25065 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 25068 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 25071 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25074 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[4]
.sym 25076 $PACKER_VCC_NET
.sym 25077 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 25080 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[5]
.sym 25082 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25083 $PACKER_VCC_NET
.sym 25086 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 25088 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25089 $PACKER_VCC_NET
.sym 25092 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[7]
.sym 25094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25095 $PACKER_VCC_NET
.sym 25114 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25115 row[8]
.sym 25118 row[8]
.sym 25120 row[9]
.sym 25122 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 25124 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 25128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25129 row[6]
.sym 25130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 25133 lives_display
.sym 25134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25135 col[9]
.sym 25136 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[7]
.sym 25141 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25144 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0_SB_LUT4_O_I1[1]
.sym 25145 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 25147 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 25149 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25151 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 25152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25153 frame_update_SB_DFFESR_Q_R[1]
.sym 25154 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25155 frame_update_SB_DFFESR_Q_R[0]
.sym 25156 brickvga.brick0_SB_DFFE_Q_D
.sym 25159 brickvga.brick0_SB_DFFE_Q_E
.sym 25160 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25161 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25162 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 25164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 25166 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25167 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 25170 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25173 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3[8]
.sym 25176 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25179 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 25181 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25186 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 25187 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 25189 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 25192 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 25193 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 25194 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 25199 frame_update_SB_DFFESR_Q_R[1]
.sym 25201 frame_update_SB_DFFESR_Q_R[0]
.sym 25205 brickvga.brick0_SB_DFFE_Q_D
.sym 25210 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25211 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25212 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25213 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0_SB_LUT4_O_I1[1]
.sym 25216 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 25217 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25218 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25220 brickvga.brick0_SB_DFFE_Q_E
.sym 25221 clk_pxl$SB_IO_OUT
.sym 25235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25238 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25239 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25240 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25241 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 25242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 25243 frame_update
.sym 25244 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25246 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25248 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 25265 $PACKER_VCC_NET
.sym 25267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25274 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 25278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 25280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 25283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25289 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25293 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25294 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25296 $nextpnr_ICESTORM_LC_139$O
.sym 25298 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 25302 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 25305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 25308 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 25310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25314 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 25316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 25320 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[4]
.sym 25322 $PACKER_VCC_NET
.sym 25323 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25326 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[5]
.sym 25329 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25332 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[6]
.sym 25334 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25338 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[7]
.sym 25340 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25341 $PACKER_VCC_NET
.sym 25359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 25361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25362 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25363 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 25365 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25366 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 25368 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 25369 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 25370 del
.sym 25374 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 25377 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25379 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25381 start_SB_LUT4_I2_O[1]
.sym 25382 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[7]
.sym 25388 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[0]
.sym 25389 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 25390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 25391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 25392 $PACKER_VCC_NET
.sym 25393 col[8]
.sym 25394 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 25397 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25398 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25399 brick_display
.sym 25400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25403 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25405 col[9]
.sym 25406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25409 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_I1[1]
.sym 25410 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25414 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 25415 del
.sym 25417 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25418 ball_display
.sym 25419 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[8]
.sym 25421 $PACKER_VCC_NET
.sym 25422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25425 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 25427 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25433 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[0]
.sym 25434 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 25435 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 25438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_I1[1]
.sym 25440 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 25444 ball_display
.sym 25445 brick_display
.sym 25447 del
.sym 25450 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25452 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25456 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25457 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25458 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 25459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 25463 col[8]
.sym 25464 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 25465 col[9]
.sym 25467 clk_pxl$SB_IO_OUT
.sym 25481 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25482 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[0]
.sym 25483 $PACKER_VCC_NET
.sym 25485 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 25487 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 25488 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25489 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25490 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 25491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 25493 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25494 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 25496 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25497 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25498 del
.sym 25499 brickvga.brick3_SB_DFFE_Q_D
.sym 25500 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 25503 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25510 frame_update_SB_LUT4_I3_O[0]
.sym 25511 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 25512 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25513 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25514 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25515 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25516 row[9]
.sym 25517 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25518 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 25519 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25521 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25522 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25523 row[8]
.sym 25524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25525 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 25526 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 25527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25528 brickvga.brick0_SB_DFFE_Q_3_E
.sym 25529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25530 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 25531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25532 brickvga.brick0_SB_DFFE_Q_D
.sym 25533 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 25534 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 25535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 25537 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 25539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 25540 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25541 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25543 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 25544 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 25545 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25546 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 25549 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25550 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 25551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25552 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25555 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 25556 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25557 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25558 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25561 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25562 frame_update_SB_LUT4_I3_O[0]
.sym 25563 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 25564 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 25567 row[8]
.sym 25568 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25569 row[9]
.sym 25570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25576 brickvga.brick0_SB_DFFE_Q_D
.sym 25579 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 25582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25585 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 25586 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25587 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25588 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 25589 brickvga.brick0_SB_DFFE_Q_3_E
.sym 25590 clk_pxl$SB_IO_OUT
.sym 25609 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25616 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25617 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 25620 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 25622 row[6]
.sym 25633 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 25635 brickvga.brick3_SB_DFFE_Q_2_E
.sym 25636 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25637 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 25638 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25640 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25642 col[8]
.sym 25643 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 25644 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 25646 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 25648 col[9]
.sym 25649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25650 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 25651 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25652 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 25653 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25657 frame_update_SB_LUT4_I3_O[0]
.sym 25659 brickvga.brick3_SB_DFFE_Q_D
.sym 25662 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 25663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 25666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25667 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 25668 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 25672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 25673 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25674 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 25675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 25679 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25681 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 25690 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 25691 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25692 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 25693 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 25696 frame_update_SB_LUT4_I3_O[0]
.sym 25697 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 25698 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 25699 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25702 col[8]
.sym 25703 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 25704 col[9]
.sym 25705 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25710 brickvga.brick3_SB_DFFE_Q_D
.sym 25712 brickvga.brick3_SB_DFFE_Q_2_E
.sym 25713 clk_pxl$SB_IO_OUT
.sym 25730 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25731 brickvga.brick3_SB_DFFE_Q_2_E
.sym 25734 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25737 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 25738 col[8]
.sym 25742 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25744 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25746 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25748 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 25756 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 25758 $PACKER_VCC_NET
.sym 25760 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25762 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25764 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25766 $PACKER_VCC_NET
.sym 25767 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25769 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 25770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25782 row[6]
.sym 25788 $nextpnr_ICESTORM_LC_37$O
.sym 25791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25794 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25796 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25797 $PACKER_VCC_NET
.sym 25800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 25802 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25803 $PACKER_VCC_NET
.sym 25806 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25808 $PACKER_VCC_NET
.sym 25809 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 25814 $PACKER_VCC_NET
.sym 25815 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 25818 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 25820 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 25824 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 25826 row[6]
.sym 25827 $PACKER_VCC_NET
.sym 25830 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 25832 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25833 $PACKER_VCC_NET
.sym 25856 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 25881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 25882 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 25884 brickvga.brick3_SB_DFFE_Q_D
.sym 25885 row[9]
.sym 25886 $PACKER_VCC_NET
.sym 25892 row[8]
.sym 25897 brickvga.brick3_SB_DFFE_Q_4_E
.sym 25902 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25904 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25911 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 25913 $PACKER_VCC_NET
.sym 25914 row[8]
.sym 25917 $nextpnr_ICESTORM_LC_38$I3
.sym 25919 row[9]
.sym 25927 $nextpnr_ICESTORM_LC_38$I3
.sym 25942 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 25943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 25944 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25945 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25949 brickvga.brick3_SB_DFFE_Q_D
.sym 25958 brickvga.brick3_SB_DFFE_Q_4_E
.sym 25959 clk_pxl$SB_IO_OUT
.sym 25984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 26010 brickvga.brick3_SB_DFFE_Q_D
.sym 26012 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 26014 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 26015 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 26020 brickvga.brick3_SB_DFFE_Q_3_E
.sym 26055 brickvga.brick3_SB_DFFE_Q_D
.sym 26077 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 26078 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26079 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 26080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 26081 brickvga.brick3_SB_DFFE_Q_3_E
.sym 26082 clk_pxl$SB_IO_OUT
.sym 26093 lives_display_SB_LUT4_I1_O[2]
.sym 26132 brickvga.brick4_SB_DFFE_Q_D
.sym 26152 brickvga.brick4_SB_DFFE_Q_E
.sym 26164 brickvga.brick4_SB_DFFE_Q_D
.sym 26204 brickvga.brick4_SB_DFFE_Q_E
.sym 26205 clk_pxl$SB_IO_OUT
.sym 26234 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26462 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E
.sym 26527 ballvga.invertx
.sym 26531 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 26540 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 26542 ballvga.invertx
.sym 26821 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 26971 right_SB_LUT4_I2_I1[7]
.sym 26972 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 26973 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 26974 right_SB_LUT4_I2_I1[0]
.sym 26975 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 26977 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 26978 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 27025 paddlevga.paddlex[7]
.sym 27034 row[8]
.sym 27035 paddlevga.paddlex[5]
.sym 27135 row[9]
.sym 27176 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 27178 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27179 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27180 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27181 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27182 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 27229 $PACKER_VCC_NET
.sym 27230 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[8]
.sym 27232 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 27235 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 27237 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 27239 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27319 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 27321 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 27323 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 27327 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[8]
.sym 27334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 27340 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 27380 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 27436 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27439 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 27444 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 27483 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 27484 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 27485 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 27486 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 27487 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 27488 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 27525 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 27527 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 27529 $PACKER_VCC_NET
.sym 27532 ballvga.inverty
.sym 27533 lives_display_SB_LUT4_I1_O[2]
.sym 27541 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 27545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 27546 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 27583 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 27584 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 27585 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 27625 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 27629 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 27631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 27634 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 27640 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 27644 $PACKER_VCC_NET
.sym 27732 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 27748 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 27789 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[9]
.sym 27846 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 27934 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27940 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27943 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[9]
.sym 27946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 27993 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 28035 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 28037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28038 lives_display_SB_LUT4_I1_O[2]
.sym 28039 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 28046 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28048 $PACKER_VCC_NET
.sym 28050 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[9]
.sym 28052 $PACKER_VCC_NET
.sym 28056 changey
.sym 28135 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 28144 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 28146 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 28149 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28151 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28197 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[9]
.sym 28198 ballvga.changey_SB_DFFESS_Q_E
.sym 28200 changey
.sym 28251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28254 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28348 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28353 ball_display
.sym 28354 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 28356 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28359 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28362 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28401 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28441 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28442 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 28445 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 28447 row[6]
.sym 28448 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 28450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28452 row[6]
.sym 28453 frame_update_SB_DFFESR_Q_R[1]
.sym 28455 frame_update
.sym 28457 $PACKER_VCC_NET
.sym 28461 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28464 $PACKER_VCC_NET
.sym 28502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 28503 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28504 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 28505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28506 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28507 frame_update_SB_DFFESR_Q_R[1]
.sym 28508 frame_update
.sym 28545 row[9]
.sym 28554 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 28555 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28558 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28565 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28566 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28646 frame_update_SB_DFFESR_Q_R[0]
.sym 28648 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 28649 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28656 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28657 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28659 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 28661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28663 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28664 brick_display
.sym 28707 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 28708 lives_display_SB_LUT4_I1_O[1]
.sym 28709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28710 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28711 lives_display_SB_LUT4_I2_O[0]
.sym 28712 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28747 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 28749 VSYNC1_SB_DFFE_Q_E
.sym 28751 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 28753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 28754 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 28755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 28760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28761 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28763 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28765 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 28767 row[6]
.sym 28769 row[8]
.sym 28770 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28850 lives_display_SB_LUT4_I2_O[0]
.sym 28851 col[9]
.sym 28853 lives_display
.sym 28856 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 28857 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 28859 col[8]
.sym 28861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 28865 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28868 $PACKER_VCC_NET
.sym 28869 lives_display_SB_LUT4_I2_O[0]
.sym 28871 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28872 $PACKER_VCC_NET
.sym 28911 valid1
.sym 28912 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 28913 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 28915 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 28916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29057 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29061 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 29064 valid1
.sym 29070 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29076 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 29114 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 29119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 29162 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 29172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 29258 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 29317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 29321 VSYNC1$SB_IO_OUT
.sym 29470 VSYNC1_SB_DFFE_Q_E
.sym 29697 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29717 frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 29877 right$SB_IO_IN
.sym 29951 right$SB_IO_IN
.sym 30067 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30069 right$SB_IO_IN
.sym 30072 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 30075 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 30170 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 30187 row[6]
.sym 30195 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30196 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 30206 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 30208 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 30211 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 30213 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 30215 right_SB_LUT4_I2_I1[0]
.sym 30216 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 30224 $PACKER_VCC_NET
.sym 30232 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 30235 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 30236 $nextpnr_ICESTORM_LC_111$O
.sym 30239 right_SB_LUT4_I2_I1[0]
.sym 30242 right_SB_LUT4_I2_I1[1]
.sym 30245 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 30248 right_SB_LUT4_I2_I1[2]
.sym 30250 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 30251 $PACKER_VCC_NET
.sym 30254 right_SB_LUT4_I2_I1[3]
.sym 30256 $PACKER_VCC_NET
.sym 30257 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 30260 right_SB_LUT4_I2_I1[4]
.sym 30263 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 30266 right_SB_LUT4_I2_I1[5]
.sym 30268 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 30272 right_SB_LUT4_I2_I1[6]
.sym 30275 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 30278 $nextpnr_ICESTORM_LC_112$I3
.sym 30280 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 30310 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30312 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30318 right_SB_LUT4_I2_I1[7]
.sym 30322 $nextpnr_ICESTORM_LC_112$I3
.sym 30344 paddlevga.paddlex[4]
.sym 30349 paddlevga.paddlex[2]
.sym 30352 paddlevga.paddlex[7]
.sym 30353 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30354 paddlevga.paddlex[5]
.sym 30356 paddlevga.paddlex[9]
.sym 30363 $nextpnr_ICESTORM_LC_112$I3
.sym 30367 paddlevga.paddlex[9]
.sym 30372 paddlevga.paddlex[7]
.sym 30381 paddlevga.paddlex[2]
.sym 30386 paddlevga.paddlex[5]
.sym 30397 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30404 paddlevga.paddlex[4]
.sym 30421 right_SB_LUT4_I2_I1[7]
.sym 30422 $PACKER_VCC_NET
.sym 30444 col[8]
.sym 30453 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30455 row[8]
.sym 30456 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30459 row[6]
.sym 30460 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 30461 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30462 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30463 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30464 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30466 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 30467 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30468 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 30470 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30472 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30478 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30482 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[0]
.sym 30484 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30485 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 30488 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[1]
.sym 30490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30491 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30494 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 30496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30497 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30500 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 30502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30506 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[4]
.sym 30508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 30509 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30512 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[5]
.sym 30514 row[6]
.sym 30515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30518 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[6]
.sym 30520 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 30521 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 30524 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 30526 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30527 row[8]
.sym 30544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30546 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 30549 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30556 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 30557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 30558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 30559 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30563 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 30565 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30568 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 30576 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[8]
.sym 30580 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30585 row[9]
.sym 30586 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 30588 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30589 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[8]
.sym 30590 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[9]
.sym 30591 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30596 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 30598 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30604 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30605 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 30607 row[9]
.sym 30608 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30612 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[8]
.sym 30613 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[8]
.sym 30614 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[9]
.sym 30615 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 30627 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 30631 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 30639 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30645 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30649 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30672 row[8]
.sym 30674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 30679 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30680 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 30683 row[6]
.sym 30684 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 30685 col[8]
.sym 30687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 30688 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30689 col[8]
.sym 30690 col[9]
.sym 30699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30700 $PACKER_VCC_NET
.sym 30708 $PACKER_VCC_NET
.sym 30709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30710 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30711 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 30719 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30720 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30723 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30728 $nextpnr_ICESTORM_LC_12$O
.sym 30731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30734 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30736 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 30737 $PACKER_VCC_NET
.sym 30740 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 30742 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30743 $PACKER_VCC_NET
.sym 30746 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 30748 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30752 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 30754 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30755 $PACKER_VCC_NET
.sym 30758 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 30760 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30761 $PACKER_VCC_NET
.sym 30764 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 30766 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30770 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 30772 $PACKER_VCC_NET
.sym 30773 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30780 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 30785 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 30788 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 30790 row[6]
.sym 30797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30799 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 30801 row[9]
.sym 30806 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30812 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 30814 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 30826 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 30827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30842 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 30844 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 30851 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 30853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30858 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 30859 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 30860 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 30861 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 30914 $PACKER_VCC_NET
.sym 30915 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 30917 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30921 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30922 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30923 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30924 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30928 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 30932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30934 lives_display_SB_LUT4_I1_O[2]
.sym 30936 col[8]
.sym 30945 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30949 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30952 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 30953 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30957 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30964 $PACKER_VCC_NET
.sym 30965 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 30972 $PACKER_VCC_NET
.sym 30973 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 30974 $nextpnr_ICESTORM_LC_155$O
.sym 30976 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 30980 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 30983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30986 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 30988 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 30990 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 30992 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 30994 $PACKER_VCC_NET
.sym 30995 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30996 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 30998 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 31000 $PACKER_VCC_NET
.sym 31001 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31002 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 31004 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 31006 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31007 $PACKER_VCC_NET
.sym 31008 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 31010 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 31013 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31014 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 31016 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 31018 $PACKER_VCC_NET
.sym 31019 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31020 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 31038 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31039 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31041 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31045 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 31048 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 31049 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 31050 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31053 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 31056 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 31057 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31058 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31059 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31060 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 31078 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31086 $PACKER_VCC_NET
.sym 31094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31097 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 31099 $PACKER_VCC_NET
.sym 31100 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31101 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 31103 $nextpnr_ICESTORM_LC_156$I3
.sym 31105 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31107 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 31113 $nextpnr_ICESTORM_LC_156$I3
.sym 31150 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31161 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31163 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31170 row[8]
.sym 31172 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31175 row[6]
.sym 31176 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 31179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 31180 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31181 col[8]
.sym 31182 col[9]
.sym 31191 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31195 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 31199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31203 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 31204 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31206 $PACKER_VCC_NET
.sym 31210 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31212 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31214 $PACKER_VCC_NET
.sym 31219 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31220 $nextpnr_ICESTORM_LC_113$O
.sym 31223 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 31226 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.sym 31228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31229 $PACKER_VCC_NET
.sym 31232 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 31234 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 31235 $PACKER_VCC_NET
.sym 31238 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 31240 $PACKER_VCC_NET
.sym 31241 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31244 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 31246 $PACKER_VCC_NET
.sym 31247 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31250 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 31252 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31256 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 31258 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31259 $PACKER_VCC_NET
.sym 31262 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 31264 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31283 row[9]
.sym 31284 row[6]
.sym 31285 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31287 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31294 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31296 $PACKER_VCC_NET
.sym 31298 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31302 $PACKER_VCC_NET
.sym 31304 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 31306 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 31313 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31325 $PACKER_VCC_NET
.sym 31340 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31343 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 31345 $PACKER_VCC_NET
.sym 31346 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31349 $nextpnr_ICESTORM_LC_114$I3
.sym 31351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31359 $nextpnr_ICESTORM_LC_114$I3
.sym 31395 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 31403 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31405 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31409 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 31412 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31413 $PACKER_VCC_NET
.sym 31417 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31419 $PACKER_VCC_NET
.sym 31420 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31421 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 31422 lives_display_SB_LUT4_I1_O[2]
.sym 31424 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 31427 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31428 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31437 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31445 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31449 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 31454 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31456 $PACKER_VCC_NET
.sym 31458 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31462 $PACKER_VCC_NET
.sym 31464 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31465 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 31466 $nextpnr_ICESTORM_LC_58$O
.sym 31469 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 31472 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 31474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31478 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31481 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 31484 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 31486 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31487 $PACKER_VCC_NET
.sym 31490 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[4]
.sym 31492 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31496 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[5]
.sym 31498 $PACKER_VCC_NET
.sym 31499 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31502 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[6]
.sym 31504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31505 $PACKER_VCC_NET
.sym 31508 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[7]
.sym 31510 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31528 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31533 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31540 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 31542 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31544 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 31547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 31549 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31550 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31551 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 31552 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[7]
.sym 31561 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[9]
.sym 31568 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31575 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 31579 $PACKER_VCC_NET
.sym 31585 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[9]
.sym 31587 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31589 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[8]
.sym 31591 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31592 $PACKER_VCC_NET
.sym 31595 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[9]
.sym 31597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31602 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 31603 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[9]
.sym 31604 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[9]
.sym 31605 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[9]
.sym 31641 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 31656 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31662 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31664 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31665 col[8]
.sym 31666 row[6]
.sym 31667 ball_display
.sym 31668 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 31674 col[9]
.sym 31682 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31687 $PACKER_VCC_NET
.sym 31689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31692 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31693 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 31694 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31695 $PACKER_VCC_NET
.sym 31696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 31702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31705 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31712 $nextpnr_ICESTORM_LC_123$O
.sym 31715 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 31718 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 31720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31721 $PACKER_VCC_NET
.sym 31724 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 31727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31730 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31732 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 31736 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 31738 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31739 $PACKER_VCC_NET
.sym 31742 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 31745 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31748 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 31750 $PACKER_VCC_NET
.sym 31751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31754 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 31756 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31757 $PACKER_VCC_NET
.sym 31775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31776 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31780 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31783 row[9]
.sym 31786 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 31788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31790 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31792 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31793 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 31796 $PACKER_VCC_NET
.sym 31797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 31798 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 31803 frame_update
.sym 31804 frame_update_SB_DFFESR_Q_R[1]
.sym 31814 ballvga.changey_SB_DFFESS_Q_E
.sym 31817 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31831 $PACKER_GND_NET
.sym 31832 frame_update_SB_DFFESR_Q_R[1]
.sym 31834 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31835 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 31837 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31841 $nextpnr_ICESTORM_LC_124$I3
.sym 31843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31851 $nextpnr_ICESTORM_LC_124$I3
.sym 31854 frame_update_SB_DFFESR_Q_R[1]
.sym 31855 frame_update
.sym 31866 $PACKER_GND_NET
.sym 31882 ballvga.changey_SB_DFFESS_Q_E
.sym 31883 clk_pxl$SB_IO_OUT
.sym 31884 frame_update_SB_DFFESR_Q_R[1]
.sym 31887 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 31890 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 31891 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 31892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31897 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31898 frame_update_SB_DFFESR_Q_R[1]
.sym 31901 $PACKER_VCC_NET
.sym 31905 $PACKER_VCC_NET
.sym 31907 frame_update
.sym 31911 $PACKER_VCC_NET
.sym 31912 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 31913 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31914 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 31915 lives_display_SB_LUT4_I1_O[2]
.sym 31916 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 31919 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31920 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31940 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 31946 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31947 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 31950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31952 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31954 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31956 $PACKER_VCC_NET
.sym 31957 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31958 $nextpnr_ICESTORM_LC_1$O
.sym 31960 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 31964 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 31966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31970 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 31972 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31976 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 31978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 31982 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[4]
.sym 31984 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31988 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[5]
.sym 31991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[6]
.sym 31996 $PACKER_VCC_NET
.sym 31997 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32000 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[7]
.sym 32003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32021 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32022 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32023 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32025 frame_update_SB_LUT4_I3_O[1]
.sym 32032 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32033 frame_update_SB_DFFESR_Q_R[1]
.sym 32034 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32038 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 32040 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32041 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32043 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32044 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[7]
.sym 32070 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32071 $PACKER_VCC_NET
.sym 32072 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32081 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2[8]
.sym 32083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32084 $PACKER_VCC_NET
.sym 32087 $nextpnr_ICESTORM_LC_2$I3
.sym 32090 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32097 $nextpnr_ICESTORM_LC_2$I3
.sym 32133 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 32134 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32136 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32137 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32138 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32146 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32148 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 32153 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 32155 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32156 col[8]
.sym 32157 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32158 col[9]
.sym 32159 ball_display
.sym 32160 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32162 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32165 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 32172 brick_display
.sym 32175 ball_display
.sym 32176 frame_update_SB_DFFESR_Q_R[0]
.sym 32178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32179 row[9]
.sym 32180 $PACKER_VCC_NET
.sym 32181 row[6]
.sym 32183 frame_update_SB_DFFESR_Q_E
.sym 32184 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32185 row[8]
.sym 32187 lives_display_SB_LUT4_I1_O[2]
.sym 32190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 32197 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 32198 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32200 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32211 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32212 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 32213 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32218 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32223 row[9]
.sym 32224 row[6]
.sym 32225 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 32226 row[8]
.sym 32231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32241 lives_display_SB_LUT4_I1_O[2]
.sym 32242 ball_display
.sym 32243 brick_display
.sym 32249 $PACKER_VCC_NET
.sym 32251 frame_update_SB_DFFESR_Q_E
.sym 32252 clk_pxl$SB_IO_OUT
.sym 32253 frame_update_SB_DFFESR_Q_R[0]
.sym 32256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32257 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 32258 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32259 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32269 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32270 brickvga.brick0_SB_DFFE_Q_E
.sym 32271 frame_update_SB_DFFESR_Q_E
.sym 32272 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32273 row[8]
.sym 32275 row[9]
.sym 32276 brick_display
.sym 32277 row[6]
.sym 32278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32279 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32280 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32281 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32284 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32285 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32286 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32288 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 32297 $PACKER_VCC_NET
.sym 32298 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32305 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32308 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32309 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32310 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32327 $nextpnr_ICESTORM_LC_5$O
.sym 32330 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32333 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[1]
.sym 32336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32339 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
.sym 32341 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32342 $PACKER_VCC_NET
.sym 32345 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.sym 32347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32351 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[4]
.sym 32353 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32354 $PACKER_VCC_NET
.sym 32357 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[5]
.sym 32360 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32363 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[6]
.sym 32365 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32366 $PACKER_VCC_NET
.sym 32369 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[7]
.sym 32371 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32377 col[8]
.sym 32378 col[9]
.sym 32379 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[0]
.sym 32383 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 32384 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 32390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32391 $PACKER_VCC_NET
.sym 32392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 32393 row[6]
.sym 32394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32402 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 32403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 32404 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32405 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32406 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32407 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32408 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32409 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 32410 col[8]
.sym 32411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32412 col[9]
.sym 32413 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[7]
.sym 32423 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32425 lives_display
.sym 32427 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32429 brick_display
.sym 32430 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32431 ball_display
.sym 32432 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32433 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32434 col[8]
.sym 32435 col[9]
.sym 32436 $PACKER_VCC_NET
.sym 32444 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32448 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32449 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 32450 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[8]
.sym 32452 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32453 $PACKER_VCC_NET
.sym 32456 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32459 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32464 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32466 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32469 lives_display
.sym 32470 brick_display
.sym 32472 ball_display
.sym 32476 col[9]
.sym 32477 col[8]
.sym 32481 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32482 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 32483 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32487 brick_display
.sym 32489 ball_display
.sym 32490 lives_display
.sym 32494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32520 lives_display_SB_LUT4_I1_O[1]
.sym 32524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 32525 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 32526 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32528 row[9]
.sym 32530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32532 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32533 row[8]
.sym 32534 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 32546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32548 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32550 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32552 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32558 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32559 $PACKER_VCC_NET
.sym 32564 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32571 $PACKER_VCC_NET
.sym 32573 $nextpnr_ICESTORM_LC_7$O
.sym 32575 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32579 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 32581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32585 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 32587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 32593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32597 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 32600 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 32605 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32606 $PACKER_VCC_NET
.sym 32609 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 32611 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32612 $PACKER_VCC_NET
.sym 32615 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 32617 $PACKER_VCC_NET
.sym 32618 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32625 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 32627 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 32628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 32629 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32630 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32644 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32648 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32649 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32651 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32655 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32659 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 32666 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32675 $PACKER_VCC_NET
.sym 32676 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32677 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32678 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 32679 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32681 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32685 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 32686 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 32694 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 32695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32696 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 32698 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32699 $PACKER_VCC_NET
.sym 32702 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 32705 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32710 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 32711 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 32712 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 32715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 32717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 32718 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32723 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32736 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 32740 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32741 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 32742 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32744 clk_pxl$SB_IO_OUT
.sym 32761 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32763 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32764 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 32765 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32766 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32767 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 32768 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 32769 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 32770 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 32772 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32773 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 32778 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32779 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32780 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 32789 $PACKER_VCC_NET
.sym 32792 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32801 $PACKER_VCC_NET
.sym 32802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32804 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32806 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32808 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32819 $nextpnr_ICESTORM_LC_21$O
.sym 32822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 32827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32828 $PACKER_VCC_NET
.sym 32831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 32833 $PACKER_VCC_NET
.sym 32834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 32837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 32839 $PACKER_VCC_NET
.sym 32840 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 32845 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32846 $PACKER_VCC_NET
.sym 32849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 32852 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 32857 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 32863 $PACKER_VCC_NET
.sym 32864 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 32886 row[9]
.sym 32888 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32892 lives_display_SB_LUT4_I2_O[0]
.sym 32895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 32900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 32905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 32918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 32923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32932 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32942 $nextpnr_ICESTORM_LC_22$I3
.sym 32945 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32952 $nextpnr_ICESTORM_LC_22$I3
.sym 32979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 32980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32981 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 32982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 33004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 33007 valid1_SB_LUT4_I3_O
.sym 33035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 33040 $PACKER_VCC_NET
.sym 33041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33044 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33045 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 33048 $PACKER_VCC_NET
.sym 33050 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 33052 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 33065 $nextpnr_ICESTORM_LC_35$O
.sym 33067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33071 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 33073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 33074 $PACKER_VCC_NET
.sym 33077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 33079 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 33085 $PACKER_VCC_NET
.sym 33086 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 33089 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 33091 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 33092 $PACKER_VCC_NET
.sym 33095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 33097 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 33098 $PACKER_VCC_NET
.sym 33101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 33103 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33104 $PACKER_VCC_NET
.sym 33107 $nextpnr_ICESTORM_LC_36$I3
.sym 33109 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33115 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 33131 brickvga.brick3_SB_DFFE_Q_3_E
.sym 33133 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 33137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33151 $nextpnr_ICESTORM_LC_36$I3
.sym 33156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 33158 VSYNC1_SB_DFFE_Q_E
.sym 33168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 33170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33192 $nextpnr_ICESTORM_LC_36$I3
.sym 33214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 33216 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 33235 VSYNC1_SB_DFFE_Q_E
.sym 33236 clk_pxl$SB_IO_OUT
.sym 33260 VSYNC1$SB_IO_OUT
.sym 33905 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34018 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 34027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34042 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 34060 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34110 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 34111 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34131 col[8]
.sym 34146 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 34149 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 34151 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34242 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 34252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34253 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34256 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34262 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34263 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 34271 col[9]
.sym 34365 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34366 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34367 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34368 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34369 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34370 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34377 col[9]
.sym 34378 col[8]
.sym 34379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 34382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 34387 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34389 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34405 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34419 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 34421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34422 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34423 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 34426 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34427 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34428 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34429 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34430 col[8]
.sym 34431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34432 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34433 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 34435 col[9]
.sym 34436 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 34438 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34442 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 34444 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 34445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34448 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 34450 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34451 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34454 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 34456 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34457 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34460 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 34462 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 34466 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 34468 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 34472 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 34474 col[8]
.sym 34475 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34478 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 34480 col[9]
.sym 34481 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34486 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34487 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34488 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34492 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 34498 $PACKER_VCC_NET
.sym 34501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34503 row[6]
.sym 34506 row[9]
.sym 34507 row[8]
.sym 34510 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 34512 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 34519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 34521 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 34522 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 34543 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34544 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34545 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34559 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[8]
.sym 34562 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34565 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[9]
.sym 34568 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34571 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[10]
.sym 34574 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34577 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[11]
.sym 34579 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34583 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[12]
.sym 34586 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34589 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[13]
.sym 34591 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34595 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[14]
.sym 34598 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34601 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 34603 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 34625 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 34626 col[8]
.sym 34629 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34633 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 34635 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34638 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 34639 row[8]
.sym 34641 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[9]
.sym 34642 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34645 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 34660 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34673 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 34677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 34682 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[16]
.sym 34684 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34688 $nextpnr_ICESTORM_LC_0$I3
.sym 34691 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34698 $nextpnr_ICESTORM_LC_0$I3
.sym 34725 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 34728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 34745 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34750 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34752 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34757 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 34760 col[8]
.sym 34767 col[9]
.sym 34774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 34775 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 34777 col[8]
.sym 34779 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 34780 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 34784 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 34785 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 34786 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 34788 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 34790 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34791 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 34792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 34793 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 34805 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 34807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 34808 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 34811 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 34813 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 34814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34817 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 34819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 34820 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 34823 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 34825 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 34826 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34829 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 34831 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 34832 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34835 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 34837 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 34838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 34841 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 34843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 34844 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 34847 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 34849 col[8]
.sym 34850 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 34857 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 34863 col[8]
.sym 34866 col[8]
.sym 34868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 34869 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 34872 col[9]
.sym 34873 col[8]
.sym 34874 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 34876 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 34878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 34885 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 34890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34891 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 34904 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 34905 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 34906 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 34927 col[9]
.sym 34928 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 34930 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 34931 col[9]
.sym 34934 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 34936 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 34940 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 34942 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 34946 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[11]
.sym 34949 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 34952 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[12]
.sym 34954 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 34958 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[13]
.sym 34961 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 34964 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[14]
.sym 34966 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 34970 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[15]
.sym 34973 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 34980 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 34981 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 34982 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 34983 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 34984 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 34985 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 34986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 34997 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35002 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 35003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35004 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35005 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 35008 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 35010 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 35012 $PACKER_VCC_NET
.sym 35013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 35014 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[15]
.sym 35045 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 35051 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[16]
.sym 35053 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 35057 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[17]
.sym 35060 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 35063 $nextpnr_ICESTORM_LC_49$I3
.sym 35065 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 35073 $nextpnr_ICESTORM_LC_49$I3
.sym 35112 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 35113 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35121 $PACKER_VCC_NET
.sym 35124 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 35125 row[8]
.sym 35126 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35129 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35130 row[8]
.sym 35133 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[9]
.sym 35136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 35145 $PACKER_VCC_NET
.sym 35151 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35153 $PACKER_VCC_NET
.sym 35161 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35165 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35170 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35173 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35174 $nextpnr_ICESTORM_LC_61$O
.sym 35176 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35180 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 35182 $PACKER_VCC_NET
.sym 35183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35186 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 35188 $PACKER_VCC_NET
.sym 35189 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35192 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 35194 $PACKER_VCC_NET
.sym 35195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35198 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[4]
.sym 35200 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35201 $PACKER_VCC_NET
.sym 35204 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[5]
.sym 35207 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35210 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[6]
.sym 35212 $PACKER_VCC_NET
.sym 35213 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35216 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 35218 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35226 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[9]
.sym 35234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35236 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 35239 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35241 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35243 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35245 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35246 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35247 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35248 $PACKER_VCC_NET
.sym 35251 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35252 col[8]
.sym 35254 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35257 $PACKER_VCC_NET
.sym 35258 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35259 col[9]
.sym 35260 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 35284 $PACKER_VCC_NET
.sym 35291 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35292 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35297 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[8]
.sym 35299 $PACKER_VCC_NET
.sym 35300 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35303 $nextpnr_ICESTORM_LC_62$I3
.sym 35306 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35313 $nextpnr_ICESTORM_LC_62$I3
.sym 35358 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35363 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35369 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35372 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35375 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 35377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35381 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 35382 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35391 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35392 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35395 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35402 $PACKER_VCC_NET
.sym 35408 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35417 $PACKER_VCC_NET
.sym 35418 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35420 $nextpnr_ICESTORM_LC_106$O
.sym 35422 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35426 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35432 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 35434 $PACKER_VCC_NET
.sym 35435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35438 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 35440 $PACKER_VCC_NET
.sym 35441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35444 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 35446 $PACKER_VCC_NET
.sym 35447 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35450 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 35453 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35456 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 35458 $PACKER_VCC_NET
.sym 35459 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35462 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 35464 $PACKER_VCC_NET
.sym 35465 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35480 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35482 row[6]
.sym 35483 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 35485 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 35486 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35488 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35489 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35490 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 35499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35500 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 35501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 35504 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 35506 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 35514 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35522 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35543 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 35546 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35549 $nextpnr_ICESTORM_LC_107$I3
.sym 35552 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35559 $nextpnr_ICESTORM_LC_107$I3
.sym 35610 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35613 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35614 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35617 row[8]
.sym 35618 $PACKER_VCC_NET
.sym 35620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 35623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 35624 $PACKER_VCC_NET
.sym 35625 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35626 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 35628 row[9]
.sym 35641 $PACKER_VCC_NET
.sym 35645 $PACKER_VCC_NET
.sym 35647 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35648 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35650 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35656 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35661 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35666 $nextpnr_ICESTORM_LC_9$O
.sym 35669 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35672 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 35674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35678 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 35680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35684 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 35686 $PACKER_VCC_NET
.sym 35687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35690 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[4]
.sym 35693 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35696 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[5]
.sym 35698 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35699 $PACKER_VCC_NET
.sym 35702 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[6]
.sym 35704 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35705 $PACKER_VCC_NET
.sym 35708 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[7]
.sym 35710 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35718 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 35720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35729 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35730 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 35733 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35735 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 35736 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35737 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35738 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35740 $PACKER_VCC_NET
.sym 35741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35743 col[9]
.sym 35744 col[8]
.sym 35745 $PACKER_VCC_NET
.sym 35746 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35749 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35750 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35752 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[7]
.sym 35758 row[6]
.sym 35768 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35776 $PACKER_VCC_NET
.sym 35778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35789 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1[8]
.sym 35791 $PACKER_VCC_NET
.sym 35792 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35795 $nextpnr_ICESTORM_LC_10$I3
.sym 35797 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35805 $nextpnr_ICESTORM_LC_10$I3
.sym 35820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35826 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35827 row[6]
.sym 35834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35852 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35854 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35856 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35858 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 35862 row[6]
.sym 35864 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35865 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 35866 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35868 $PACKER_GND_NET
.sym 35869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35870 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 35871 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35872 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 35873 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 35874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35885 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35886 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35894 $PACKER_VCC_NET
.sym 35900 $PACKER_VCC_NET
.sym 35906 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35908 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35909 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35912 $nextpnr_ICESTORM_LC_63$O
.sym 35914 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 35918 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 35920 $PACKER_VCC_NET
.sym 35921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 35924 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35930 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 35933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 35936 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 35938 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35939 $PACKER_VCC_NET
.sym 35942 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 35944 $PACKER_VCC_NET
.sym 35945 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35948 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 35950 $PACKER_VCC_NET
.sym 35951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35954 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 35956 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35963 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 35964 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35965 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 35968 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35978 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 35981 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 35983 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 35986 col[8]
.sym 35987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 35988 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 35990 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35993 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 35995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 35997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 35998 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 36006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36008 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36015 $PACKER_VCC_NET
.sym 36016 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 36027 col[8]
.sym 36029 col[9]
.sym 36034 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36035 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 36037 $PACKER_VCC_NET
.sym 36038 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36041 $nextpnr_ICESTORM_LC_64$I3
.sym 36043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36051 $nextpnr_ICESTORM_LC_64$I3
.sym 36054 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36061 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36068 col[9]
.sym 36073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 36078 col[8]
.sym 36099 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36100 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36102 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 36104 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 36105 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36108 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36109 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36110 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 36111 $PACKER_VCC_NET
.sym 36112 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 36114 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 36116 VSYNC1_SB_DFFE_Q_E
.sym 36117 $PACKER_VCC_NET
.sym 36118 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36119 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 36120 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 36137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 36141 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36144 VSYNC1_SB_DFFE_Q_E
.sym 36146 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36147 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36155 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 36158 $nextpnr_ICESTORM_LC_149$O
.sym 36161 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36164 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36170 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36174 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36176 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36178 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36180 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36182 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 36185 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36186 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36188 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 36191 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36192 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 36194 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 36196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 36198 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 36200 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 36203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 36204 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 36205 VSYNC1_SB_DFFE_Q_E
.sym 36206 clk_pxl$SB_IO_OUT
.sym 36207 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 36209 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 36211 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 36220 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36222 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36223 row[9]
.sym 36224 row[8]
.sym 36226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36229 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36230 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36232 $PACKER_VCC_NET
.sym 36233 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36236 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 36237 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 36238 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36239 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36240 col[8]
.sym 36241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 36242 col[9]
.sym 36243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 36244 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 36251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36253 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36254 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36257 col[8]
.sym 36258 col[9]
.sym 36259 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 36260 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36262 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 36268 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 36276 VSYNC1_SB_DFFE_Q_E
.sym 36278 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 36279 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 36280 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 36281 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 36283 col[8]
.sym 36285 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 36289 col[9]
.sym 36291 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 36294 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 36295 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 36296 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36297 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36319 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 36320 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 36321 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 36324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36328 VSYNC1_SB_DFFE_Q_E
.sym 36329 clk_pxl$SB_IO_OUT
.sym 36330 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 36343 col[8]
.sym 36347 col[9]
.sym 36357 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36358 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36364 $PACKER_GND_NET
.sym 36366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 36372 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36378 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36379 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 36380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36389 $PACKER_VCC_NET
.sym 36392 $PACKER_VCC_NET
.sym 36401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 36404 $nextpnr_ICESTORM_LC_105$O
.sym 36406 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 36410 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 36412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 36416 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 36418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36419 $PACKER_VCC_NET
.sym 36422 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 36424 $PACKER_VCC_NET
.sym 36425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36428 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 36430 $PACKER_VCC_NET
.sym 36431 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36434 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 36436 $PACKER_VCC_NET
.sym 36437 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36440 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 36442 $PACKER_VCC_NET
.sym 36443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36446 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 36448 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36455 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 36456 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[3]
.sym 36457 VSYNC1_SB_DFFE_Q_E
.sym 36458 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 36459 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
.sym 36461 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36469 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36470 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36471 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 36474 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36477 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36479 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36480 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 36482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 36484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36485 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36487 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36488 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36490 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 36495 row[9]
.sym 36496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36498 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 36499 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 36500 row[8]
.sym 36501 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36504 $PACKER_VCC_NET
.sym 36505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36507 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36508 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36509 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36511 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 36513 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36520 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36525 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36527 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 36529 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36530 $PACKER_VCC_NET
.sym 36533 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 36535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36540 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 36541 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 36542 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36543 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 36552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 36558 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 36560 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36561 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36564 row[9]
.sym 36565 row[8]
.sym 36566 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 36570 row[8]
.sym 36571 row[9]
.sym 36573 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 36590 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36591 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 36592 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E
.sym 36594 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36596 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 36598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36601 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36603 VSYNC1_SB_DFFE_Q_E
.sym 36605 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36606 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36608 $PACKER_VCC_NET
.sym 36609 $PACKER_VCC_NET
.sym 36612 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36701 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 36702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 36704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 36706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1]
.sym 36716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36728 col[8]
.sym 36731 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 36733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 36735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 36746 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36752 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 36759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36765 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36768 $PACKER_VCC_NET
.sym 36769 $PACKER_VCC_NET
.sym 36773 $nextpnr_ICESTORM_LC_29$O
.sym 36775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36782 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 36788 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 36793 $PACKER_VCC_NET
.sym 36794 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 36800 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 36805 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36806 $PACKER_VCC_NET
.sym 36809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 36811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36817 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 36818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 36819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 36829 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 36842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36851 $PACKER_GND_NET
.sym 36864 $PACKER_VCC_NET
.sym 36865 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36867 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36869 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36872 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36875 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36877 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36881 $PACKER_VCC_NET
.sym 36889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36896 $nextpnr_ICESTORM_LC_30$O
.sym 36899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36902 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36904 $PACKER_VCC_NET
.sym 36905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36908 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36910 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36911 $PACKER_VCC_NET
.sym 36914 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36917 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36920 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 36922 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36926 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 36928 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36929 $PACKER_VCC_NET
.sym 36932 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 36935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36938 $nextpnr_ICESTORM_LC_31$I3
.sym 36940 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36946 $PACKER_GND_NET
.sym 36962 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36967 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 36982 $nextpnr_ICESTORM_LC_31$I3
.sym 37023 $nextpnr_ICESTORM_LC_31$I3
.sym 37568 ballvga.inverty
.sym 37609 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 37731 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 37733 $PACKER_VCC_NET
.sym 37737 ballvga.inverty
.sym 37827 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 37828 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 37829 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 37830 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 37831 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 37832 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 37860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 37872 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 37873 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 37877 col[9]
.sym 37881 col[8]
.sym 37883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 37884 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 37885 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 37886 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 37887 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 37888 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 37890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 37891 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 37892 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 37893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 37894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 37896 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 37898 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 37900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 37901 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 37904 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37906 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 37907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 37910 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37912 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 37913 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 37916 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37918 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 37919 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 37922 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 37924 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 37925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 37928 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 37930 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 37931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 37934 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 37936 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 37937 col[8]
.sym 37940 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 37942 col[9]
.sym 37943 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 37948 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 37949 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 37955 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 37963 col[9]
.sym 37984 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 38004 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 38013 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 38014 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38021 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 38024 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 38027 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 38030 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 38033 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 38036 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38039 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 38041 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38045 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12]
.sym 38048 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38051 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13]
.sym 38053 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38057 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14]
.sym 38060 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38063 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 38065 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38101 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 38106 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38107 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 38113 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38121 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 38142 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 38144 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16]
.sym 38146 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38150 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17]
.sym 38153 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 38157 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 38158 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 38160 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17]
.sym 38207 $PACKER_VCC_NET
.sym 38219 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 38221 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 38223 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38224 ballvga.inverty
.sym 38226 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 38228 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 38229 $PACKER_VCC_NET
.sym 38236 $PACKER_VCC_NET
.sym 38241 row[6]
.sym 38247 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38248 $PACKER_VCC_NET
.sym 38249 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38252 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38257 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 38261 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38264 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 38267 $nextpnr_ICESTORM_LC_99$O
.sym 38269 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38273 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38276 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38279 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38281 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38282 $PACKER_VCC_NET
.sym 38283 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38285 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38287 $PACKER_VCC_NET
.sym 38288 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38289 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38291 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38293 $PACKER_VCC_NET
.sym 38294 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38295 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38297 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 38300 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 38301 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38303 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 38306 row[6]
.sym 38307 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 38309 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 38311 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 38312 $PACKER_VCC_NET
.sym 38313 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 38319 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 38321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38322 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38330 $PACKER_VCC_NET
.sym 38334 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38336 $PACKER_VCC_NET
.sym 38337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 38342 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38344 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38353 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 38370 $PACKER_VCC_NET
.sym 38376 row[8]
.sym 38379 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38383 row[9]
.sym 38386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38389 $PACKER_VCC_NET
.sym 38390 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 38393 row[8]
.sym 38394 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 38396 $nextpnr_ICESTORM_LC_100$I3
.sym 38398 row[9]
.sym 38399 $PACKER_VCC_NET
.sym 38400 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 38406 $nextpnr_ICESTORM_LC_100$I3
.sym 38427 $PACKER_VCC_NET
.sym 38428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38430 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38441 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 38442 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 38443 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 38444 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 38445 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 38446 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 38447 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 38454 col[9]
.sym 38458 $PACKER_VCC_NET
.sym 38468 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38470 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 38487 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 38489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 38490 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 38493 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 38494 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38501 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 38502 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 38503 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 38504 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 38505 col[8]
.sym 38506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 38507 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 38508 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 38512 col[9]
.sym 38513 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 38515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 38516 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38519 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 38521 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 38522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 38525 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 38527 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 38528 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38531 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 38533 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 38534 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 38537 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 38539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 38540 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 38543 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 38545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 38546 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 38549 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 38551 col[8]
.sym 38552 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 38555 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 38557 col[9]
.sym 38558 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 38563 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 38564 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 38565 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38570 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 38592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 38595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38599 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 38621 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 38622 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38628 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 38636 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 38638 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 38642 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 38645 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 38648 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 38651 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38654 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 38656 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38660 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[12]
.sym 38663 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38666 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[13]
.sym 38668 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38672 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[14]
.sym 38675 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38678 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.sym 38680 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 38702 $PACKER_VCC_NET
.sym 38709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 38710 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 38712 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 38715 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38717 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 38719 lives_display_SB_LUT4_I1_O[2]
.sym 38722 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.sym 38737 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38759 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[16]
.sym 38761 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38765 $nextpnr_ICESTORM_LC_118$I3
.sym 38768 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 38775 $nextpnr_ICESTORM_LC_118$I3
.sym 38819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 38828 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38831 $PACKER_VCC_NET
.sym 38834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 38835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 38844 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38850 $PACKER_VCC_NET
.sym 38854 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38858 $PACKER_VCC_NET
.sym 38867 row[9]
.sym 38869 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38875 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 38876 row[6]
.sym 38878 row[8]
.sym 38881 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 38882 $nextpnr_ICESTORM_LC_159$O
.sym 38885 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38888 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38891 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38894 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38896 $PACKER_VCC_NET
.sym 38897 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 38898 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38900 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38903 row[6]
.sym 38904 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38906 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38908 $PACKER_VCC_NET
.sym 38909 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 38910 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38912 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 38914 $PACKER_VCC_NET
.sym 38915 row[8]
.sym 38916 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38918 $nextpnr_ICESTORM_LC_160$I3
.sym 38920 row[9]
.sym 38921 $PACKER_VCC_NET
.sym 38922 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 38928 $nextpnr_ICESTORM_LC_160$I3
.sym 38936 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 38944 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 38949 col[9]
.sym 38951 col[8]
.sym 38954 $PACKER_VCC_NET
.sym 38960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38962 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 38964 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 38980 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 38985 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 38991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38995 $PACKER_VCC_NET
.sym 38997 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 39003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39005 $nextpnr_ICESTORM_LC_85$O
.sym 39007 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 39011 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]
.sym 39013 $PACKER_VCC_NET
.sym 39014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39017 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2]
.sym 39019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39023 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3]
.sym 39026 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 39029 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[4]
.sym 39031 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39035 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[5]
.sym 39037 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39041 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[6]
.sym 39043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39044 $PACKER_VCC_NET
.sym 39047 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[7]
.sym 39049 $PACKER_VCC_NET
.sym 39050 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39067 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 39069 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39091 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[7]
.sym 39113 $PACKER_VCC_NET
.sym 39114 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39128 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[8]
.sym 39130 $PACKER_VCC_NET
.sym 39131 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39134 $nextpnr_ICESTORM_LC_86$I3
.sym 39136 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39144 $nextpnr_ICESTORM_LC_86$I3
.sym 39179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 39192 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 39193 $PACKER_VCC_NET
.sym 39200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 39202 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 39203 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 39206 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39207 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39208 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39211 lives_display_SB_LUT4_I1_O[2]
.sym 39213 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 39311 VSYNC1_SB_DFFE_Q_E
.sym 39313 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39316 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 39320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 39322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 39324 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39325 row[6]
.sym 39328 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39329 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 39330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 39332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 39333 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39334 lives_display_SB_LUT4_I1_O[2]
.sym 39335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39424 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 39425 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 39437 $PACKER_VCC_NET
.sym 39440 $PACKER_VCC_NET
.sym 39445 $PACKER_VCC_NET
.sym 39450 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39457 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 39467 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 39468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 39475 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39479 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39483 $PACKER_VCC_NET
.sym 39485 row[6]
.sym 39488 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 39491 $PACKER_VCC_NET
.sym 39497 $nextpnr_ICESTORM_LC_25$O
.sym 39499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39503 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 39506 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39509 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 39511 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39512 $PACKER_VCC_NET
.sym 39515 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 39517 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 39518 $PACKER_VCC_NET
.sym 39521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[4]
.sym 39523 $PACKER_VCC_NET
.sym 39524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39527 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[5]
.sym 39529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 39530 $PACKER_VCC_NET
.sym 39533 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[6]
.sym 39535 $PACKER_VCC_NET
.sym 39536 row[6]
.sym 39539 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 39541 $PACKER_VCC_NET
.sym 39542 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 39559 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 39562 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 39563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39568 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 39571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39579 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39583 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 39592 row[8]
.sym 39593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39595 row[9]
.sym 39601 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 39605 $PACKER_VCC_NET
.sym 39606 VSYNC1_SB_DFFE_Q_E
.sym 39608 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 39616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39620 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2[8]
.sym 39622 $PACKER_VCC_NET
.sym 39623 row[8]
.sym 39626 $nextpnr_ICESTORM_LC_26$I3
.sym 39629 row[9]
.sym 39636 $nextpnr_ICESTORM_LC_26$I3
.sym 39646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39654 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 39667 VSYNC1_SB_DFFE_Q_E
.sym 39668 clk_pxl$SB_IO_OUT
.sym 39669 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 39682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39683 col[8]
.sym 39684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 39687 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39688 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 39689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39690 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 39691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 39692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39695 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39697 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 39698 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 39703 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 39704 lives_display_SB_LUT4_I1_O[2]
.sym 39705 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 39715 $PACKER_VCC_NET
.sym 39716 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39723 $PACKER_VCC_NET
.sym 39731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 39734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39738 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39741 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39742 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39743 $nextpnr_ICESTORM_LC_76$O
.sym 39745 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39749 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39755 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 39761 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39764 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39767 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39770 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39773 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39776 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39779 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39781 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39782 $PACKER_VCC_NET
.sym 39785 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39788 $PACKER_VCC_NET
.sym 39796 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39805 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 39806 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39807 row[9]
.sym 39812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 39813 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 39815 row[8]
.sym 39820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 39821 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 39822 col[9]
.sym 39824 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39826 lives_display_SB_LUT4_I1_O[2]
.sym 39827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39829 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39844 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 39845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39848 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 39852 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 39859 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 39860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39862 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39863 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 39864 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 39866 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39868 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39873 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 39876 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39879 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 39882 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39885 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 39886 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39887 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 39888 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 39903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 39906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 39929 $PACKER_VCC_NET
.sym 39931 col[9]
.sym 39932 col[8]
.sym 39944 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39948 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 39949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 39967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39977 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 39978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39979 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39980 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39982 $PACKER_VCC_NET
.sym 39983 $PACKER_VCC_NET
.sym 39984 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39985 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39989 $nextpnr_ICESTORM_LC_151$O
.sym 39991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 39995 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39997 $PACKER_VCC_NET
.sym 39998 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40001 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 40003 $PACKER_VCC_NET
.sym 40004 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40007 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 40010 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40013 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[4]
.sym 40016 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40019 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[5]
.sym 40021 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40022 $PACKER_VCC_NET
.sym 40025 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[6]
.sym 40027 $PACKER_VCC_NET
.sym 40028 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40031 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 40034 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40040 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 40052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 40057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 40069 VSYNC1_SB_DFFE_Q_E
.sym 40071 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40073 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 40074 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 40075 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 40088 col[8]
.sym 40089 col[9]
.sym 40091 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 40111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 40112 $nextpnr_ICESTORM_LC_152$I3
.sym 40115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40122 $nextpnr_ICESTORM_LC_152$I3
.sym 40131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 40132 col[9]
.sym 40133 col[8]
.sym 40134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 40168 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 40169 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 40174 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 40182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 40189 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 40190 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 40191 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40192 lives_display_SB_LUT4_I1_O[2]
.sym 40195 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 40197 VSYNC1_SB_DFFE_Q_E
.sym 40203 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40205 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40213 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40214 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40215 $PACKER_VCC_NET
.sym 40224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 40234 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40235 $nextpnr_ICESTORM_LC_65$O
.sym 40237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 40241 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[1]
.sym 40244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40247 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 40250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40253 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[3]
.sym 40255 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40259 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[4]
.sym 40261 $PACKER_VCC_NET
.sym 40262 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40265 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[5]
.sym 40267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40268 $PACKER_VCC_NET
.sym 40271 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[6]
.sym 40273 $PACKER_VCC_NET
.sym 40274 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40277 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[7]
.sym 40280 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40285 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40286 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 40287 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 40288 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 40289 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 40290 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 40291 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 40292 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 40298 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 40300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 40302 $PACKER_VCC_NET
.sym 40303 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40305 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 40306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 40309 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 40310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40311 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 40312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40316 lives_display_SB_LUT4_I2_O[0]
.sym 40317 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40318 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 40319 lives_display_SB_LUT4_I1_O[2]
.sym 40320 col[9]
.sym 40321 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2[7]
.sym 40327 $PACKER_VCC_NET
.sym 40334 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 40335 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 40339 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 40340 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 40342 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 40345 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 40346 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 40347 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40350 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 40351 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40353 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40355 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 40357 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40358 $nextpnr_ICESTORM_LC_66$I3
.sym 40361 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40364 $nextpnr_ICESTORM_LC_66$COUT
.sym 40367 $PACKER_VCC_NET
.sym 40368 $nextpnr_ICESTORM_LC_66$I3
.sym 40372 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 40374 $nextpnr_ICESTORM_LC_66$COUT
.sym 40378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 40379 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 40380 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 40383 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 40384 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 40385 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 40386 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 40389 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40390 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40391 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 40392 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40401 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40402 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 40404 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40409 startdisplay_SB_DFFESS_Q_5_D[1]
.sym 40410 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 40411 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 40412 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40413 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 40414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[1]
.sym 40415 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 40422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 40423 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 40424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 40425 col[8]
.sym 40426 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 40427 col[9]
.sym 40430 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 40434 valid1_SB_LUT4_I3_O
.sym 40436 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 40440 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 40451 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 40462 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40466 $PACKER_VCC_NET
.sym 40470 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40472 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40478 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40481 $nextpnr_ICESTORM_LC_127$O
.sym 40483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 40487 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 40489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40493 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 40495 $PACKER_VCC_NET
.sym 40496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40499 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 40501 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40502 $PACKER_VCC_NET
.sym 40505 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 40507 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40511 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 40513 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40514 $PACKER_VCC_NET
.sym 40517 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 40519 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40523 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 40525 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40526 $PACKER_VCC_NET
.sym 40536 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 40537 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 40538 valid1_SB_LUT4_I3_O
.sym 40549 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40556 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 40558 valid1
.sym 40561 VSYNC1_SB_DFFE_Q_E
.sym 40567 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 40572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 40575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 40578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 40579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 40580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 40584 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 40585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 40587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40590 col[9]
.sym 40592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 40593 col[8]
.sym 40594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1]
.sym 40596 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 40602 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 40604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 40606 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 40612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 40613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 40614 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 40617 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1]
.sym 40618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 40619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 40620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 40629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40631 col[9]
.sym 40632 col[8]
.sym 40641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 40642 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 40643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 40644 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 40666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 40668 rgb[5]$SB_IO_OUT
.sym 40673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 40678 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 40689 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 40697 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40698 $PACKER_VCC_NET
.sym 40699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40700 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 40701 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40702 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40705 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40708 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40711 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 40715 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40727 $nextpnr_ICESTORM_LC_117$O
.sym 40729 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40733 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 40735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40736 $PACKER_VCC_NET
.sym 40739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40742 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40745 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 40747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40748 $PACKER_VCC_NET
.sym 40751 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 40753 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40757 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 40759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40764 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40765 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 40766 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 40767 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 40912 $PACKER_GND_NET
.sym 41170 clk_12M$SB_IO_IN
.sym 41278 ballvga.inverty
.sym 41429 row[6]
.sym 41557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 41558 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 41563 $PACKER_VCC_NET
.sym 41568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 41686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 41687 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 41689 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 41700 $PACKER_VCC_NET
.sym 41703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 41704 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 41705 row[6]
.sym 41708 $PACKER_VCC_NET
.sym 41713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 41718 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 41723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 41724 row[8]
.sym 41727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 41729 $nextpnr_ICESTORM_LC_69$O
.sym 41731 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 41735 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 41737 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 41741 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 41743 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 41744 $PACKER_VCC_NET
.sym 41745 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 41747 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 41749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 41751 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 41753 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 41755 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 41756 $PACKER_VCC_NET
.sym 41757 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 41759 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 41761 $PACKER_VCC_NET
.sym 41762 row[6]
.sym 41763 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 41765 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 41767 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 41769 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 41771 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 41773 row[8]
.sym 41774 $PACKER_VCC_NET
.sym 41775 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 41791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 41793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 41805 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 41808 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 41810 row[8]
.sym 41813 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 41815 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 41835 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 41847 row[9]
.sym 41848 $PACKER_VCC_NET
.sym 41852 $nextpnr_ICESTORM_LC_70$I3
.sym 41854 $PACKER_VCC_NET
.sym 41855 row[9]
.sym 41856 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 41862 $nextpnr_ICESTORM_LC_70$I3
.sym 41896 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 41906 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 41909 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 41923 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 41927 row[6]
.sym 41933 row[9]
.sym 41934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 41936 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 42051 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 42052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 42053 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42054 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42055 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42056 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42057 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42058 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 42066 $PACKER_VCC_NET
.sym 42069 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42074 $PACKER_VCC_NET
.sym 42077 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42078 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42079 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42080 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42081 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42096 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42098 $nextpnr_ICESTORM_LC_119$O
.sym 42101 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42104 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 42106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42110 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[2]
.sym 42112 $PACKER_VCC_NET
.sym 42113 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42116 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[3]
.sym 42118 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42119 $PACKER_VCC_NET
.sym 42122 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[4]
.sym 42124 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42125 $PACKER_VCC_NET
.sym 42128 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[5]
.sym 42130 $PACKER_VCC_NET
.sym 42131 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42134 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 42136 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42137 $PACKER_VCC_NET
.sym 42140 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 42143 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42173 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 42174 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 42176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42177 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 42179 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42182 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42184 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 42190 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42196 $PACKER_VCC_NET
.sym 42211 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42213 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42214 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42221 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[8]
.sym 42223 $PACKER_VCC_NET
.sym 42224 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42227 $nextpnr_ICESTORM_LC_120$I3
.sym 42230 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42237 $nextpnr_ICESTORM_LC_120$I3
.sym 42249 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42255 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42275 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 42277 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42297 row[8]
.sym 42300 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42301 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42302 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42305 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 42316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42317 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42319 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42324 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42325 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42326 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42327 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42328 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42332 $PACKER_VCC_NET
.sym 42340 $PACKER_VCC_NET
.sym 42342 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42344 $nextpnr_ICESTORM_LC_165$O
.sym 42346 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42350 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 42352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42353 $PACKER_VCC_NET
.sym 42354 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42356 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 42359 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42360 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 42362 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 42365 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42366 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 42368 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 42371 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42372 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 42374 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 42376 $PACKER_VCC_NET
.sym 42377 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42378 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 42380 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 42382 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42384 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 42386 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 42389 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42390 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 42407 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 42414 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 42419 row[6]
.sym 42420 row[9]
.sym 42430 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 42442 $PACKER_VCC_NET
.sym 42443 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 42453 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42458 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 42467 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 42469 $PACKER_VCC_NET
.sym 42470 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42471 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 42473 $nextpnr_ICESTORM_LC_166$I3
.sym 42476 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42477 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 42483 $nextpnr_ICESTORM_LC_166$I3
.sym 42510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 42513 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 42529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42541 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 42544 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42546 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 42548 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42549 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42550 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 42552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 42558 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 42559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 42562 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 42570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 42571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42572 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42573 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 42575 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 42576 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 42577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 42580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42585 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 42587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42588 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 42590 $nextpnr_ICESTORM_LC_97$O
.sym 42593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42596 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 42598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42599 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42602 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 42604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 42605 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42608 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42610 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 42614 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 42616 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 42617 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 42620 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 42622 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 42623 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 42626 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 42628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 42629 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 42632 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 42634 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 42635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 42642 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 42646 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 42664 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 42665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 42666 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42669 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 42670 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42676 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 42685 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 42687 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 42689 col[8]
.sym 42694 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 42695 col[9]
.sym 42696 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42713 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 42715 col[8]
.sym 42716 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 42719 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 42721 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 42722 col[9]
.sym 42725 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 42728 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 42731 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 42733 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42737 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[12]
.sym 42740 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42743 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[13]
.sym 42745 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42749 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[14]
.sym 42752 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42755 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.sym 42757 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42764 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42766 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42767 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42787 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 42788 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 42789 row[8]
.sym 42790 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42792 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42795 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 42796 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42797 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 42798 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42799 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[15]
.sym 42827 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42836 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[16]
.sym 42838 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42842 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 42845 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42848 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[18]
.sym 42850 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42854 $nextpnr_ICESTORM_LC_98$I3
.sym 42857 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 42864 $nextpnr_ICESTORM_LC_98$I3
.sym 42901 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42906 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 42907 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42912 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42914 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42915 row[6]
.sym 42916 row[9]
.sym 42917 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 42918 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42920 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42931 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42933 $PACKER_VCC_NET
.sym 42938 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42941 $PACKER_VCC_NET
.sym 42945 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42947 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42951 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42953 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42956 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42959 $nextpnr_ICESTORM_LC_27$O
.sym 42961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 42965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 42967 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 42968 $PACKER_VCC_NET
.sym 42971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 42973 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42974 $PACKER_VCC_NET
.sym 42977 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 42979 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 42980 $PACKER_VCC_NET
.sym 42983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 42985 $PACKER_VCC_NET
.sym 42986 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 42991 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42992 $PACKER_VCC_NET
.sym 42995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 42998 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43001 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 43004 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43009 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 43010 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43011 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43013 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43014 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 43015 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 43019 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 43033 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 43034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 43036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 43037 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 43039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43040 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43042 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 43043 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 43068 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43082 $nextpnr_ICESTORM_LC_28$I3
.sym 43085 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43092 $nextpnr_ICESTORM_LC_28$I3
.sym 43155 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43156 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43158 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43160 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43162 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 43163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43164 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 43165 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 43166 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43167 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 43175 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43177 $PACKER_VCC_NET
.sym 43180 $PACKER_VCC_NET
.sym 43183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43184 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43185 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43186 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43193 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 43196 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43203 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43205 $nextpnr_ICESTORM_LC_145$O
.sym 43208 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 43211 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 43213 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43217 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[2]
.sym 43220 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43223 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[3]
.sym 43226 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43229 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[4]
.sym 43231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43232 $PACKER_VCC_NET
.sym 43235 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[5]
.sym 43237 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43238 $PACKER_VCC_NET
.sym 43241 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[6]
.sym 43243 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43247 $nextpnr_ICESTORM_LC_146$I3
.sym 43250 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43255 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 43256 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 43257 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 43258 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43259 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 43260 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43262 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43279 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 43280 row[8]
.sym 43281 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 43282 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43283 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 43284 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43285 HSYNC1_SB_DFFE_Q_E
.sym 43286 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43287 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 43289 HSYNC1_SB_DFFE_Q_E
.sym 43290 HSYNC1_SB_DFFE_Q_E
.sym 43291 $nextpnr_ICESTORM_LC_146$I3
.sym 43306 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 43311 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43319 $PACKER_VCC_NET
.sym 43320 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 43328 $nextpnr_ICESTORM_LC_146$COUT
.sym 43330 $PACKER_VCC_NET
.sym 43332 $nextpnr_ICESTORM_LC_146$I3
.sym 43335 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 43336 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43337 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 43338 $nextpnr_ICESTORM_LC_146$COUT
.sym 43379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 43380 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43381 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 43382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 43383 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 43384 row[6]
.sym 43385 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 43391 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 43393 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43394 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 43395 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43402 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43404 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 43405 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43406 row[8]
.sym 43407 row[6]
.sym 43408 row[9]
.sym 43409 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43410 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43412 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 43423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43424 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43425 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43428 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43430 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43431 col[8]
.sym 43433 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 43437 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43440 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 43442 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 43444 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43446 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 43451 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 43453 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43457 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 43459 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43463 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43465 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 43466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43469 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 43471 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43472 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 43475 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 43477 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 43478 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43481 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 43483 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 43487 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 43489 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 43493 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 43495 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43496 col[8]
.sym 43501 row[8]
.sym 43502 row[9]
.sym 43503 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 43504 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43505 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 43506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 43507 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43513 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43514 row[6]
.sym 43516 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 43518 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 43524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43525 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 43526 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 43528 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43530 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43531 $PACKER_VCC_NET
.sym 43533 row[6]
.sym 43534 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 43535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 43536 row[9]
.sym 43537 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 43543 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 43554 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43567 col[9]
.sym 43568 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43574 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 43576 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43577 col[9]
.sym 43580 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 43583 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 43586 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 43588 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43592 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 43595 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43598 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 43600 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43604 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 43607 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43610 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 43612 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43616 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 43619 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43641 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 43642 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43643 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43645 row[9]
.sym 43647 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 43649 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 43650 frame_update_SB_LUT4_I3_O[1]
.sym 43653 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43657 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43660 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 43676 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43689 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43697 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 43700 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43703 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 43705 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43709 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43712 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43718 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43719 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43748 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43749 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43754 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43764 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 43768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43771 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43772 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 43776 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43777 HSYNC1_SB_DFFE_Q_E
.sym 43779 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 43791 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43793 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43798 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 43804 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 43811 $PACKER_VCC_NET
.sym 43813 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43817 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43819 $PACKER_VCC_NET
.sym 43820 $nextpnr_ICESTORM_LC_39$O
.sym 43823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 43826 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 43828 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 43829 $PACKER_VCC_NET
.sym 43832 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 43834 $PACKER_VCC_NET
.sym 43835 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43838 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 43840 $PACKER_VCC_NET
.sym 43841 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43844 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 43846 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43850 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 43852 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43856 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 43858 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43862 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 43864 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43865 $PACKER_VCC_NET
.sym 43870 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43872 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43873 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43874 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 43876 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43877 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43884 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 43896 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 43897 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43898 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43899 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 43900 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43901 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43902 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 43906 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 43912 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43924 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43931 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43943 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 43946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43950 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43951 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43953 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 43993 startdisplay[4]
.sym 43994 startdisplay[5]
.sym 43995 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 43996 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 43997 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 43998 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 43999 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 44000 startdisplay_SB_DFFESS_Q_E
.sym 44007 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 44008 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 44009 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 44015 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 44017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 44021 startdisplay_SB_DFFESS_Q_S
.sym 44022 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44028 row[9]
.sym 44039 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44040 $PACKER_VCC_NET
.sym 44042 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 44043 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44045 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 44046 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44048 $PACKER_VCC_NET
.sym 44054 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44057 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44059 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 44060 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44066 $nextpnr_ICESTORM_LC_143$O
.sym 44069 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 44072 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 44074 $PACKER_VCC_NET
.sym 44075 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44078 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 44080 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44081 $PACKER_VCC_NET
.sym 44084 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 44086 $PACKER_VCC_NET
.sym 44087 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44090 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[4]
.sym 44092 $PACKER_VCC_NET
.sym 44093 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44096 $nextpnr_ICESTORM_LC_144$I3
.sym 44098 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44102 $nextpnr_ICESTORM_LC_144$COUT
.sym 44104 $PACKER_VCC_NET
.sym 44106 $nextpnr_ICESTORM_LC_144$I3
.sym 44109 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 44110 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 44111 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44112 $nextpnr_ICESTORM_LC_144$COUT
.sym 44116 startdisplay_SB_DFFESS_Q_S
.sym 44117 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 44118 startdisplay_SB_DFFESS_Q_5_E
.sym 44119 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 44120 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 44121 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 44122 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 44123 startdisplay[3]
.sym 44131 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 44133 startdisplay_SB_DFFESS_Q_E
.sym 44137 startdisplay_SB_DFFESS_Q_E
.sym 44144 valid1_SB_LUT4_I3_O
.sym 44147 lives_display_SB_LUT4_I1_O[1]
.sym 44157 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44159 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 44160 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 44162 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 44163 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 44164 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44166 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 44167 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[3]
.sym 44168 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44169 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44171 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 44172 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 44179 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44181 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 44182 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44184 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44187 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44191 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 44192 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 44196 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44197 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44199 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44202 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 44203 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 44208 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44209 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44210 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44214 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 44215 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44216 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44221 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44223 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44226 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 44227 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 44228 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 44232 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 44233 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 44234 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[3]
.sym 44235 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 44241 lives_display_SB_LUT4_I2_O[2]
.sym 44243 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44244 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44245 startdisplay_SB_DFFESS_Q_5_D[2]
.sym 44246 startdisplay[0]
.sym 44255 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 44258 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 44262 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 44264 startdisplay[4]
.sym 44266 startdisplay[5]
.sym 44273 startdisplay[3]
.sym 44282 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44285 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 44291 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 44292 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 44293 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 44295 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 44301 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
.sym 44305 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 44306 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 44308 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44309 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 44311 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 44320 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 44321 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
.sym 44322 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 44326 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 44327 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 44332 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 44334 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 44337 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44340 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44343 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 44344 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 44349 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 44350 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44352 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 44357 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 44358 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44363 rgb[5]$SB_IO_OUT
.sym 44365 rgb[3]$SB_IO_OUT
.sym 44367 rgb[1]$SB_IO_OUT
.sym 44368 rgb[0]$SB_IO_OUT
.sym 44375 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 44383 lives_display_SB_LUT4_I1_O[2]
.sym 44386 lives_display_SB_LUT4_I2_O[2]
.sym 44403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 44421 valid1
.sym 44423 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 44424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 44433 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 44434 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 44466 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 44467 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 44469 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 44472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 44474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 44475 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44481 valid1
.sym 44487 rgb[4]$SB_IO_OUT
.sym 44488 rgb[2]$SB_IO_OUT
.sym 44498 rgb[0]$SB_IO_OUT
.sym 44504 lives_display_SB_LUT4_I1_O[2]
.sym 44505 lives_display_SB_LUT4_I2_O[0]
.sym 44512 lives_display_SB_LUT4_I2_O[0]
.sym 44631 valid1_SB_LUT4_I3_O
.sym 44873 clk_12M$SB_IO_IN
.sym 45021 clk_12M$SB_IO_IN
.sym 45036 clk_12M$SB_IO_IN
.sym 45366 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 45368 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 45370 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 45388 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 45389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 45390 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45391 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 45392 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 45397 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 45489 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 45490 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 45491 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 45492 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 45493 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 45494 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 45498 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45513 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 45515 col[8]
.sym 45516 col[9]
.sym 45518 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 45519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45521 col[8]
.sym 45530 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 45531 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 45532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 45535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45538 $PACKER_VCC_NET
.sym 45540 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 45541 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 45542 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 45543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 45548 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 45549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 45551 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 45557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 45558 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 45559 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 45560 $nextpnr_ICESTORM_LC_72$O
.sym 45562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45566 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 45568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 45569 $PACKER_VCC_NET
.sym 45572 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 45574 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 45575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 45578 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 45580 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 45581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 45584 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 45586 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 45587 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 45590 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 45592 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 45593 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 45596 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 45598 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 45599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 45602 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 45604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 45605 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 45610 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 45611 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 45612 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45613 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 45614 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 45615 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 45616 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 45617 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 45625 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 45626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 45628 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 45634 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 45638 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45639 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 45641 $PACKER_VCC_NET
.sym 45646 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 45658 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 45669 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 45672 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 45676 col[9]
.sym 45677 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45681 col[8]
.sym 45682 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 45683 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 45685 col[8]
.sym 45686 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 45689 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 45691 col[9]
.sym 45692 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 45695 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[10]
.sym 45698 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 45701 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[11]
.sym 45704 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 45707 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[12]
.sym 45709 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45713 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[13]
.sym 45716 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45719 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[14]
.sym 45721 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45725 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[15]
.sym 45728 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45735 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 45754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 45755 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 45769 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[15]
.sym 45775 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 45784 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45806 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[16]
.sym 45808 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45812 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[17]
.sym 45815 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45818 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[18]
.sym 45820 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45824 $nextpnr_ICESTORM_LC_73$I3
.sym 45827 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 45834 $nextpnr_ICESTORM_LC_73$I3
.sym 45851 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 45856 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 45857 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 45858 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 45859 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 45860 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 45861 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 45862 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 45863 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 45868 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 45882 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45884 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 45885 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 45886 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45887 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 45888 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 45891 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 45900 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45903 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 45906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 45910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 45913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 45914 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 45915 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 45916 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 45918 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 45920 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 45921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 45922 $PACKER_VCC_NET
.sym 45923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 45924 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 45926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45929 $nextpnr_ICESTORM_LC_74$O
.sym 45932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45935 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 45937 $PACKER_VCC_NET
.sym 45938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 45941 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 45943 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 45944 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 45947 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 45949 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 45950 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 45953 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 45955 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 45956 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 45959 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 45961 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 45962 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 45965 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 45967 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 45968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 45971 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[7]
.sym 45973 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 45974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 45981 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 45982 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 45983 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 45984 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 45985 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 45986 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 46004 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46006 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 46007 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 46010 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46011 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46013 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46015 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[7]
.sym 46032 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 46037 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46040 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[11]
.sym 46046 col[9]
.sym 46047 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 46050 col[8]
.sym 46051 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 46052 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 46054 col[8]
.sym 46055 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 46058 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[9]
.sym 46060 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 46061 col[9]
.sym 46064 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[10]
.sym 46066 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 46070 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[11]
.sym 46072 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[11]
.sym 46076 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[12]
.sym 46078 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46082 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[13]
.sym 46085 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46088 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[14]
.sym 46090 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46094 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[15]
.sym 46097 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46102 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 46103 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46104 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 46105 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 46106 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[11]
.sym 46109 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 46112 row[9]
.sym 46126 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46128 row[6]
.sym 46130 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46131 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46132 row[8]
.sym 46133 row[9]
.sym 46136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46137 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 46138 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[15]
.sym 46146 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46147 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 46154 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46155 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 46165 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46168 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46171 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46175 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[16]
.sym 46178 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46181 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[17]
.sym 46183 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46187 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[18]
.sym 46190 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46193 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 46195 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 46200 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 46201 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 46203 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 46212 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46213 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46214 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46215 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46238 $PACKER_VCC_NET
.sym 46250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 46251 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46256 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46274 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46281 col[8]
.sym 46283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 46284 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 46285 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 46286 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46287 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46288 col[9]
.sym 46289 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46291 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 46292 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 46293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 46294 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46295 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 46296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 46297 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 46298 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 46300 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 46304 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 46306 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 46310 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 46312 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46313 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 46316 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 46318 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 46319 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46322 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 46324 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 46328 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 46330 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 46331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 46334 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 46336 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 46337 col[8]
.sym 46340 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 46342 col[9]
.sym 46343 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 46349 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 46350 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 46351 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 46352 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 46353 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 46354 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46358 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46360 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46369 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 46374 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46375 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46378 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 46380 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 46381 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 46382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 46383 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 46384 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 46409 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 46410 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 46411 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46421 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 46424 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 46427 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[9]
.sym 46430 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 46433 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[10]
.sym 46436 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46439 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[11]
.sym 46441 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46445 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[12]
.sym 46448 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46451 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[13]
.sym 46453 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46457 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[14]
.sym 46460 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46463 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 46465 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46497 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 46500 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46502 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46505 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 46506 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46507 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 46516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 46518 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46528 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 46541 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 46542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 46543 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46544 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[16]
.sym 46547 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46550 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 46552 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46557 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 46559 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 46560 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 46581 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 46583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 46584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46595 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 46604 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 46612 row[6]
.sym 46618 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46619 row[6]
.sym 46620 row[9]
.sym 46621 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 46622 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46623 row[8]
.sym 46626 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46628 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46629 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 46661 row[9]
.sym 46662 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 46674 row[9]
.sym 46687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 46693 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 46718 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 46724 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 46727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 46733 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46737 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46738 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 46739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46742 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 46743 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46744 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46746 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46748 $PACKER_VCC_NET
.sym 46750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 46758 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46759 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46762 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46764 $PACKER_VCC_NET
.sym 46768 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46769 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46770 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46772 $PACKER_VCC_NET
.sym 46779 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 46787 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46790 $nextpnr_ICESTORM_LC_16$O
.sym 46792 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 46796 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 46798 $PACKER_VCC_NET
.sym 46799 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46802 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 46804 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 46808 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 46810 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46814 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 46817 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46820 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 46822 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46823 $PACKER_VCC_NET
.sym 46826 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 46828 $PACKER_VCC_NET
.sym 46829 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46832 $nextpnr_ICESTORM_LC_17$I3
.sym 46835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46857 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 46862 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46863 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46864 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 46868 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 46869 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 46870 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 46872 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 46874 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46875 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 46876 $nextpnr_ICESTORM_LC_17$I3
.sym 46882 row[6]
.sym 46892 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 46898 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 46899 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 46900 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 46907 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46908 $PACKER_VCC_NET
.sym 46911 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 46913 $nextpnr_ICESTORM_LC_17$COUT
.sym 46916 $PACKER_VCC_NET
.sym 46917 $nextpnr_ICESTORM_LC_17$I3
.sym 46920 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 46921 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 46922 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 46923 $nextpnr_ICESTORM_LC_17$COUT
.sym 46929 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46939 row[6]
.sym 46947 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 46953 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 46974 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46979 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46981 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46985 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46988 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46989 row[6]
.sym 46990 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46991 col[9]
.sym 46992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 46994 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 46996 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46997 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 46998 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47004 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47006 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47008 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 47009 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47011 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47014 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47016 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47027 $PACKER_VCC_NET
.sym 47035 $PACKER_VCC_NET
.sym 47036 $nextpnr_ICESTORM_LC_132$O
.sym 47039 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 47042 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 47044 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47045 $PACKER_VCC_NET
.sym 47048 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 47050 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47051 $PACKER_VCC_NET
.sym 47054 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 47057 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47060 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[4]
.sym 47062 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47066 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[5]
.sym 47068 $PACKER_VCC_NET
.sym 47069 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47072 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[6]
.sym 47074 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47078 $nextpnr_ICESTORM_LC_133$I3
.sym 47080 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47090 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47091 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 47092 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 47093 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 47103 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47109 row[6]
.sym 47110 row[8]
.sym 47111 row[6]
.sym 47112 row[9]
.sym 47113 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 47116 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47119 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47121 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47122 $nextpnr_ICESTORM_LC_133$I3
.sym 47129 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 47131 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 47132 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47138 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47140 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47147 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47152 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 47154 HSYNC1_SB_DFFE_Q_E
.sym 47155 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47156 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 47163 $nextpnr_ICESTORM_LC_133$I3
.sym 47167 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47169 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47172 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 47173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47174 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 47175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 47179 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47181 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47184 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47193 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 47202 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47206 HSYNC1_SB_DFFE_Q_E
.sym 47207 clk_pxl$SB_IO_OUT
.sym 47208 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47211 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 47212 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47213 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47223 $PACKER_VCC_NET
.sym 47224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 47226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 47229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 47231 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 47233 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47234 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47235 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47236 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47237 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47238 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 47239 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47240 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47241 $PACKER_VCC_NET
.sym 47242 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 47244 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47252 HSYNC1_SB_DFFE_Q_E
.sym 47253 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47257 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 47260 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47263 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47269 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47271 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47280 row[6]
.sym 47282 $nextpnr_ICESTORM_LC_164$O
.sym 47285 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47288 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 47291 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47292 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47294 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 47296 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47298 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 47300 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 47303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47304 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 47306 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 47308 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47310 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 47312 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 47315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47316 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 47318 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 47320 row[6]
.sym 47322 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 47324 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 47327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 47328 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 47329 HSYNC1_SB_DFFE_Q_E
.sym 47330 clk_pxl$SB_IO_OUT
.sym 47331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47332 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47338 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 47346 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47352 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47353 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47354 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47356 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47357 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 47364 row[8]
.sym 47365 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47366 row[9]
.sym 47367 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 47368 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 47374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 47375 HSYNC1_SB_DFFE_Q_E
.sym 47377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47378 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47382 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47383 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47384 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47385 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 47386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47390 row[9]
.sym 47393 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47395 frame_update_SB_LUT4_I3_O[1]
.sym 47397 row[8]
.sym 47402 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47405 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 47407 row[8]
.sym 47409 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 47414 row[9]
.sym 47415 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 47418 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47426 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47430 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47431 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47437 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47438 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 47439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47443 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 47444 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47445 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 47449 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47450 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 47451 frame_update_SB_LUT4_I3_O[1]
.sym 47452 HSYNC1_SB_DFFE_Q_E
.sym 47453 clk_pxl$SB_IO_OUT
.sym 47454 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47467 row[8]
.sym 47468 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47470 HSYNC1_SB_DFFE_Q_E
.sym 47471 row[9]
.sym 47474 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47477 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47481 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47482 col[9]
.sym 47483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47484 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47486 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47488 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 47497 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47499 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47502 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47505 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47508 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 47513 $PACKER_VCC_NET
.sym 47515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 47521 $PACKER_VCC_NET
.sym 47528 $nextpnr_ICESTORM_LC_67$O
.sym 47530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 47534 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 47536 $PACKER_VCC_NET
.sym 47537 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 47540 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 47543 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47546 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 47548 $PACKER_VCC_NET
.sym 47549 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 47552 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 47554 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47555 $PACKER_VCC_NET
.sym 47558 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 47560 $PACKER_VCC_NET
.sym 47561 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47564 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 47566 $PACKER_VCC_NET
.sym 47567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47570 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 47573 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47579 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47580 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47593 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47604 row[6]
.sym 47606 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 47607 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47608 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47609 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47613 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47614 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 47628 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47634 $PACKER_VCC_NET
.sym 47635 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47637 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47638 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47643 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47645 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47651 $nextpnr_ICESTORM_LC_68$I3
.sym 47654 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47657 $nextpnr_ICESTORM_LC_68$COUT
.sym 47659 $PACKER_VCC_NET
.sym 47661 $nextpnr_ICESTORM_LC_68$I3
.sym 47665 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47667 $nextpnr_ICESTORM_LC_68$COUT
.sym 47694 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47695 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47696 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47697 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47706 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 47722 $PACKER_VCC_NET
.sym 47725 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47727 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 47729 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47730 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47732 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47733 $PACKER_VCC_NET
.sym 47734 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47735 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47736 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47742 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47744 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47747 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 47748 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47749 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47751 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47752 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47755 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 47757 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 47758 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 47761 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47766 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47767 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 47768 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47772 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 47775 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 47776 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 47777 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 47778 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47788 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47790 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47793 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47794 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47795 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47796 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47799 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 47811 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 47812 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47813 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 47814 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 47817 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47818 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47819 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47820 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47826 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 47827 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 47828 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 47829 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 47830 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 47831 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 47833 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47838 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47849 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 47850 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 47851 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47852 row[8]
.sym 47854 row[9]
.sym 47855 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 47856 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47857 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 47858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 47859 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 47865 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47867 startdisplay_SB_DFFESS_Q_E
.sym 47868 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47869 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 47870 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 47871 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47874 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 47875 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 47876 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47877 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 47878 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 47879 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47880 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47881 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47883 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47884 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 47885 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47886 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47887 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 47888 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 47891 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47893 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47894 startdisplay_SB_DFFESS_Q_S
.sym 47895 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47896 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 47898 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 47899 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 47900 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 47901 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 47904 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 47905 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 47906 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 47910 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 47911 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 47912 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 47913 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47916 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47917 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47918 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 47919 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47922 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47923 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47924 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47925 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47928 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47929 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47930 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47931 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 47934 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47935 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 47936 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47937 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47940 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 47942 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 47944 startdisplay_SB_DFFESS_Q_E
.sym 47945 clk_pxl$SB_IO_OUT
.sym 47946 startdisplay_SB_DFFESS_Q_S
.sym 47947 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 47948 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 47949 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 47950 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 47951 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 47952 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47953 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 47954 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 47959 startdisplay[4]
.sym 47963 startdisplay[5]
.sym 47968 HSYNC1_SB_DFFE_Q_E
.sym 47974 col[9]
.sym 47975 col[8]
.sym 47977 col[9]
.sym 47988 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47989 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 47990 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 47991 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 47992 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47993 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47998 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 48000 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48002 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48003 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 48005 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 48006 startdisplay_SB_DFFESS_Q_5_E
.sym 48007 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 48010 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 48015 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 48016 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 48017 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 48022 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48024 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 48027 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48030 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 48033 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 48036 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48039 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 48041 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 48045 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48046 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 48047 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 48048 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 48053 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 48054 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 48057 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 48058 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 48059 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 48060 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 48063 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 48066 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 48067 startdisplay_SB_DFFESS_Q_5_E
.sym 48068 clk_pxl$SB_IO_OUT
.sym 48069 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48071 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 48073 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 48074 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 48076 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 48113 startdisplay_SB_DFFESS_Q_5_E
.sym 48114 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 48115 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48117 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[1]
.sym 48120 startdisplay_SB_DFFESS_Q_5_D[1]
.sym 48121 lives_display_SB_LUT4_I1_O[2]
.sym 48122 lives_display_SB_LUT4_I1_O[1]
.sym 48125 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 48129 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 48131 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48133 startdisplay_SB_DFFESS_Q_5_D[2]
.sym 48139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 48141 startdisplay_SB_DFFESS_Q_5_D[2]
.sym 48157 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 48168 lives_display_SB_LUT4_I1_O[1]
.sym 48170 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48171 lives_display_SB_LUT4_I1_O[2]
.sym 48174 startdisplay_SB_DFFESS_Q_5_D[2]
.sym 48175 startdisplay_SB_DFFESS_Q_5_D[1]
.sym 48177 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[1]
.sym 48180 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[1]
.sym 48181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 48182 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 48183 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 48189 startdisplay_SB_DFFESS_Q_5_D[2]
.sym 48190 startdisplay_SB_DFFESS_Q_5_E
.sym 48191 clk_pxl$SB_IO_OUT
.sym 48192 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 48206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 48217 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 48218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48221 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 48222 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48227 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48234 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48237 lives_display_SB_LUT4_I2_O[0]
.sym 48238 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48239 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 48240 startdisplay[3]
.sym 48241 startdisplay[0]
.sym 48242 lives_display_SB_LUT4_I1_O[2]
.sym 48246 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48247 valid1_SB_LUT4_I3_O
.sym 48249 startdisplay[5]
.sym 48273 lives_display_SB_LUT4_I1_O[2]
.sym 48274 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48275 lives_display_SB_LUT4_I2_O[0]
.sym 48276 startdisplay[5]
.sym 48285 lives_display_SB_LUT4_I2_O[0]
.sym 48286 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48287 lives_display_SB_LUT4_I1_O[2]
.sym 48288 startdisplay[3]
.sym 48297 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 48298 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48299 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48304 startdisplay[0]
.sym 48305 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48306 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48314 clk_pxl$SB_IO_OUT
.sym 48315 valid1_SB_LUT4_I3_O
.sym 48316 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 48330 rgb[1]$SB_IO_OUT
.sym 48343 rgb[3]$SB_IO_OUT
.sym 48350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 48357 startdisplay[4]
.sym 48361 valid1_SB_LUT4_I3_O
.sym 48362 lives_display_SB_LUT4_I1_O[2]
.sym 48369 lives_display_SB_LUT4_I2_O[2]
.sym 48375 lives_display_SB_LUT4_I2_O[0]
.sym 48382 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48383 lives_display_SB_LUT4_I2_O[0]
.sym 48402 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48403 lives_display_SB_LUT4_I1_O[2]
.sym 48404 startdisplay[4]
.sym 48405 lives_display_SB_LUT4_I2_O[0]
.sym 48408 lives_display_SB_LUT4_I2_O[2]
.sym 48409 lives_display_SB_LUT4_I2_O[0]
.sym 48410 lives_display_SB_LUT4_I1_O[2]
.sym 48411 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48437 clk_pxl$SB_IO_OUT
.sym 48438 valid1_SB_LUT4_I3_O
.sym 48464 rgb[4]$SB_IO_OUT
.sym 48466 rgb[2]$SB_IO_OUT
.sym 48577 VSYNC1$SB_IO_OUT
.sym 48715 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48832 rgb[3]$SB_IO_OUT
.sym 48882 ballvga.inverty
.sym 48900 ballvga.inverty
.sym 49238 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 49240 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 49247 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 49281 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 49293 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 49307 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 49342 $PACKER_VCC_NET
.sym 49349 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 49359 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 49360 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 49373 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 49375 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49378 $PACKER_VCC_NET
.sym 49381 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 49384 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 49387 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 49391 $nextpnr_ICESTORM_LC_153$O
.sym 49393 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 49397 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 49399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 49400 $PACKER_VCC_NET
.sym 49403 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 49406 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 49407 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 49409 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 49412 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 49413 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 49415 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 49417 $PACKER_VCC_NET
.sym 49418 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 49419 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 49421 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 49423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 49424 $PACKER_VCC_NET
.sym 49425 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 49427 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 49430 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49431 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 49433 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 49436 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49437 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 49441 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 49442 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 49443 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 49444 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 49445 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 49446 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49447 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49448 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 49477 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 49487 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 49488 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 49489 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 49490 col[8]
.sym 49494 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49496 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49502 $PACKER_VCC_NET
.sym 49506 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 49507 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 49514 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 49516 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49517 $PACKER_VCC_NET
.sym 49518 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 49520 $nextpnr_ICESTORM_LC_154$I3
.sym 49523 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49524 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 49526 $nextpnr_ICESTORM_LC_154$COUT
.sym 49529 $PACKER_VCC_NET
.sym 49530 $nextpnr_ICESTORM_LC_154$I3
.sym 49534 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 49535 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 49536 $nextpnr_ICESTORM_LC_154$COUT
.sym 49541 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 49542 col[8]
.sym 49547 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 49552 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 49558 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 49568 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 49579 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 49581 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 49598 col[9]
.sym 49613 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 49651 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 49689 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49691 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49715 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 49730 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 49731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 49735 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 49739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 49740 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 49741 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 49742 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 49747 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49750 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 49752 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 49754 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 49757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 49761 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 49762 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 49763 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 49764 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 49770 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 49776 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 49780 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 49786 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 49791 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 49793 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 49794 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 49798 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 49800 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49805 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 49810 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 49816 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 49825 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 49836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 49844 col[8]
.sym 49857 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49868 $PACKER_VCC_NET
.sym 49869 row[8]
.sym 49873 row[6]
.sym 49876 $PACKER_VCC_NET
.sym 49877 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 49878 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 49880 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 49881 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 49882 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 49883 $nextpnr_ICESTORM_LC_44$O
.sym 49886 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49889 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 49892 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 49895 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 49897 $PACKER_VCC_NET
.sym 49898 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 49899 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 49901 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 49903 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 49904 $PACKER_VCC_NET
.sym 49905 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 49907 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 49909 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 49910 $PACKER_VCC_NET
.sym 49911 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 49913 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 49915 row[6]
.sym 49916 $PACKER_VCC_NET
.sym 49917 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 49919 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 49922 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 49923 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 49925 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 49927 row[8]
.sym 49928 $PACKER_VCC_NET
.sym 49929 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 49969 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 49974 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 49978 $PACKER_VCC_NET
.sym 49980 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 49987 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 49989 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 50004 row[9]
.sym 50006 $nextpnr_ICESTORM_LC_45$I3
.sym 50008 row[9]
.sym 50009 $PACKER_VCC_NET
.sym 50010 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 50012 $nextpnr_ICESTORM_LC_45$COUT
.sym 50014 $PACKER_VCC_NET
.sym 50016 $nextpnr_ICESTORM_LC_45$I3
.sym 50019 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 50021 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 50022 $nextpnr_ICESTORM_LC_45$COUT
.sym 50028 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 50033 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 50052 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 50066 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 50082 col[9]
.sym 50190 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50206 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 50208 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50226 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50229 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50237 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50241 $PACKER_VCC_NET
.sym 50243 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50247 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50249 $PACKER_VCC_NET
.sym 50251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50252 $nextpnr_ICESTORM_LC_167$O
.sym 50255 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50258 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50260 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50261 $PACKER_VCC_NET
.sym 50262 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50264 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50266 $PACKER_VCC_NET
.sym 50267 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50268 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50270 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50272 $PACKER_VCC_NET
.sym 50273 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50274 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50276 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50278 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50279 $PACKER_VCC_NET
.sym 50280 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50282 $nextpnr_ICESTORM_LC_168$I3
.sym 50284 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50286 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50292 $nextpnr_ICESTORM_LC_168$I3
.sym 50316 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 50322 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50324 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 50325 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50327 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 50328 col[8]
.sym 50330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 50332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50334 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 50335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 50337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 50347 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 50351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 50359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50361 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50363 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50364 $PACKER_VCC_NET
.sym 50367 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50371 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50372 $PACKER_VCC_NET
.sym 50375 $nextpnr_ICESTORM_LC_40$O
.sym 50377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 50381 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 50383 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 50387 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50389 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50390 $PACKER_VCC_NET
.sym 50393 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 50395 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50396 $PACKER_VCC_NET
.sym 50399 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 50402 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50405 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 50407 $PACKER_VCC_NET
.sym 50408 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50411 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 50413 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50417 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 50419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50420 $PACKER_VCC_NET
.sym 50429 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 50450 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 50453 row[8]
.sym 50455 row[9]
.sym 50456 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 50458 $PACKER_VCC_NET
.sym 50461 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 50475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50498 $nextpnr_ICESTORM_LC_41$I3
.sym 50501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50508 $nextpnr_ICESTORM_LC_41$I3
.sym 50572 $PACKER_VCC_NET
.sym 50576 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 50581 $PACKER_VCC_NET
.sym 50582 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 50589 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50598 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 50599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50606 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50607 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50608 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50609 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50613 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 50615 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50617 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50618 $PACKER_VCC_NET
.sym 50619 $PACKER_VCC_NET
.sym 50621 $nextpnr_ICESTORM_LC_75$O
.sym 50623 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50627 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 50630 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50631 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50633 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 50635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50636 $PACKER_VCC_NET
.sym 50639 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50641 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50645 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 50647 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50651 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 50653 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50654 $PACKER_VCC_NET
.sym 50657 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 50659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50664 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 50665 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 50667 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 50671 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 50673 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 50674 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 50676 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 50677 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 50687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50688 row[6]
.sym 50689 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 50692 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 50693 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 50696 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 50698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50704 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50705 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 50725 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 50726 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 50727 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50730 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 50731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 50732 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 50734 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 50735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 50737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 50739 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 50740 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 50741 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 50742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 50744 $nextpnr_ICESTORM_LC_20$O
.sym 50747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50750 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50752 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50756 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 50758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 50759 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 50762 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 50764 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 50765 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 50768 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 50770 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 50771 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 50774 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 50776 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 50777 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 50780 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 50782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 50783 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 50786 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 50788 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 50789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 50796 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 50797 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 50798 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 50799 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 50800 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 50801 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 50819 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 50821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50822 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 50823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50824 col[8]
.sym 50825 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 50827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 50830 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 50840 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 50848 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 50850 col[8]
.sym 50853 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50864 col[9]
.sym 50865 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 50867 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 50869 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 50870 col[8]
.sym 50873 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 50875 col[9]
.sym 50876 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 50879 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 50882 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 50885 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 50887 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50891 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12]
.sym 50894 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50897 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13]
.sym 50899 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50903 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14]
.sym 50906 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50909 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 50911 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50917 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 50918 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 50919 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50920 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 50921 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 50922 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 50923 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 50924 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 50939 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 50942 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 50944 row[8]
.sym 50945 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 50946 row[9]
.sym 50949 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 50951 $PACKER_VCC_NET
.sym 50953 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 50958 col[9]
.sym 50964 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 50968 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 50971 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 50973 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 50976 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50977 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 50982 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 50984 col[8]
.sym 50986 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 50989 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 50990 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16]
.sym 50993 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50996 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17]
.sym 50998 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 51002 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[18]
.sym 51005 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 51008 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 51010 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 51015 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 51016 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 51017 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 51018 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 51022 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 51027 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 51028 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 51030 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 51033 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 51034 col[9]
.sym 51035 col[8]
.sym 51036 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 51055 row[9]
.sym 51058 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51061 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51062 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51063 row[8]
.sym 51064 $PACKER_VCC_NET
.sym 51067 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51068 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 51072 $PACKER_VCC_NET
.sym 51074 col[9]
.sym 51090 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 51097 row[8]
.sym 51109 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51126 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 51132 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51138 row[8]
.sym 51165 HSYNC1$SB_IO_OUT
.sym 51166 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 51167 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51168 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51169 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 51170 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51181 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51185 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 51188 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 51189 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 51192 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51193 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51206 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51222 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 51226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 51227 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 51238 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51239 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 51240 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51275 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51288 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51291 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 51299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51302 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51304 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 51306 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 51309 HSYNC1$SB_IO_OUT
.sym 51311 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 51312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51313 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 51319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51329 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51331 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 51334 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 51336 $PACKER_VCC_NET
.sym 51338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 51339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51340 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51344 $PACKER_VCC_NET
.sym 51354 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 51359 $nextpnr_ICESTORM_LC_91$O
.sym 51362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 51365 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51367 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 51368 $PACKER_VCC_NET
.sym 51371 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51373 $PACKER_VCC_NET
.sym 51374 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 51377 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51379 $PACKER_VCC_NET
.sym 51380 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 51383 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51385 $PACKER_VCC_NET
.sym 51386 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51389 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51392 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51395 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51397 $PACKER_VCC_NET
.sym 51398 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51401 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51404 $PACKER_VCC_NET
.sym 51429 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51431 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51433 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51436 $PACKER_VCC_NET
.sym 51438 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 51439 $PACKER_VCC_NET
.sym 51442 row[8]
.sym 51443 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 51445 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51460 $PACKER_VCC_NET
.sym 51461 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51475 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51482 $nextpnr_ICESTORM_LC_92$I3
.sym 51485 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51488 $nextpnr_ICESTORM_LC_92$COUT
.sym 51491 $PACKER_VCC_NET
.sym 51492 $nextpnr_ICESTORM_LC_92$I3
.sym 51497 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51498 $nextpnr_ICESTORM_LC_92$COUT
.sym 51533 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 51535 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 51536 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 51553 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51560 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 51564 col[8]
.sym 51566 col[9]
.sym 51575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51578 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51585 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51589 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51590 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 51591 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 51592 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 51597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51598 $PACKER_VCC_NET
.sym 51605 $nextpnr_ICESTORM_LC_150$O
.sym 51607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51611 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 51613 $PACKER_VCC_NET
.sym 51614 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51617 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 51620 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51623 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 51626 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51629 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 51632 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51636 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 51637 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 51638 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 51639 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 51655 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 51656 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 51658 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 51659 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 51661 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 51662 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 51686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 51690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51696 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51697 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 51699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51700 $PACKER_VCC_NET
.sym 51706 $PACKER_VCC_NET
.sym 51707 row[6]
.sym 51708 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51709 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 51710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 51711 $PACKER_VCC_NET
.sym 51712 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 51728 $nextpnr_ICESTORM_LC_23$O
.sym 51730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51734 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51736 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51740 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51742 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51743 $PACKER_VCC_NET
.sym 51744 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51746 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51748 $PACKER_VCC_NET
.sym 51749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 51750 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51752 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51755 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 51756 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51758 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51760 $PACKER_VCC_NET
.sym 51761 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 51762 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51764 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51767 row[6]
.sym 51768 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51770 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51772 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 51773 $PACKER_VCC_NET
.sym 51774 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51779 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 51780 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 51781 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 51782 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 51783 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 51784 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51785 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 51791 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51792 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 51795 row[6]
.sym 51797 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 51799 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 51806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 51807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 51811 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51814 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51819 row[8]
.sym 51820 $PACKER_VCC_NET
.sym 51821 row[9]
.sym 51822 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51823 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51824 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51825 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 51826 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 51827 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 51829 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51830 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 51831 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 51832 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51833 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51834 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 51841 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 51842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 51844 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 51845 col[9]
.sym 51848 col[8]
.sym 51850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 51851 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 51854 row[8]
.sym 51855 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51857 $nextpnr_ICESTORM_LC_24$I3
.sym 51859 row[9]
.sym 51860 $PACKER_VCC_NET
.sym 51861 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 51863 $nextpnr_ICESTORM_LC_24$COUT
.sym 51865 $PACKER_VCC_NET
.sym 51867 $nextpnr_ICESTORM_LC_24$I3
.sym 51870 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 51871 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 51873 $nextpnr_ICESTORM_LC_24$COUT
.sym 51876 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 51877 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51878 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51879 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51882 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 51883 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 51884 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 51885 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 51888 col[8]
.sym 51889 col[9]
.sym 51890 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 51891 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51894 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 51896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 51897 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51920 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51926 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 51929 $PACKER_VCC_NET
.sym 51930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 51931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 51932 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51934 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 51936 $PACKER_VCC_NET
.sym 51942 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 51951 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 51956 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 51971 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51984 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51994 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 52002 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 52011 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 52038 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 52039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 52047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52070 col[8]
.sym 52072 col[9]
.sym 52081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52082 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 52089 $PACKER_VCC_NET
.sym 52090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 52091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 52092 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 52095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 52096 $PACKER_VCC_NET
.sym 52097 $nextpnr_ICESTORM_LC_77$O
.sym 52100 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52103 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 52106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 52109 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[2]
.sym 52111 $PACKER_VCC_NET
.sym 52112 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 52115 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[3]
.sym 52117 $PACKER_VCC_NET
.sym 52118 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 52121 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[4]
.sym 52123 $PACKER_VCC_NET
.sym 52124 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 52127 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[5]
.sym 52129 $PACKER_VCC_NET
.sym 52130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 52133 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[6]
.sym 52135 col[8]
.sym 52136 $PACKER_VCC_NET
.sym 52139 $nextpnr_ICESTORM_LC_78$I3
.sym 52142 col[9]
.sym 52151 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 52160 col[9]
.sym 52162 col[8]
.sym 52183 $nextpnr_ICESTORM_LC_78$I3
.sym 52224 $nextpnr_ICESTORM_LC_78$I3
.sym 52305 rgb[5]$SB_IO_OUT
.sym 52541 $PACKER_GND_NET
.sym 52651 rgb[2]$SB_IO_OUT
.sym 52655 rgb[4]$SB_IO_OUT
.sym 52683 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52698 rgb[3]$SB_IO_OUT
.sym 52703 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 53316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 53317 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 53318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 53319 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 53321 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 53324 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 53325 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 53327 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 53328 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 53329 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53331 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 53332 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 53334 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 53335 col[9]
.sym 53336 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53338 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 53339 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 53340 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 53341 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 53344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 53346 col[9]
.sym 53347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 53348 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53349 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53353 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 53355 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 53358 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 53359 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 53360 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 53364 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 53366 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 53371 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 53372 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 53376 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 53377 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 53378 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 53379 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 53382 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 53383 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 53384 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 53385 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 53388 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53389 col[9]
.sym 53390 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 53391 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 53438 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53441 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 53442 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53457 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 53493 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53494 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 53495 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53496 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 53563 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 53565 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 53567 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 53569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 53579 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 53604 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 53605 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 53606 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 53616 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 53619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 53657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 53684 col[9]
.sym 53685 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 53695 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 53696 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 53701 col[8]
.sym 53709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 53715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 53716 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 53717 col[9]
.sym 53718 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 53753 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 53754 col[8]
.sym 53778 col[9]
.sym 54034 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54040 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54056 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 54057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 54060 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54062 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 54063 $PACKER_VCC_NET
.sym 54064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54066 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54068 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54069 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54072 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 54074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54077 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 54079 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54080 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54083 $nextpnr_ICESTORM_LC_96$O
.sym 54086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54089 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 54091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54092 $PACKER_VCC_NET
.sym 54095 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 54097 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 54101 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 54103 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54107 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 54109 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 54110 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54113 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 54115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54116 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 54119 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 54121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 54122 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54125 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 54127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 54128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54151 $PACKER_VCC_NET
.sym 54152 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 54153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 54161 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 54169 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 54177 col[9]
.sym 54193 col[8]
.sym 54194 row[6]
.sym 54198 row[8]
.sym 54199 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54200 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54206 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 54208 col[8]
.sym 54209 row[6]
.sym 54212 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 54214 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54215 col[9]
.sym 54218 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 54220 row[8]
.sym 54224 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 54227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54230 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 54232 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54236 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[13]
.sym 54239 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54242 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[14]
.sym 54244 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54248 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 54251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54271 col[9]
.sym 54292 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 54315 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54321 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 54324 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 54329 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[16]
.sym 54332 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54335 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[17]
.sym 54337 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54341 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[18]
.sym 54344 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54347 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 54349 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54354 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 54355 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 54357 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 54408 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 54421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54422 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54426 row[6]
.sym 54428 row[8]
.sym 54430 row[9]
.sym 54432 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54436 $PACKER_VCC_NET
.sym 54437 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54444 $PACKER_VCC_NET
.sym 54452 $nextpnr_ICESTORM_LC_3$O
.sym 54454 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 54460 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54461 $PACKER_VCC_NET
.sym 54464 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 54466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 54473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54476 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 54479 row[6]
.sym 54482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 54485 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54488 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 54490 row[8]
.sym 54491 $PACKER_VCC_NET
.sym 54494 $nextpnr_ICESTORM_LC_4$I3
.sym 54497 row[9]
.sym 54517 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54530 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54535 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 54536 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54538 $nextpnr_ICESTORM_LC_4$I3
.sym 54548 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 54549 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 54553 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 54554 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 54579 $nextpnr_ICESTORM_LC_4$I3
.sym 54589 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 54595 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 54607 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 54615 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 54651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 54656 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54667 $PACKER_VCC_NET
.sym 54671 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54675 $PACKER_VCC_NET
.sym 54677 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54681 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54685 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54690 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54691 row[6]
.sym 54696 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54698 $nextpnr_ICESTORM_LC_130$O
.sym 54701 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54704 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 54707 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54710 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54713 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54714 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 54716 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 54718 $PACKER_VCC_NET
.sym 54719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54720 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54722 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 54724 $PACKER_VCC_NET
.sym 54725 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54726 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 54728 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54732 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 54734 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 54737 row[6]
.sym 54738 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54740 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 54742 $PACKER_VCC_NET
.sym 54743 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54744 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 54780 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54784 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 54790 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 54791 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 54793 row[8]
.sym 54794 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 54795 row[9]
.sym 54796 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 54797 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 54799 col[8]
.sym 54800 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 54801 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 54802 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 54803 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 54804 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 54811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 54815 $PACKER_VCC_NET
.sym 54816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 54819 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 54821 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 54823 $PACKER_VCC_NET
.sym 54824 row[8]
.sym 54825 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 54827 $nextpnr_ICESTORM_LC_131$I3
.sym 54829 row[9]
.sym 54830 $PACKER_VCC_NET
.sym 54831 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 54837 $nextpnr_ICESTORM_LC_131$I3
.sym 54840 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 54841 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 54842 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 54843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 54846 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 54847 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 54848 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 54849 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 54852 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 54854 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 54855 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 54859 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 54864 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 54865 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 54866 col[8]
.sym 54867 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 54871 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 54877 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 54878 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 54887 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 54897 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 54900 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 54913 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54929 $PACKER_VCC_NET
.sym 54930 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54932 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54934 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54936 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54937 $PACKER_VCC_NET
.sym 54938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54940 row[6]
.sym 54942 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54944 $nextpnr_ICESTORM_LC_6$O
.sym 54947 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54950 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 54953 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54956 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 54958 $PACKER_VCC_NET
.sym 54959 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54962 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 54964 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54965 $PACKER_VCC_NET
.sym 54968 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 54970 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 54974 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 54976 $PACKER_VCC_NET
.sym 54977 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 54980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 54982 row[6]
.sym 54983 $PACKER_VCC_NET
.sym 54986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 54989 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 54996 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 54997 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 54998 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 54999 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 55000 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 55001 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 55007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55020 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55024 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55028 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55030 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 55035 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55039 $PACKER_VCC_NET
.sym 55040 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55041 col[9]
.sym 55044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 55045 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 55047 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55049 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55050 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55053 row[9]
.sym 55054 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55056 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 55059 row[8]
.sym 55060 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 55061 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55062 HSYNC1_SB_DFFE_Q_E
.sym 55065 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 55067 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 55069 row[8]
.sym 55070 $PACKER_VCC_NET
.sym 55073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55075 row[9]
.sym 55081 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55082 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 55083 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55086 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55092 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55093 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55094 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55095 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 55098 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55099 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 55100 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 55101 col[9]
.sym 55105 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 55110 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55112 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55114 HSYNC1_SB_DFFE_Q_E
.sym 55115 clk_pxl$SB_IO_OUT
.sym 55117 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 55131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55132 $PACKER_VCC_NET
.sym 55135 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55137 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55142 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55163 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55165 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55169 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55170 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55171 col[8]
.sym 55174 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 55182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55187 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 55203 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 55204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55205 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 55206 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55221 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55222 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55223 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55224 col[8]
.sym 55259 col[8]
.sym 55265 row[9]
.sym 55272 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55284 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 55285 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55289 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 55292 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55296 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55298 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55304 $PACKER_VCC_NET
.sym 55310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55312 $PACKER_VCC_NET
.sym 55313 $nextpnr_ICESTORM_LC_147$O
.sym 55316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55319 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 55322 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 55325 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 55327 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55331 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 55333 $PACKER_VCC_NET
.sym 55334 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 55337 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[4]
.sym 55340 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55343 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[5]
.sym 55345 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55349 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[6]
.sym 55351 $PACKER_VCC_NET
.sym 55352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55355 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 55357 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55364 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 55377 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55399 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 55404 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 55409 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55414 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55416 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55417 row[8]
.sym 55425 row[9]
.sym 55432 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 55436 $nextpnr_ICESTORM_LC_148$I3
.sym 55438 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55446 $nextpnr_ICESTORM_LC_148$I3
.sym 55455 row[9]
.sym 55457 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 55458 row[8]
.sym 55461 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 55462 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55464 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55491 HSYNC1_SB_DFFE_Q_E
.sym 55509 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55513 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 55528 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 55529 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55531 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 55533 col[9]
.sym 55535 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 55537 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 55538 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 55539 col[8]
.sym 55540 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 55541 row[6]
.sym 55542 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 55543 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 55545 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55546 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55551 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 55555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55557 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 55560 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 55561 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 55562 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 55563 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 55566 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 55567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55569 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55578 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 55581 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 55584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55586 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55596 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 55597 col[8]
.sym 55598 col[9]
.sym 55599 row[6]
.sym 55602 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 55603 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 55604 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55605 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 55626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55631 $PACKER_VCC_NET
.sym 55634 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55655 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55656 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55658 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55669 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55670 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55676 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55679 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55691 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55697 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55702 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55709 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55713 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55716 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55722 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55725 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55776 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 55777 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 55779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55780 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 55782 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 55783 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 55785 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55788 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 55798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55802 $PACKER_VCC_NET
.sym 55803 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55805 $nextpnr_ICESTORM_LC_14$O
.sym 55808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55811 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55813 $PACKER_VCC_NET
.sym 55814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55817 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 55819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55820 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55823 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 55825 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 55826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55829 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 55831 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55832 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 55835 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 55837 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 55838 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 55841 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 55843 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 55844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 55847 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 55849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 55850 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 55891 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 55908 col[9]
.sym 55909 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 55910 col[8]
.sym 55915 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 55916 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 55918 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 55921 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 55928 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 55930 col[8]
.sym 55931 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 55934 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 55936 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 55937 col[9]
.sym 55940 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[10]
.sym 55943 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 55946 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[11]
.sym 55949 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 55952 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[12]
.sym 55955 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 55958 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[13]
.sym 55960 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 55964 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[14]
.sym 55967 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 55970 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[15]
.sym 55972 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 56014 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[15]
.sym 56027 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 56051 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[16]
.sym 56053 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 56057 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[17]
.sym 56060 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 56063 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[18]
.sym 56065 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 56069 $nextpnr_ICESTORM_LC_15$I3
.sym 56072 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 56079 $nextpnr_ICESTORM_LC_15$I3
.sym 56509 rgb[5]$SB_IO_OUT
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56535 rgb[5]$SB_IO_OUT
.sym 56542 $PACKER_GND_NET
.sym 57864 $PACKER_VCC_NET
.sym 57871 $PACKER_VCC_NET
.sym 57988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 58356 $PACKER_VCC_NET
.sym 58361 $PACKER_VCC_NET
.sym 58362 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58364 $PACKER_VCC_NET
.sym 58365 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 58366 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 58605 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58610 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58611 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58622 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58625 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58628 $PACKER_VCC_NET
.sym 58631 $PACKER_VCC_NET
.sym 58634 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58635 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 58636 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58638 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58640 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 58642 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58651 $nextpnr_ICESTORM_LC_42$O
.sym 58653 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 58657 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 58660 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58663 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 58665 $PACKER_VCC_NET
.sym 58666 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 58669 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 58671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58672 $PACKER_VCC_NET
.sym 58675 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[4]
.sym 58677 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58678 $PACKER_VCC_NET
.sym 58681 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[5]
.sym 58684 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58687 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[6]
.sym 58689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58693 $nextpnr_ICESTORM_LC_43$I3
.sym 58695 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58721 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58737 $nextpnr_ICESTORM_LC_43$I3
.sym 58754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 58756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 58757 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 58765 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58767 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 58768 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58778 $nextpnr_ICESTORM_LC_43$I3
.sym 58811 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 58812 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 58817 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58818 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 58819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 58848 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 58851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58852 $PACKER_VCC_NET
.sym 58853 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 58856 $PACKER_VCC_NET
.sym 58877 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 58879 $PACKER_VCC_NET
.sym 58881 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58882 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58884 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58890 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58894 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58896 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58897 $nextpnr_ICESTORM_LC_47$O
.sym 58899 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58903 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 58906 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 58909 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 58911 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58913 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 58915 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 58917 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58918 $PACKER_VCC_NET
.sym 58919 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 58921 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 58923 $PACKER_VCC_NET
.sym 58924 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58925 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 58927 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 58929 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58930 $PACKER_VCC_NET
.sym 58931 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 58933 $nextpnr_ICESTORM_LC_48$I3
.sym 58936 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58937 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 58939 $nextpnr_ICESTORM_LC_48$COUT
.sym 58942 $PACKER_VCC_NET
.sym 58943 $nextpnr_ICESTORM_LC_48$I3
.sym 58977 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 58982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58983 $nextpnr_ICESTORM_LC_48$COUT
.sym 58988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 58994 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 59021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59023 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 59024 $nextpnr_ICESTORM_LC_48$COUT
.sym 59082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59103 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59104 HSYNC1_SB_DFFE_Q_E
.sym 59118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59120 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 59121 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59122 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59123 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 59124 $PACKER_VCC_NET
.sym 59128 $PACKER_VCC_NET
.sym 59137 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 59140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59142 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59143 $nextpnr_ICESTORM_LC_94$O
.sym 59146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59149 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 59151 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 59152 $PACKER_VCC_NET
.sym 59155 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 59157 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 59161 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 59164 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 59167 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[4]
.sym 59169 $PACKER_VCC_NET
.sym 59170 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59173 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[5]
.sym 59175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59179 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[6]
.sym 59181 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59182 $PACKER_VCC_NET
.sym 59185 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[7]
.sym 59188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59222 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59229 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[7]
.sym 59248 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59266 $nextpnr_ICESTORM_LC_95$I3
.sym 59268 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59276 $nextpnr_ICESTORM_LC_95$I3
.sym 59332 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 59362 $PACKER_VCC_NET
.sym 59364 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59370 $PACKER_VCC_NET
.sym 59373 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59374 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59382 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59386 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59387 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59389 $nextpnr_ICESTORM_LC_8$O
.sym 59392 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59395 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 59397 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59401 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 59403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 59409 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59410 $PACKER_VCC_NET
.sym 59413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59416 $PACKER_VCC_NET
.sym 59420 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59423 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59454 startdisplay_SB_DFFESS_Q_E
.sym 59831 rgb[0]$SB_IO_OUT
.sym 59957 rgb[1]$SB_IO_OUT
.sym 60200 clk_12M$SB_IO_IN
.sym 62932 HSYNC1$SB_IO_OUT
.sym 63420 HSYNC1$SB_IO_OUT
.sym 63900 VSYNC1$SB_IO_OUT
.sym 63908 HSYNC1$SB_IO_OUT
.sym 64169 rgb[1]$SB_IO_OUT
.sym 64174 $PACKER_GND_NET
.sym 64194 $PACKER_GND_NET
.sym 64203 rgb[1]$SB_IO_OUT
.sym 67603 $PACKER_VCC_NET
.sym 67996 rgb[2]$SB_IO_OUT
.sym 68000 rgb[4]$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68018 rgb[4]$SB_IO_OUT
.sym 68023 $PACKER_VCC_NET
.sym 68030 rgb[2]$SB_IO_OUT
.sym 68031 HSYNC1$SB_IO_OUT
.sym 68185 clk_12M$SB_IO_IN
.sym 71329 clk_12M$SB_IO_IN
.sym 71450 rgb[0]$SB_IO_OUT
.sym 71908 clk_12M$SB_IO_IN
.sym 73051 clk_12M$SB_IO_IN
.sym 74527 clk_12M$SB_IO_IN
.sym 75530 VSYNC1$SB_IO_OUT
.sym 75666 rgb[0]$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75684 rgb[1]$SB_IO_OUT
.sym 75692 rgb[0]$SB_IO_OUT
.sym 78868 VSYNC1$SB_IO_OUT
.sym 78871 HSYNC1$SB_IO_OUT
.sym 78879 VSYNC1$SB_IO_OUT
.sym 78889 HSYNC1$SB_IO_OUT
.sym 82758 clk_pxl$SB_IO_OUT
.sym 86624 clk_pxl$SB_IO_OUT
.sym 86632 clk_pxl$SB_IO_OUT
.sym 86687 clk_pxl$SB_IO_OUT
.sym 90394 clk_pxl$SB_IO_OUT
.sym 90412 clk_pxl$SB_IO_OUT
.sym 103522 ballvga.ballx[1]
.sym 103526 ballvga.ballx[2]
.sym 103527 $PACKER_VCC_NET
.sym 103530 ballvga.ballx[3]
.sym 103534 ballvga.ballx[4]
.sym 103538 ballvga.ballx[5]
.sym 103542 ballvga.ballx[6]
.sym 103546 ballvga.ballx[7]
.sym 103547 $PACKER_VCC_NET
.sym 103550 ballvga.ballx[8]
.sym 103551 $PACKER_VCC_NET
.sym 103554 ballvga.ballx[9]
.sym 103560 $nextpnr_ICESTORM_LC_126$I3
.sym 103561 ballvga.ballx[7]
.sym 103562 ballvga.ballx[4]
.sym 103563 ballvga.ballx[3]
.sym 103564 ballvga.ballx[1]
.sym 103578 ballvga.ballx[2]
.sym 103579 ballvga.ballx[9]
.sym 103580 ballvga.ballx[5]
.sym 103586 ballvga.ballx[1]
.sym 103590 ballvga.ballx[2]
.sym 103592 ballvga.ballx[1]
.sym 103594 ballvga.ballx[3]
.sym 103595 $PACKER_VCC_NET
.sym 103596 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 103598 ballvga.ballx[4]
.sym 103599 $PACKER_VCC_NET
.sym 103600 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 103602 ballvga.ballx[5]
.sym 103603 $PACKER_VCC_NET
.sym 103604 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 103606 ballvga.ballx[6]
.sym 103607 $PACKER_VCC_NET
.sym 103608 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 103610 ballvga.ballx[7]
.sym 103611 $PACKER_VCC_NET
.sym 103612 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 103614 ballvga.ballx[8]
.sym 103615 $PACKER_VCC_NET
.sym 103616 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 103618 ballvga.ballx[9]
.sym 103619 $PACKER_VCC_NET
.sym 103620 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 103651 ballvga.bally[2]
.sym 103652 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103654 ballvga.bally[2]
.sym 103655 $PACKER_VCC_NET
.sym 103656 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103658 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 103659 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 103660 ballvga.diry_SB_DFF_D_Q[2]
.sym 103662 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[7]
.sym 103663 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[7]
.sym 103664 ballvga.diry_SB_DFF_D_Q[2]
.sym 103666 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 103667 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 103668 ballvga.diry_SB_DFF_D_Q[2]
.sym 103670 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 103671 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 103672 ballvga.diry_SB_DFF_D_Q[2]
.sym 103674 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 103675 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 103676 ballvga.diry_SB_DFF_D_Q[2]
.sym 103678 ballvga.diry_SB_DFF_D_Q[0]
.sym 103679 ballvga.diry_SB_DFF_D_Q[1]
.sym 103680 ballvga.diry_SB_DFF_D_Q[2]
.sym 103682 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103686 ballvga.bally[2]
.sym 103687 $PACKER_VCC_NET
.sym 103690 ballvga.bally[3]
.sym 103691 $PACKER_VCC_NET
.sym 103692 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 103694 ballvga.bally[4]
.sym 103695 $PACKER_VCC_NET
.sym 103696 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 103698 ballvga.bally[5]
.sym 103699 $PACKER_VCC_NET
.sym 103700 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 103702 ballvga.bally[6]
.sym 103703 $PACKER_VCC_NET
.sym 103704 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 103706 ballvga.bally[7]
.sym 103707 $PACKER_VCC_NET
.sym 103708 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 103710 ballvga.bally[8]
.sym 103711 $PACKER_VCC_NET
.sym 103712 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 103713 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 103714 ballvga.bally[9]
.sym 103715 ballvga.diry_SB_DFF_D_Q[2]
.sym 103716 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 103720 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103724 ballvga.bally[2]
.sym 103728 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103730 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 103731 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 103732 ballvga.diry_SB_DFF_D_Q[2]
.sym 103733 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 103740 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103744 ballvga.bally[9]
.sym 103746 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 103750 $PACKER_VCC_NET
.sym 103751 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 103754 $PACKER_VCC_NET
.sym 103755 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 103759 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 103762 $PACKER_VCC_NET
.sym 103763 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103766 $PACKER_VCC_NET
.sym 103767 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103770 $PACKER_VCC_NET
.sym 103771 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 103775 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 103778 $PACKER_VCC_NET
.sym 103780 $nextpnr_ICESTORM_LC_138$I3
.sym 103784 $nextpnr_ICESTORM_LC_138$COUT
.sym 103785 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 103786 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 103787 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 103788 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 103792 ballvga.bally[3]
.sym 103796 ballvga.bally[8]
.sym 103798 ballvga.bally[2]
.sym 103799 ballvga.bally[9]
.sym 103800 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103801 ballvga.bally[8]
.sym 103802 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103803 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103804 ballvga.bally[3]
.sym 103805 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 103810 ballvga.changey_SB_LUT4_I3_I2[0]
.sym 103814 $PACKER_VCC_NET
.sym 103815 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[1]
.sym 103819 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 103823 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 103827 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[4]
.sym 103831 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[5]
.sym 103835 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[6]
.sym 103839 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q[7]
.sym 103844 $nextpnr_ICESTORM_LC_104$I3
.sym 103849 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 103850 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 103851 row[6]
.sym 103852 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 103869 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 103873 brickvga.brick2_SB_DFFE_Q_D
.sym 103881 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103882 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 103883 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103884 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 103885 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 103886 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 103887 row[6]
.sym 103888 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 103889 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 103890 brickvga.brick2[8]
.sym 103891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103892 row[6]
.sym 103893 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103894 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 103895 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 103896 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103897 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103898 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103899 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 103900 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 103902 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 103903 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 103904 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103909 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103910 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103911 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 103912 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 103913 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 103925 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[0]
.sym 103926 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[1]
.sym 103927 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0[2]
.sym 103928 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103941 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 103957 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 103959 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 103960 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103969 brickvga.brick1_SB_DFFE_Q_D
.sym 103985 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103986 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 103987 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 103988 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103995 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 103996 del
.sym 104009 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104010 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104011 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 104012 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 104013 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104014 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104015 row[6]
.sym 104016 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104021 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 104022 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 104023 row[6]
.sym 104024 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104025 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 104030 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104031 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104032 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104039 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 104040 del
.sym 104045 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104046 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 104047 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 104048 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104049 brickvga.del_SB_LUT4_I3_3_I2[0]
.sym 104050 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 104051 brickvga.del_SB_LUT4_I3_5_I2[0]
.sym 104052 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 104057 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[0]
.sym 104058 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[1]
.sym 104059 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0[2]
.sym 104060 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104061 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 104077 brickvga.brick0_SB_DFFE_Q_D
.sym 104089 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104091 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 104092 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104093 brickvga.brick0[4]
.sym 104094 brickvga.brick0[6]
.sym 104095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104096 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104117 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104118 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 104119 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 104120 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104121 brickvga.brick0_SB_DFFE_Q_D
.sym 104141 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104142 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 104143 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104144 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104153 brickvga.brick5_SB_DFFE_Q_D
.sym 104165 brickvga.brick5[9]
.sym 104166 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 104167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104168 row[6]
.sym 104181 brickvga.brick5_SB_DFFE_Q_D
.sym 104185 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104186 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 104187 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104188 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104213 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104214 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 104215 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104216 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104217 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 104225 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 104233 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 104234 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 104235 row[6]
.sym 104236 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104249 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104250 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104251 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104261 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104262 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104263 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 104264 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 104265 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104266 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104267 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 104268 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 104285 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 104293 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 104324 clk_locked2$SB_IO_OUT
.sym 104418 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 104422 $PACKER_VCC_NET
.sym 104423 ballvga.ballx_SB_LUT4_O_1_I3[1]
.sym 104427 ballvga.ballx_SB_LUT4_O_1_I3[2]
.sym 104431 ballvga.ballx_SB_LUT4_O_1_I3[3]
.sym 104435 ballvga.ballx_SB_LUT4_O_1_I3[4]
.sym 104439 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 104443 ballvga.ballx_SB_LUT4_O_1_I3[6]
.sym 104447 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 104451 ballvga.ballx_SB_LUT4_O_1_I3[8]
.sym 104454 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 104455 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 104456 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 104460 ballvga.ballx[5]
.sym 104464 ballvga.ballx[7]
.sym 104468 ballvga.ballx[2]
.sym 104472 ballvga.ballx[3]
.sym 104476 ballvga.ballx[9]
.sym 104480 ballvga.ballx[4]
.sym 104482 ballvga.ballx[1]
.sym 104486 ballvga.ballx[2]
.sym 104487 $PACKER_VCC_NET
.sym 104490 ballvga.ballx[3]
.sym 104491 $PACKER_VCC_NET
.sym 104492 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 104494 ballvga.ballx[4]
.sym 104495 $PACKER_VCC_NET
.sym 104496 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 104498 ballvga.ballx[5]
.sym 104499 $PACKER_VCC_NET
.sym 104500 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 104502 ballvga.ballx[6]
.sym 104503 $PACKER_VCC_NET
.sym 104504 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 104506 ballvga.ballx[7]
.sym 104507 $PACKER_VCC_NET
.sym 104508 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 104510 ballvga.ballx[8]
.sym 104511 $PACKER_VCC_NET
.sym 104512 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 104513 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[8]
.sym 104514 ballvga.ballx[9]
.sym 104515 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104516 ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 104520 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 104521 ballvga.ballx_SB_LUT4_O_1_I3[5]
.sym 104522 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104523 ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 104524 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 104525 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 104530 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[3]
.sym 104531 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[3]
.sym 104532 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104534 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[5]
.sym 104535 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[5]
.sym 104536 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104540 ballvga.ballx_SB_LUT4_O_1_I3[7]
.sym 104542 ballvga.dirx_SB_DFF_D_Q[0]
.sym 104543 ballvga.dirx_SB_DFF_D_Q[1]
.sym 104544 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104546 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 104547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 104550 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[2]
.sym 104551 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 104554 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[3]
.sym 104555 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104558 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[4]
.sym 104559 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 104562 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[5]
.sym 104563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 104566 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[6]
.sym 104567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 104570 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[7]
.sym 104571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104574 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[8]
.sym 104575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 104578 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0[9]
.sym 104579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104584 $nextpnr_ICESTORM_LC_54$I3
.sym 104586 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[2]
.sym 104587 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[2]
.sym 104588 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104590 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[1]
.sym 104591 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[1]
.sym 104592 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104595 ballvga.ballx[2]
.sym 104596 ballvga.ballx[1]
.sym 104598 ballvga.ballx[2]
.sym 104599 $PACKER_VCC_NET
.sym 104600 ballvga.ballx[1]
.sym 104602 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[4]
.sym 104603 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[4]
.sym 104604 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104606 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1[6]
.sym 104607 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2[6]
.sym 104608 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104610 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 104615 ballvga.bally[2]
.sym 104619 ballvga.bally[3]
.sym 104620 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 104623 ballvga.bally[4]
.sym 104624 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 104627 ballvga.bally[5]
.sym 104628 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 104631 ballvga.bally[6]
.sym 104632 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 104635 ballvga.bally[7]
.sym 104636 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 104639 ballvga.bally[8]
.sym 104640 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 104643 ballvga.bally[9]
.sym 104644 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 104648 ballvga.diry_SB_DFF_D_Q[2]
.sym 104656 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 104660 ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 104674 ballvga.bally[2]
.sym 104679 ballvga.bally[3]
.sym 104680 ballvga.bally[2]
.sym 104683 ballvga.bally[4]
.sym 104684 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 104687 ballvga.bally[5]
.sym 104688 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 104691 ballvga.bally[6]
.sym 104692 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[4]
.sym 104695 ballvga.bally[7]
.sym 104696 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[5]
.sym 104699 ballvga.bally[8]
.sym 104700 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[6]
.sym 104703 ballvga.bally[9]
.sym 104704 ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[7]
.sym 104706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 104710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 104714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 104715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 104718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 104719 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 104722 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 104723 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 104726 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 104727 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 104730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 104731 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 104734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 104735 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 104738 col[8]
.sym 104739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 104742 col[9]
.sym 104743 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 104745 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[9]
.sym 104746 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[9]
.sym 104747 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 104748 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 104752 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 104756 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 104760 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 104764 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 104768 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 104770 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 104774 ballvga.bally[2]
.sym 104776 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 104778 ballvga.bally[3]
.sym 104779 $PACKER_VCC_NET
.sym 104780 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 104782 ballvga.bally[4]
.sym 104783 $PACKER_VCC_NET
.sym 104784 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 104786 ballvga.bally[5]
.sym 104787 $PACKER_VCC_NET
.sym 104788 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 104790 ballvga.bally[6]
.sym 104791 $PACKER_VCC_NET
.sym 104792 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 104794 ballvga.bally[7]
.sym 104795 $PACKER_VCC_NET
.sym 104796 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 104798 ballvga.bally[8]
.sym 104799 $PACKER_VCC_NET
.sym 104800 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 104802 ballvga.bally[9]
.sym 104803 $PACKER_VCC_NET
.sym 104804 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 104805 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 104809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 104810 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 104812 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 104813 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 104814 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 104815 col[9]
.sym 104816 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 104820 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104822 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 104823 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104824 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 104828 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 104829 col[8]
.sym 104830 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 104831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104832 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 104837 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104838 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 104839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104840 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 104845 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104846 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 104847 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 104848 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104849 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104850 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 104851 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 104852 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104856 brickvga.brick2_SB_DFFE_Q_D
.sym 104857 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 104866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 104871 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 104875 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104878 $PACKER_VCC_NET
.sym 104879 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 104883 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 104886 $PACKER_VCC_NET
.sym 104887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 104890 $PACKER_VCC_NET
.sym 104891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104894 $PACKER_VCC_NET
.sym 104895 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 104899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104904 $nextpnr_ICESTORM_LC_90$I3
.sym 104905 brickvga.brick2[0]
.sym 104906 brickvga.brick2[2]
.sym 104907 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104908 brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 104909 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104911 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 104912 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104913 brickvga.brick2_SB_DFFE_Q_D
.sym 104917 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104918 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104919 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104920 row[6]
.sym 104921 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104922 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104923 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104924 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104925 brickvga.brick1[5]
.sym 104926 brickvga.brick1[7]
.sym 104927 row[6]
.sym 104928 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104929 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104930 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 104931 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 104932 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104933 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[0]
.sym 104934 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[1]
.sym 104935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104936 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[3]
.sym 104941 brickvga.brick1[1]
.sym 104942 brickvga.brick1[3]
.sym 104943 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104944 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0[1]
.sym 104945 brickvga.brick2[4]
.sym 104946 brickvga.brick2[6]
.sym 104947 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104948 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104953 brickvga.brick1[9]
.sym 104954 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 104955 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104956 row[6]
.sym 104957 brickvga.brick2_SB_DFFE_Q_D
.sym 104963 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 104964 del
.sym 104965 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104966 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 104967 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 104968 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104969 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 104984 brickvga.brick0_SB_DFFE_Q_D
.sym 104994 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 104998 $PACKER_VCC_NET
.sym 104999 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105002 $PACKER_VCC_NET
.sym 105003 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 105007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 105010 $PACKER_VCC_NET
.sym 105011 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 105014 $PACKER_VCC_NET
.sym 105015 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105018 $PACKER_VCC_NET
.sym 105019 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105023 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105028 $nextpnr_ICESTORM_LC_102$I3
.sym 105033 brickvga.brick0_SB_DFFE_Q_D
.sym 105045 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105046 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105047 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 105048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105053 brickvga.brick0[0]
.sym 105054 brickvga.brick0[2]
.sym 105055 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105056 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105058 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105063 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105064 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105066 $PACKER_VCC_NET
.sym 105067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105068 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 105082 brickvga.567.Y_B_SB_LUT4_O_I1[0]
.sym 105083 brickvga.567.Y_B_SB_LUT4_O_I1[1]
.sym 105084 brickvga.567.Y_B_SB_LUT4_O_I1[2]
.sym 105089 brickvga.brick1_SB_DFFE_Q_D
.sym 105101 brickvga.del_SB_LUT4_I3_I2[0]
.sym 105102 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105103 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 105104 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105107 brickvga.del_SB_LUT4_I3_I2[0]
.sym 105108 del
.sym 105109 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 105110 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 105111 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105112 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 105113 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 105114 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 105115 brickvga.del_SB_LUT4_I3_4_I2[0]
.sym 105116 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 105117 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105118 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 105119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105120 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 105121 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105122 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 105123 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105124 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105129 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105130 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105131 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 105132 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105137 brickvga.brick5_SB_DFFE_Q_D
.sym 105141 brickvga.brick5[5]
.sym 105142 brickvga.brick5[7]
.sym 105143 row[6]
.sym 105144 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105153 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 105154 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 105155 row[6]
.sym 105156 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105161 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105162 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105163 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105172 brickvga.brick5_SB_DFFE_Q_D
.sym 105173 brickvga.brick4_SB_DFFE_Q_D
.sym 105186 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105187 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105197 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105198 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 105199 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105200 row[6]
.sym 105201 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105202 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105203 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105204 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 105205 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105206 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105207 row[6]
.sym 105208 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105213 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 105217 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105218 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 105219 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 105220 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105224 brickvga.brick4_SB_DFFE_Q_D
.sym 105229 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 105233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105234 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 105235 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105236 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105237 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105239 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105240 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105265 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 105289 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 105410 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105415 paddlevga.paddlex[2]
.sym 105419 paddlevga.paddlex[3]
.sym 105420 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 105422 $PACKER_VCC_NET
.sym 105423 paddlevga.paddlex[4]
.sym 105424 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 105426 $PACKER_VCC_NET
.sym 105427 paddlevga.paddlex[5]
.sym 105428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 105431 paddlevga.paddlex[6]
.sym 105432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 105435 paddlevga.paddlex[7]
.sym 105436 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 105439 paddlevga.paddlex[8]
.sym 105440 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 105443 paddlevga.paddlex[9]
.sym 105444 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 105451 paddlevga.paddlex[2]
.sym 105452 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105474 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105479 paddlevga.paddlex[2]
.sym 105483 paddlevga.paddlex[3]
.sym 105484 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 105487 paddlevga.paddlex[4]
.sym 105488 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 105491 paddlevga.paddlex[5]
.sym 105492 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 105495 paddlevga.paddlex[6]
.sym 105496 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 105499 paddlevga.paddlex[7]
.sym 105500 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 105503 paddlevga.paddlex[8]
.sym 105504 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 105507 paddlevga.paddlex[9]
.sym 105508 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 105524 ballvga.ballx[1]
.sym 105528 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105538 ballvga.ballx[1]
.sym 105543 ballvga.ballx[2]
.sym 105547 ballvga.ballx[3]
.sym 105548 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 105551 ballvga.ballx[4]
.sym 105552 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 105555 ballvga.ballx[5]
.sym 105556 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 105559 ballvga.ballx[6]
.sym 105560 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 105563 ballvga.ballx[7]
.sym 105564 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 105567 ballvga.ballx[8]
.sym 105568 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 105571 ballvga.ballx[9]
.sym 105572 ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 105602 ballvga.ballx[2]
.sym 105607 ballvga.ballx[3]
.sym 105608 ballvga.ballx[2]
.sym 105611 ballvga.ballx[4]
.sym 105612 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 105615 ballvga.ballx[5]
.sym 105616 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 105619 ballvga.ballx[6]
.sym 105620 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 105623 ballvga.ballx[7]
.sym 105624 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 105627 ballvga.ballx[8]
.sym 105628 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 105631 ballvga.ballx[9]
.sym 105632 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 105634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 105638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105639 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 105642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 105643 ballvga.bally[2]
.sym 105646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 105647 ballvga.bally_SB_DFFESR_Q_4_D[3]
.sym 105650 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 105651 ballvga.bally_SB_DFFESR_Q_4_D[4]
.sym 105654 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 105655 ballvga.bally_SB_DFFESR_Q_4_D[5]
.sym 105658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 105659 ballvga.bally_SB_DFFESR_Q_4_D[6]
.sym 105662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 105663 ballvga.bally_SB_DFFESR_Q_4_D[7]
.sym 105666 col[8]
.sym 105667 ballvga.bally_SB_DFFESR_Q_4_D[8]
.sym 105670 col[9]
.sym 105671 ballvga.bally_SB_DFFESR_Q_4_D[9]
.sym 105676 $nextpnr_ICESTORM_LC_53$I3
.sym 105678 start_SB_LUT4_I2_O[0]
.sym 105679 start_SB_LUT4_I2_O[1]
.sym 105680 start_SB_LUT4_I2_O[2]
.sym 105683 start$SB_IO_IN
.sym 105684 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105685 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q
.sym 105692 ballvga.nextlife[0]
.sym 105697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 105698 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 105699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 105700 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105709 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 105710 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 105711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 105712 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 105720 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105722 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 105723 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 105724 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 105728 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 105730 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 105735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105738 $PACKER_VCC_NET
.sym 105739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105742 $PACKER_VCC_NET
.sym 105743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 105747 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105754 $PACKER_VCC_NET
.sym 105755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105758 $PACKER_VCC_NET
.sym 105759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105762 $PACKER_VCC_NET
.sym 105763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105772 $nextpnr_ICESTORM_LC_51$I3
.sym 105773 brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 105794 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 105799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105802 $PACKER_VCC_NET
.sym 105803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 105810 $PACKER_VCC_NET
.sym 105811 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105814 $PACKER_VCC_NET
.sym 105815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105819 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105822 $PACKER_VCC_NET
.sym 105823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105827 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105831 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105836 $nextpnr_ICESTORM_LC_110$I3
.sym 105841 brickvga.brick1_SB_DFFE_Q_D
.sym 105845 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105846 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105847 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 105848 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 105853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105854 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 105855 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 105856 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105858 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 105863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105870 $PACKER_VCC_NET
.sym 105871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 105875 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105882 $PACKER_VCC_NET
.sym 105883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105886 $PACKER_VCC_NET
.sym 105887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105898 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 105899 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 105900 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 105901 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105902 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105903 brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 105904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105905 brickvga.brick2_SB_DFFE_Q_D
.sym 105922 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105927 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 105931 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 105934 $PACKER_VCC_NET
.sym 105935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 105938 $PACKER_VCC_NET
.sym 105939 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105942 $PACKER_VCC_NET
.sym 105943 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105947 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105952 $nextpnr_ICESTORM_LC_81$I3
.sym 105953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 105954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105955 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 105956 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 105961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 105962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 105963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105964 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 105965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 105966 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 105969 brickvga.brick1_SB_DFFE_Q_D
.sym 105977 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 105978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 105979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 105980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105981 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 105982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105983 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 105984 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 105986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105990 $PACKER_VCC_NET
.sym 105991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105994 $PACKER_VCC_NET
.sym 105995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 105999 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106002 $PACKER_VCC_NET
.sym 106003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106006 $PACKER_VCC_NET
.sym 106007 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106010 $PACKER_VCC_NET
.sym 106011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106014 $PACKER_VCC_NET
.sym 106015 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106019 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 106024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 106026 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 106027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 106028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 106031 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 106032 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106033 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106035 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106036 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 106037 brickvga.brick5_SB_DFFE_Q_D
.sym 106045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 106049 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 106050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 106051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 106057 brickvga.brick3_SB_DFFE_Q_D
.sym 106061 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106062 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 106063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 106064 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106065 brickvga.brick3[5]
.sym 106066 brickvga.brick3[7]
.sym 106067 row[6]
.sym 106068 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106069 brickvga.brick5[1]
.sym 106070 brickvga.brick5[3]
.sym 106071 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106072 brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 106075 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 106076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 106078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 106079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 106080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106081 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 106082 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[1]
.sym 106083 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106084 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[3]
.sym 106087 brickvga.del_SB_LUT4_I3_2_I2[0]
.sym 106088 del
.sym 106089 brickvga.brick4_SB_DFFE_Q_D
.sym 106093 brickvga.brick3[1]
.sym 106094 brickvga.brick3[3]
.sym 106095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106096 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[1]
.sym 106097 brickvga.brick4[0]
.sym 106098 brickvga.brick4[2]
.sym 106099 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106100 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106101 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106102 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106103 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106104 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106105 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106106 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106107 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 106108 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106111 brickvga.del_SB_LUT4_I3_1_I2[0]
.sym 106112 del
.sym 106113 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 106114 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 106115 row[6]
.sym 106116 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106117 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0]
.sym 106118 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1]
.sym 106119 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2]
.sym 106120 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106121 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 106129 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106130 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 106132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106153 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 106164 brickvga.brick3_SB_DFFE_Q_D
.sym 106165 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106166 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 106168 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106173 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 106174 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 106175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106176 row[6]
.sym 106185 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106186 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 106188 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106189 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106190 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 106192 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106197 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 106229 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 106370 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106371 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106375 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 106378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 106382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106383 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 106386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106387 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 106390 row[6]
.sym 106391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 106394 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 106398 row[8]
.sym 106399 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 106402 row[9]
.sym 106403 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 106408 $nextpnr_ICESTORM_LC_79$I3
.sym 106412 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106415 paddlevga.paddlex[2]
.sym 106416 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106420 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 106421 left_SB_LUT4_I3_I0[5]
.sym 106422 left_SB_LUT4_I3_I1[5]
.sym 106423 right_SB_LUT4_I2_I1[7]
.sym 106424 left$SB_IO_IN
.sym 106425 left_SB_LUT4_I3_I0[7]
.sym 106426 left_SB_LUT4_I3_I1[7]
.sym 106427 right_SB_LUT4_I2_I1[7]
.sym 106428 left$SB_IO_IN
.sym 106429 left_SB_LUT4_I3_I0[2]
.sym 106430 left_SB_LUT4_I3_I1[2]
.sym 106431 right_SB_LUT4_I2_I1[7]
.sym 106432 left$SB_IO_IN
.sym 106434 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106438 paddlevga.paddlex[2]
.sym 106439 $PACKER_VCC_NET
.sym 106442 paddlevga.paddlex[3]
.sym 106443 $PACKER_VCC_NET
.sym 106444 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 106446 paddlevga.paddlex[4]
.sym 106447 $PACKER_VCC_NET
.sym 106448 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 106450 paddlevga.paddlex[5]
.sym 106451 $PACKER_VCC_NET
.sym 106452 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 106454 paddlevga.paddlex[6]
.sym 106455 $PACKER_VCC_NET
.sym 106456 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 106458 paddlevga.paddlex[7]
.sym 106459 $PACKER_VCC_NET
.sym 106460 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 106462 paddlevga.paddlex[8]
.sym 106463 $PACKER_VCC_NET
.sym 106464 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 106466 paddlevga.paddlex[9]
.sym 106467 $PACKER_VCC_NET
.sym 106468 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 106469 left_SB_LUT4_I3_I0[6]
.sym 106470 left_SB_LUT4_I3_I1[6]
.sym 106471 right_SB_LUT4_I2_I1[7]
.sym 106472 left$SB_IO_IN
.sym 106477 left_SB_LUT4_I3_I0[4]
.sym 106478 left_SB_LUT4_I3_I1[4]
.sym 106479 right_SB_LUT4_I2_I1[7]
.sym 106480 left$SB_IO_IN
.sym 106481 left_SB_LUT4_I3_I0[3]
.sym 106482 left_SB_LUT4_I3_I1[3]
.sym 106483 right_SB_LUT4_I2_I1[7]
.sym 106484 left$SB_IO_IN
.sym 106489 left_SB_LUT4_I3_I0[8]
.sym 106490 left_SB_LUT4_I3_I1[8]
.sym 106491 right_SB_LUT4_I2_I1[7]
.sym 106492 left$SB_IO_IN
.sym 106498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106511 $PACKER_VCC_NET
.sym 106514 row[6]
.sym 106515 $PACKER_VCC_NET
.sym 106518 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106519 $PACKER_VCC_NET
.sym 106522 row[8]
.sym 106523 $PACKER_VCC_NET
.sym 106526 row[9]
.sym 106532 $nextpnr_ICESTORM_LC_129$I3
.sym 106562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106566 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106567 ballvga.ballx_SB_DFFESR_Q_6_D[0]
.sym 106570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106571 ballvga.ballx[2]
.sym 106574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106575 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 106578 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106579 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 106582 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106583 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 106586 row[6]
.sym 106587 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 106590 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106591 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 106594 row[8]
.sym 106595 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[8]
.sym 106598 row[9]
.sym 106599 ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1[9]
.sym 106604 $nextpnr_ICESTORM_LC_56$I3
.sym 106635 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 106636 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 106639 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 106640 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 106643 start_SB_LUT4_I2_O[1]
.sym 106644 start_SB_LUT4_I2_O[0]
.sym 106649 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 106658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106662 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106663 $PACKER_VCC_NET
.sym 106666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106667 $PACKER_VCC_NET
.sym 106670 row[6]
.sym 106671 $PACKER_VCC_NET
.sym 106674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106675 $PACKER_VCC_NET
.sym 106678 row[8]
.sym 106679 $PACKER_VCC_NET
.sym 106682 row[9]
.sym 106685 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 106686 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 106687 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2[9]
.sym 106688 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3[6]
.sym 106690 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106694 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106699 $PACKER_VCC_NET
.sym 106702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106703 $PACKER_VCC_NET
.sym 106706 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106710 row[6]
.sym 106711 $PACKER_VCC_NET
.sym 106714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106715 $PACKER_VCC_NET
.sym 106718 row[8]
.sym 106719 $PACKER_VCC_NET
.sym 106722 row[9]
.sym 106725 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106726 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106727 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106728 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 106729 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106730 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106731 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106732 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 106745 brickvga.brick2_SB_DFFE_Q_D
.sym 106754 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 106758 $PACKER_VCC_NET
.sym 106759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 106762 $PACKER_VCC_NET
.sym 106763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 106770 $PACKER_VCC_NET
.sym 106771 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106778 $PACKER_VCC_NET
.sym 106779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106782 $PACKER_VCC_NET
.sym 106783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106786 $PACKER_VCC_NET
.sym 106787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106794 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 106795 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 106796 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 106797 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106798 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106800 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 106801 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106802 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106803 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 106804 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 106809 brickvga.brick1_SB_DFFE_Q_D
.sym 106816 brickvga.brick1_SB_DFFE_Q_D
.sym 106819 row[6]
.sym 106820 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106825 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 106826 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 106827 row[6]
.sym 106828 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106829 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 106835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106836 row[6]
.sym 106837 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106839 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106840 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106841 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106842 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106843 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 106844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106845 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106846 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106847 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 106848 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 106854 $PACKER_VCC_NET
.sym 106855 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 106859 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106863 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 106866 $PACKER_VCC_NET
.sym 106867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 106870 $PACKER_VCC_NET
.sym 106871 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106874 $PACKER_VCC_NET
.sym 106875 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106878 $PACKER_VCC_NET
.sym 106879 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106883 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106886 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 106887 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106888 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 106889 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 106893 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106894 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 106895 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106896 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 106897 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106898 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106899 brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3[2]
.sym 106900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106902 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 106903 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 106904 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106909 brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 106910 brickvga.brick0[8]
.sym 106911 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106912 row[6]
.sym 106914 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 106919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 106922 $PACKER_VCC_NET
.sym 106923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106926 $PACKER_VCC_NET
.sym 106927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 106931 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106934 $PACKER_VCC_NET
.sym 106935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106939 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106946 $PACKER_VCC_NET
.sym 106947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106956 $nextpnr_ICESTORM_LC_135$I3
.sym 106957 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106958 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106959 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 106960 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 106961 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106962 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 106963 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106964 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106965 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 106966 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 106967 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 106968 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 106969 brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 106975 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 106976 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106979 row[8]
.sym 106980 row[9]
.sym 106981 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106982 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 106983 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 106984 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 106987 frame_update_SB_LUT4_I3_I1[1]
.sym 106988 frame_update_SB_LUT4_I3_I1[2]
.sym 106989 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106990 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106991 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106992 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 106995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107000 frame_update_SB_LUT4_I3_I1[1]
.sym 107001 brickvga.brick5_SB_DFFE_Q_D
.sym 107005 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 107006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 107007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 107008 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107009 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107010 frame_update_SB_LUT4_I3_I1[1]
.sym 107011 frame_update_SB_LUT4_I3_I1[2]
.sym 107012 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 107013 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 107014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 107015 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 107017 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107018 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107019 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107020 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 107025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107026 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 107027 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107028 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107029 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 107034 row[9]
.sym 107035 row[8]
.sym 107036 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 107039 col[9]
.sym 107040 col[8]
.sym 107042 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107046 row[8]
.sym 107047 $PACKER_VCC_NET
.sym 107050 row[9]
.sym 107056 $nextpnr_ICESTORM_LC_19$I3
.sym 107057 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107059 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107060 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107061 brickvga.brick4[4]
.sym 107062 brickvga.brick4[6]
.sym 107063 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107064 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107069 brickvga.brick4_SB_DFFE_Q_D
.sym 107073 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 107081 brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 107082 brickvga.brick4[8]
.sym 107083 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107084 row[6]
.sym 107085 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107086 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107087 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 107093 brickvga.brick3[9]
.sym 107094 brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107096 row[6]
.sym 107121 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107122 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 107123 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107124 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 107129 brickvga.brick3_SB_DFFE_Q_D
.sym 107137 brickvga.brick4_SB_DFFE_Q_D
.sym 107153 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107154 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 107155 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107156 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107157 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107158 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107159 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107160 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107165 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107166 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107168 brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 107177 brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O
.sym 107330 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 107334 paddlevga.paddlex[2]
.sym 107338 paddlevga.paddlex[3]
.sym 107342 paddlevga.paddlex[4]
.sym 107343 $PACKER_VCC_NET
.sym 107346 paddlevga.paddlex[5]
.sym 107347 $PACKER_VCC_NET
.sym 107350 paddlevga.paddlex[6]
.sym 107354 paddlevga.paddlex[7]
.sym 107355 $PACKER_VCC_NET
.sym 107358 paddlevga.paddlex[8]
.sym 107359 $PACKER_VCC_NET
.sym 107362 paddlevga.paddlex[9]
.sym 107368 $nextpnr_ICESTORM_LC_122$I3
.sym 107372 paddlevga.paddlex[3]
.sym 107377 right_SB_LUT4_I2_I0[8]
.sym 107378 right_SB_LUT4_I2_I1[7]
.sym 107379 right$SB_IO_IN
.sym 107380 left$SB_IO_IN
.sym 107382 paddlevga.paddlex[2]
.sym 107383 $PACKER_VCC_NET
.sym 107384 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 107388 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 107389 left_SB_LUT4_I3_I0[1]
.sym 107390 left_SB_LUT4_I3_I1[1]
.sym 107391 right_SB_LUT4_I2_I1[7]
.sym 107392 left$SB_IO_IN
.sym 107394 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 107398 paddlevga.paddlex[2]
.sym 107399 $PACKER_VCC_NET
.sym 107400 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 107402 paddlevga.paddlex[3]
.sym 107403 $PACKER_VCC_NET
.sym 107404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 107406 paddlevga.paddlex[4]
.sym 107408 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 107410 paddlevga.paddlex[5]
.sym 107412 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 107414 paddlevga.paddlex[6]
.sym 107415 $PACKER_VCC_NET
.sym 107416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 107418 paddlevga.paddlex[7]
.sym 107419 $PACKER_VCC_NET
.sym 107420 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 107422 paddlevga.paddlex[8]
.sym 107423 $PACKER_VCC_NET
.sym 107424 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 107426 paddlevga.paddlex[9]
.sym 107427 $PACKER_VCC_NET
.sym 107428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 107429 row[8]
.sym 107430 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 107431 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107432 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 107433 row[9]
.sym 107434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 107435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107436 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 107437 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107438 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 107439 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 107440 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107441 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107442 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 107443 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107444 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 107448 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 107452 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 107456 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 107465 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 107466 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 107467 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 107468 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 107473 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 107474 row[9]
.sym 107475 row[6]
.sym 107476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 107485 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 107486 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 107487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107488 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 107509 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 107511 right_SB_LUT4_I2_O[2]
.sym 107512 frame_update_SB_LUT4_I3_I2[1]
.sym 107518 right_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 107519 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 107520 frame_update_SB_LUT4_I3_O[0]
.sym 107522 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 107526 $PACKER_VCC_NET
.sym 107527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107530 $PACKER_VCC_NET
.sym 107531 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 107534 $PACKER_VCC_NET
.sym 107535 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107538 $PACKER_VCC_NET
.sym 107539 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 107542 $PACKER_VCC_NET
.sym 107543 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107546 $PACKER_VCC_NET
.sym 107547 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107550 $PACKER_VCC_NET
.sym 107551 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107554 $PACKER_VCC_NET
.sym 107555 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107564 $nextpnr_ICESTORM_LC_141$I3
.sym 107586 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107590 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107591 $PACKER_VCC_NET
.sym 107594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 107595 $PACKER_VCC_NET
.sym 107598 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107602 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 107603 $PACKER_VCC_NET
.sym 107606 row[6]
.sym 107607 $PACKER_VCC_NET
.sym 107610 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107611 $PACKER_VCC_NET
.sym 107614 row[8]
.sym 107615 $PACKER_VCC_NET
.sym 107618 row[9]
.sym 107621 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[0]
.sym 107622 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q[1]
.sym 107623 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[2]
.sym 107624 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0[3]
.sym 107630 ballvga.changey_SB_LUT4_I3_I1[0]
.sym 107631 ballvga.changey_SB_LUT4_I3_I1[1]
.sym 107632 changey
.sym 107650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 107655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 107662 $PACKER_VCC_NET
.sym 107663 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107667 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107670 $PACKER_VCC_NET
.sym 107671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107674 $PACKER_VCC_NET
.sym 107675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107678 $PACKER_VCC_NET
.sym 107679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107688 $nextpnr_ICESTORM_LC_88$I3
.sym 107706 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 107707 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 107708 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 107709 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107712 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 107714 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107718 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 107722 row[6]
.sym 107723 $PACKER_VCC_NET
.sym 107726 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107727 $PACKER_VCC_NET
.sym 107730 row[8]
.sym 107731 $PACKER_VCC_NET
.sym 107734 row[9]
.sym 107740 $nextpnr_ICESTORM_LC_33$I3
.sym 107741 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 107746 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 107751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107755 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 107758 $PACKER_VCC_NET
.sym 107759 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107763 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 107767 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107770 $PACKER_VCC_NET
.sym 107771 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107774 $PACKER_VCC_NET
.sym 107775 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107783 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107788 $nextpnr_ICESTORM_LC_158$I3
.sym 107790 frame_update_SB_LUT4_I3_I1[2]
.sym 107791 frame_update_SB_LUT4_I3_I2[1]
.sym 107792 frame_update
.sym 107794 row[8]
.sym 107795 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 107796 row[9]
.sym 107797 brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D
.sym 107803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107804 row[6]
.sym 107806 frame_update_SB_LUT4_I3_O[0]
.sym 107807 frame_update_SB_LUT4_I3_O[1]
.sym 107808 frame_update_SB_LUT4_I3_O[2]
.sym 107810 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 107815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107819 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 107823 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107826 $PACKER_VCC_NET
.sym 107827 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 107830 $PACKER_VCC_NET
.sym 107831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107834 $PACKER_VCC_NET
.sym 107835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107838 $PACKER_VCC_NET
.sym 107839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107850 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 107851 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 107852 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 107854 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 107855 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107856 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 107859 frame_update_SB_DFFESR_Q_R[0]
.sym 107860 frame_update_SB_DFFESR_Q_R[1]
.sym 107861 brickvga.brick0_SB_DFFE_Q_D
.sym 107865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107866 ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0_SB_LUT4_O_I1[1]
.sym 107867 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107868 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 107869 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107870 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107871 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107872 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 107874 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 107879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 107883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 107890 $PACKER_VCC_NET
.sym 107891 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107902 $PACKER_VCC_NET
.sym 107903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107906 $PACKER_VCC_NET
.sym 107907 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107914 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[0]
.sym 107915 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 107916 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 107917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 107918 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_I1[1]
.sym 107919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 107920 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107922 del
.sym 107923 ball_display
.sym 107924 brick_display
.sym 107925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107926 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107927 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107929 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 107930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107932 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 107933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 107934 col[9]
.sym 107935 col[8]
.sym 107936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 107937 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 107938 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107939 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 107940 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 107941 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107942 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107944 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107945 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107947 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 107948 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107949 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107950 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 107951 frame_update_SB_LUT4_I3_O[0]
.sym 107952 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 107953 row[9]
.sym 107954 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107955 row[8]
.sym 107956 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 107957 brickvga.brick0_SB_DFFE_Q_D
.sym 107961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 107962 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 107963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 107965 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107966 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107967 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107968 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 107970 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 107971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107972 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 107973 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107974 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 107975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 107976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 107979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 107980 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107985 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 107986 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 107987 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 107988 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 107989 ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O[3]
.sym 107990 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 107991 frame_update_SB_LUT4_I3_O[0]
.sym 107992 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107993 col[8]
.sym 107994 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107995 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 107996 col[9]
.sym 107997 brickvga.brick3_SB_DFFE_Q_D
.sym 108002 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108006 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 108007 $PACKER_VCC_NET
.sym 108010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108011 $PACKER_VCC_NET
.sym 108014 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 108015 $PACKER_VCC_NET
.sym 108018 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108019 $PACKER_VCC_NET
.sym 108022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 108026 row[6]
.sym 108027 $PACKER_VCC_NET
.sym 108030 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108031 $PACKER_VCC_NET
.sym 108034 row[8]
.sym 108035 $PACKER_VCC_NET
.sym 108038 row[9]
.sym 108044 $nextpnr_ICESTORM_LC_38$I3
.sym 108053 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108054 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 108055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 108056 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 108057 brickvga.brick3_SB_DFFE_Q_D
.sym 108077 brickvga.brick3_SB_DFFE_Q_D
.sym 108093 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 108095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 108096 frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 108101 brickvga.brick4_SB_DFFE_Q_D
.sym 108290 right_SB_LUT4_I2_I1[0]
.sym 108295 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 108298 $PACKER_VCC_NET
.sym 108299 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 108302 $PACKER_VCC_NET
.sym 108303 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 108307 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 108311 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 108315 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 108319 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 108324 $nextpnr_ICESTORM_LC_112$I3
.sym 108328 paddlevga.paddlex[9]
.sym 108332 paddlevga.paddlex[7]
.sym 108336 paddlevga.paddlex[2]
.sym 108340 paddlevga.paddlex[5]
.sym 108348 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 108352 paddlevga.paddlex[4]
.sym 108354 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 108355 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 108358 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108359 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 108363 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108367 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108370 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 108371 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108374 row[6]
.sym 108375 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108378 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108382 row[8]
.sym 108383 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108386 row[9]
.sym 108387 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108389 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0[8]
.sym 108390 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1[9]
.sym 108391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[8]
.sym 108392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 108400 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 108404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 108408 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 108412 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 108414 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 108416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 108422 $PACKER_VCC_NET
.sym 108423 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 108426 $PACKER_VCC_NET
.sym 108427 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108431 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 108434 $PACKER_VCC_NET
.sym 108435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108438 $PACKER_VCC_NET
.sym 108439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108443 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108446 $PACKER_VCC_NET
.sym 108447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108453 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 108454 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 108455 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108456 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 108482 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 108487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 108491 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 108492 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 108494 $PACKER_VCC_NET
.sym 108495 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108496 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 108498 $PACKER_VCC_NET
.sym 108499 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 108500 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 108502 $PACKER_VCC_NET
.sym 108503 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108504 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 108507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108508 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 108510 $PACKER_VCC_NET
.sym 108511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108512 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 108514 $PACKER_VCC_NET
.sym 108515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108516 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 108519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108520 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 108524 $nextpnr_ICESTORM_LC_156$I3
.sym 108546 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 108550 $PACKER_VCC_NET
.sym 108551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 108554 $PACKER_VCC_NET
.sym 108555 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 108558 $PACKER_VCC_NET
.sym 108559 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108562 $PACKER_VCC_NET
.sym 108563 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 108567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108570 $PACKER_VCC_NET
.sym 108571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108578 $PACKER_VCC_NET
.sym 108579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108583 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108588 $nextpnr_ICESTORM_LC_114$I3
.sym 108610 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 108615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 108619 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 108622 $PACKER_VCC_NET
.sym 108623 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108627 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 108630 $PACKER_VCC_NET
.sym 108631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108634 $PACKER_VCC_NET
.sym 108635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108639 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108642 $PACKER_VCC_NET
.sym 108643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108647 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108649 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[9]
.sym 108650 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[9]
.sym 108651 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 108652 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[9]
.sym 108674 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 108678 $PACKER_VCC_NET
.sym 108679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 108690 $PACKER_VCC_NET
.sym 108691 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108698 $PACKER_VCC_NET
.sym 108699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108702 $PACKER_VCC_NET
.sym 108703 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108707 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108711 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108716 $nextpnr_ICESTORM_LC_124$I3
.sym 108719 frame_update_SB_DFFESR_Q_R[1]
.sym 108720 frame_update
.sym 108725 $PACKER_GND_NET
.sym 108738 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 108743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 108755 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108762 $PACKER_VCC_NET
.sym 108763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108770 $PACKER_VCC_NET
.sym 108771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108780 $nextpnr_ICESTORM_LC_2$I3
.sym 108805 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108806 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108808 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 108812 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108813 row[9]
.sym 108814 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108815 row[8]
.sym 108816 row[6]
.sym 108820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 108824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 108826 lives_display_SB_LUT4_I1_O[2]
.sym 108827 brick_display
.sym 108828 ball_display
.sym 108829 $PACKER_VCC_NET
.sym 108834 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 108839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108842 $PACKER_VCC_NET
.sym 108843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108847 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 108850 $PACKER_VCC_NET
.sym 108851 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108855 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108858 $PACKER_VCC_NET
.sym 108859 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108863 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108866 $PACKER_VCC_NET
.sym 108867 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108871 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108874 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108875 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108876 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108878 lives_display
.sym 108879 brick_display
.sym 108880 ball_display
.sym 108883 col[8]
.sym 108884 col[9]
.sym 108886 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 108887 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 108888 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108890 brick_display
.sym 108891 lives_display
.sym 108892 ball_display
.sym 108895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 108896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 108898 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 108903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 108915 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108918 $PACKER_VCC_NET
.sym 108919 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108922 $PACKER_VCC_NET
.sym 108923 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108926 $PACKER_VCC_NET
.sym 108927 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108930 $PACKER_VCC_NET
.sym 108931 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108938 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 108939 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 108940 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 108941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 108942 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 108943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 108944 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 108947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 108948 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 108955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108956 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 108958 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108959 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 108960 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 108962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108966 $PACKER_VCC_NET
.sym 108967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108970 $PACKER_VCC_NET
.sym 108971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 108974 $PACKER_VCC_NET
.sym 108975 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108978 $PACKER_VCC_NET
.sym 108979 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108983 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108990 $PACKER_VCC_NET
.sym 108991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108995 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109000 $nextpnr_ICESTORM_LC_22$I3
.sym 109017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 109018 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 109019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 109020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 109026 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109030 $PACKER_VCC_NET
.sym 109031 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109035 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109038 $PACKER_VCC_NET
.sym 109039 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109042 $PACKER_VCC_NET
.sym 109043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109046 $PACKER_VCC_NET
.sym 109047 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109050 $PACKER_VCC_NET
.sym 109051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109055 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109060 $nextpnr_ICESTORM_LC_36$I3
.sym 109074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 109076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 109278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109280 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 109347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 109351 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 109354 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109355 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 109358 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 109359 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 109362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 109363 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 109366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 109367 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 109370 col[8]
.sym 109371 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 109374 col[9]
.sym 109375 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 109379 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 109383 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 109387 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109391 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109395 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109399 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109403 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109407 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109411 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109415 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109420 $nextpnr_ICESTORM_LC_0$I3
.sym 109439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 109440 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 109442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109443 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 109446 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 109447 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 109450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 109451 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 109454 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109455 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 109458 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 109459 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 109462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 109463 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 109466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 109467 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 109470 col[8]
.sym 109471 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 109474 col[9]
.sym 109475 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 109479 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 109483 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109487 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109491 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109495 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109499 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109503 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109507 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109511 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109515 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 109520 $nextpnr_ICESTORM_LC_49$I3
.sym 109538 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 109542 $PACKER_VCC_NET
.sym 109543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 109546 $PACKER_VCC_NET
.sym 109547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109550 $PACKER_VCC_NET
.sym 109551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109554 $PACKER_VCC_NET
.sym 109555 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109559 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109562 $PACKER_VCC_NET
.sym 109563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109570 $PACKER_VCC_NET
.sym 109571 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109580 $nextpnr_ICESTORM_LC_62$I3
.sym 109602 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 109607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 109610 $PACKER_VCC_NET
.sym 109611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109614 $PACKER_VCC_NET
.sym 109615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109618 $PACKER_VCC_NET
.sym 109619 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109626 $PACKER_VCC_NET
.sym 109627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109630 $PACKER_VCC_NET
.sym 109631 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109635 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109639 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109644 $nextpnr_ICESTORM_LC_107$I3
.sym 109666 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 109671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 109675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109678 $PACKER_VCC_NET
.sym 109679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109683 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109686 $PACKER_VCC_NET
.sym 109687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109690 $PACKER_VCC_NET
.sym 109691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109698 $PACKER_VCC_NET
.sym 109699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109703 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109708 $nextpnr_ICESTORM_LC_10$I3
.sym 109720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109723 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 109724 row[6]
.sym 109728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109730 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 109734 $PACKER_VCC_NET
.sym 109735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 109739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109746 $PACKER_VCC_NET
.sym 109747 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109750 $PACKER_VCC_NET
.sym 109751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109754 $PACKER_VCC_NET
.sym 109755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109762 $PACKER_VCC_NET
.sym 109763 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109772 $nextpnr_ICESTORM_LC_64$I3
.sym 109776 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 109780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 109784 col[9]
.sym 109788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 109792 col[8]
.sym 109794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109803 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 109804 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 109808 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109811 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109812 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109815 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 109816 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 109820 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 109824 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109827 col[8]
.sym 109828 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109831 col[9]
.sym 109832 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109833 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 109834 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 109835 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 109836 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109850 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 109851 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 109852 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 109853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 109854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 109855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109856 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109858 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 109863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 109866 $PACKER_VCC_NET
.sym 109867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109870 $PACKER_VCC_NET
.sym 109871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109874 $PACKER_VCC_NET
.sym 109875 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109878 $PACKER_VCC_NET
.sym 109879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109882 $PACKER_VCC_NET
.sym 109883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109890 $PACKER_VCC_NET
.sym 109891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109897 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 109898 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109899 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109900 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 109905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 109908 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 109909 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 109910 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109911 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109912 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 109914 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 109915 row[8]
.sym 109916 row[9]
.sym 109918 row[8]
.sym 109919 brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 109920 row[9]
.sym 109954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109959 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109966 $PACKER_VCC_NET
.sym 109967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109974 $PACKER_VCC_NET
.sym 109975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109979 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 109983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 109984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 109986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109990 $PACKER_VCC_NET
.sym 109991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 109994 $PACKER_VCC_NET
.sym 109995 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109999 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110003 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110006 $PACKER_VCC_NET
.sym 110007 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110015 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110020 $nextpnr_ICESTORM_LC_31$I3
.sym 110210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 110211 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 110214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 110215 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110218 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 110219 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 110222 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 110223 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 110226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 110227 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 110230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 110231 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 110234 col[8]
.sym 110235 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 110238 col[9]
.sym 110239 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 110243 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 110247 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 110251 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110255 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110259 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110263 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110267 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110271 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110275 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110279 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 110282 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 110283 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[17]
.sym 110284 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17]
.sym 110306 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110310 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110315 $PACKER_VCC_NET
.sym 110316 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 110319 $PACKER_VCC_NET
.sym 110320 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110322 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110323 $PACKER_VCC_NET
.sym 110324 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 110328 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110330 row[6]
.sym 110332 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110334 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 110335 $PACKER_VCC_NET
.sym 110336 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 110338 row[8]
.sym 110340 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 110342 row[9]
.sym 110343 $PACKER_VCC_NET
.sym 110344 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 110348 $nextpnr_ICESTORM_LC_100$I3
.sym 110362 $PACKER_VCC_NET
.sym 110363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 110364 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 110370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 110371 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 110374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 110375 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 110378 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 110379 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 110382 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 110383 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 110386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 110387 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 110390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 110391 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 110394 col[8]
.sym 110395 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 110398 col[9]
.sym 110399 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 110403 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 110407 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 110411 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110415 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110419 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110423 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110427 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110431 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110435 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110439 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 110444 $nextpnr_ICESTORM_LC_118$I3
.sym 110466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 110470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110474 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 110475 $PACKER_VCC_NET
.sym 110476 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110478 row[6]
.sym 110480 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110482 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 110483 $PACKER_VCC_NET
.sym 110484 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110486 row[8]
.sym 110487 $PACKER_VCC_NET
.sym 110488 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110490 row[9]
.sym 110491 $PACKER_VCC_NET
.sym 110492 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110496 $nextpnr_ICESTORM_LC_160$I3
.sym 110498 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 110502 $PACKER_VCC_NET
.sym 110503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 110507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110515 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110519 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110522 $PACKER_VCC_NET
.sym 110523 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110526 $PACKER_VCC_NET
.sym 110527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110530 $PACKER_VCC_NET
.sym 110531 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110540 $nextpnr_ICESTORM_LC_86$I3
.sym 110626 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110630 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110635 $PACKER_VCC_NET
.sym 110638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 110639 $PACKER_VCC_NET
.sym 110642 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110643 $PACKER_VCC_NET
.sym 110646 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 110647 $PACKER_VCC_NET
.sym 110650 row[6]
.sym 110651 $PACKER_VCC_NET
.sym 110654 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 110655 $PACKER_VCC_NET
.sym 110658 row[8]
.sym 110659 $PACKER_VCC_NET
.sym 110662 row[9]
.sym 110668 $nextpnr_ICESTORM_LC_26$I3
.sym 110675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110677 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 110690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 110695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110703 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110707 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110711 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110714 $PACKER_VCC_NET
.sym 110715 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110718 $PACKER_VCC_NET
.sym 110719 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110723 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110727 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[9]
.sym 110728 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 110731 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 110732 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 110733 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 110734 right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 110735 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110736 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 110745 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 110746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 110747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 110758 $PACKER_VCC_NET
.sym 110759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110762 $PACKER_VCC_NET
.sym 110763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110767 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110774 $PACKER_VCC_NET
.sym 110775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110778 $PACKER_VCC_NET
.sym 110779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110792 $nextpnr_ICESTORM_LC_152$I3
.sym 110797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 110798 col[9]
.sym 110799 col[8]
.sym 110800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 110818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 110823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110831 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110834 $PACKER_VCC_NET
.sym 110835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110838 $PACKER_VCC_NET
.sym 110839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110842 $PACKER_VCC_NET
.sym 110843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110851 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110854 $PACKER_VCC_NET
.sym 110856 $nextpnr_ICESTORM_LC_66$I3
.sym 110859 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 110860 $nextpnr_ICESTORM_LC_66$COUT
.sym 110862 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 110863 frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 110864 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 110865 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 110866 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 110867 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 110868 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 110869 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 110870 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110871 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110872 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 110878 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110879 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 110880 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 110887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110890 $PACKER_VCC_NET
.sym 110891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110894 $PACKER_VCC_NET
.sym 110895 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110902 $PACKER_VCC_NET
.sym 110903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110907 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110910 $PACKER_VCC_NET
.sym 110911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 110918 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 110919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 110920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 110921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 110922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[1]
.sym 110923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 110924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 110929 col[9]
.sym 110930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110932 col[8]
.sym 110937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 110938 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 110939 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 110940 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 110946 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110950 $PACKER_VCC_NET
.sym 110951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110958 $PACKER_VCC_NET
.sym 110959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110969 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 110970 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 110971 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 110972 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 111170 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111174 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 111178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111179 $PACKER_VCC_NET
.sym 111180 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 111182 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 111184 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 111186 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 111187 $PACKER_VCC_NET
.sym 111188 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 111190 row[6]
.sym 111191 $PACKER_VCC_NET
.sym 111192 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 111194 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 111196 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 111198 row[8]
.sym 111199 $PACKER_VCC_NET
.sym 111200 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 111202 row[9]
.sym 111203 $PACKER_VCC_NET
.sym 111204 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 111208 $nextpnr_ICESTORM_LC_70$I3
.sym 111232 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 111266 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 111271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 111274 $PACKER_VCC_NET
.sym 111275 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 111278 $PACKER_VCC_NET
.sym 111279 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111282 $PACKER_VCC_NET
.sym 111283 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111286 $PACKER_VCC_NET
.sym 111287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111290 $PACKER_VCC_NET
.sym 111291 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111295 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111298 $PACKER_VCC_NET
.sym 111299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111308 $nextpnr_ICESTORM_LC_120$I3
.sym 111316 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111320 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111330 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 111334 $PACKER_VCC_NET
.sym 111335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 111336 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 111339 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 111340 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 111343 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111344 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 111347 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111348 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 111350 $PACKER_VCC_NET
.sym 111351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111352 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 111355 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111356 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 111359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111360 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 111362 $PACKER_VCC_NET
.sym 111363 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111364 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 111367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111368 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 111372 $nextpnr_ICESTORM_LC_166$I3
.sym 111390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 111392 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111399 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 111402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 111403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 111406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 111407 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 111410 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 111411 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111414 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 111415 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 111418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 111419 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 111422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 111423 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 111426 col[8]
.sym 111427 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 111430 col[9]
.sym 111431 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 111435 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 111439 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111443 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111447 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111451 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111455 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111459 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111463 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111467 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111471 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 111476 $nextpnr_ICESTORM_LC_98$I3
.sym 111490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 111494 $PACKER_VCC_NET
.sym 111495 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 111498 $PACKER_VCC_NET
.sym 111499 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111502 $PACKER_VCC_NET
.sym 111503 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111506 $PACKER_VCC_NET
.sym 111507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111510 $PACKER_VCC_NET
.sym 111511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111523 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111528 $nextpnr_ICESTORM_LC_28$I3
.sym 111554 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 111559 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111563 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111570 $PACKER_VCC_NET
.sym 111571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111574 $PACKER_VCC_NET
.sym 111575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111583 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111586 $PACKER_VCC_NET
.sym 111588 $nextpnr_ICESTORM_LC_146$I3
.sym 111589 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 111590 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 111591 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 111592 $nextpnr_ICESTORM_LC_146$COUT
.sym 111618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 111623 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 111627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 111630 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 111631 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111634 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 111635 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 111639 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 111643 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111646 col[8]
.sym 111647 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111650 col[9]
.sym 111651 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111655 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 111659 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111663 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111667 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111671 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111675 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111679 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111683 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111687 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111691 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 111695 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111696 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 111718 $PACKER_VCC_NET
.sym 111719 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 111722 $PACKER_VCC_NET
.sym 111723 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111726 $PACKER_VCC_NET
.sym 111727 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111735 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111739 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111742 $PACKER_VCC_NET
.sym 111743 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111747 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111750 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111751 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111752 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111778 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 111782 $PACKER_VCC_NET
.sym 111783 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111786 $PACKER_VCC_NET
.sym 111787 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111790 $PACKER_VCC_NET
.sym 111791 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111794 $PACKER_VCC_NET
.sym 111795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111802 $PACKER_VCC_NET
.sym 111804 $nextpnr_ICESTORM_LC_144$I3
.sym 111805 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111806 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 111807 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 111808 $nextpnr_ICESTORM_LC_144$COUT
.sym 111811 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 111814 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111815 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111816 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111819 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 111820 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 111822 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 111823 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111824 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111825 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 111826 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 111827 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 111828 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 111831 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 111832 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111834 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 111835 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 111836 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 111837 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 111838 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 111839 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 111840 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[3]
.sym 111846 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 111847 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 111848 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
.sym 111851 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 111852 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 111855 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 111856 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 111859 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 111860 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111863 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 111864 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 111866 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 111867 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 111868 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111871 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 111872 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 111894 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 111895 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 111896 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 111897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 111898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 111899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111904 valid1
.sym 112130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112135 $PACKER_VCC_NET
.sym 112138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112139 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 112142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 112143 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 112146 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 112147 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 112150 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 112151 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 112154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 112155 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 112158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 112159 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 112162 col[8]
.sym 112163 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 112166 col[9]
.sym 112167 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 112171 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 112175 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 112179 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112183 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112187 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112191 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112195 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112199 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112203 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112207 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 112212 $nextpnr_ICESTORM_LC_73$I3
.sym 112224 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 112226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112230 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112231 $PACKER_VCC_NET
.sym 112234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112235 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 112238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 112239 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112242 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 112243 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 112246 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 112247 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 112250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 112251 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 112254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 112255 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 112258 col[8]
.sym 112259 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 112262 col[9]
.sym 112263 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 112267 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112271 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[11]
.sym 112275 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112279 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112283 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112287 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112291 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112295 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112299 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112303 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[12]
.sym 112306 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 112307 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 112308 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 112313 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112314 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 112315 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112316 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 112322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 112327 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112330 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 112331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112334 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 112335 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 112339 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112342 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 112343 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 112346 col[8]
.sym 112347 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 112350 col[9]
.sym 112351 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 112355 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 112359 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 112363 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112367 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112371 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112375 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112379 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112383 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112387 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112391 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112394 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 112395 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 112396 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 112409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112411 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112412 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112424 row[9]
.sym 112432 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 112436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 112450 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 112454 $PACKER_VCC_NET
.sym 112455 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112459 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112470 $PACKER_VCC_NET
.sym 112471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112474 $PACKER_VCC_NET
.sym 112475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112482 $PACKER_VCC_NET
.sym 112484 $nextpnr_ICESTORM_LC_17$I3
.sym 112485 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 112486 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 112487 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 112488 $nextpnr_ICESTORM_LC_17$COUT
.sym 112492 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112500 row[6]
.sym 112504 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 112508 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 112514 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 112518 $PACKER_VCC_NET
.sym 112519 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112522 $PACKER_VCC_NET
.sym 112523 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112534 $PACKER_VCC_NET
.sym 112535 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112539 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112543 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112548 $nextpnr_ICESTORM_LC_133$I3
.sym 112550 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112552 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112554 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 112555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 112556 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 112559 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112560 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112564 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112565 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 112576 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 112578 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112583 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112584 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112587 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112588 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112591 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112592 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112595 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 112596 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 112599 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 112600 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 112603 row[6]
.sym 112604 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 112607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 112608 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 112611 row[8]
.sym 112612 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 112615 row[9]
.sym 112616 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 112620 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 112624 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 112627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 112631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 112632 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 112633 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 112634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 112635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 112636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 112638 frame_update_SB_LUT4_I3_O[1]
.sym 112639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 112640 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 112642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 112646 $PACKER_VCC_NET
.sym 112647 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 112651 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112654 $PACKER_VCC_NET
.sym 112655 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 112658 $PACKER_VCC_NET
.sym 112659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112662 $PACKER_VCC_NET
.sym 112663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112666 $PACKER_VCC_NET
.sym 112667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112678 $PACKER_VCC_NET
.sym 112680 $nextpnr_ICESTORM_LC_68$I3
.sym 112683 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112684 $nextpnr_ICESTORM_LC_68$COUT
.sym 112701 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112702 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112703 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112704 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112705 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 112706 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 112707 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112708 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 112715 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112716 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112717 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112718 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112719 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112720 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 112723 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 112724 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 112729 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 112730 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 112731 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112732 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 112733 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112734 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112735 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 112736 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112737 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 112738 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112739 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 112740 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 112742 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 112743 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 112744 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 112745 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 112746 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112747 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 112748 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 112749 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112750 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112751 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112752 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 112753 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112754 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112755 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112756 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 112757 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 112758 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112759 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112760 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 112761 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112762 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112763 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112764 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 112767 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 112768 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112771 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 112772 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112775 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 112776 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 112779 startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 112780 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112783 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 112784 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 112785 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 112786 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 112787 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 112788 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112791 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 112792 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 112793 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 112794 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 112795 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 112796 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 112799 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 112800 startdisplay_SB_DFFESS_Q_3_D[1]
.sym 112809 startdisplay_SB_DFFESS_Q_3_D[0]
.sym 112818 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112819 lives_display_SB_LUT4_I1_O[1]
.sym 112820 lives_display_SB_LUT4_I1_O[2]
.sym 112822 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[1]
.sym 112823 startdisplay_SB_DFFESS_Q_5_D[1]
.sym 112824 startdisplay_SB_DFFESS_Q_5_D[2]
.sym 112825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 112826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[1]
.sym 112827 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 112828 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 112829 startdisplay_SB_DFFESS_Q_5_D[2]
.sym 112837 lives_display_SB_LUT4_I1_O[2]
.sym 112838 lives_display_SB_LUT4_I2_O[0]
.sym 112839 startdisplay[5]
.sym 112840 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112845 lives_display_SB_LUT4_I2_O[0]
.sym 112846 lives_display_SB_LUT4_I1_O[2]
.sym 112847 startdisplay[3]
.sym 112848 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112854 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112855 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 112856 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112858 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112859 startdisplay[0]
.sym 112860 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112873 lives_display_SB_LUT4_I1_O[2]
.sym 112874 lives_display_SB_LUT4_I2_O[0]
.sym 112875 startdisplay[4]
.sym 112876 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112877 lives_display_SB_LUT4_I2_O[0]
.sym 112878 lives_display_SB_LUT4_I1_O[2]
.sym 112879 lives_display_SB_LUT4_I2_O[2]
.sym 112880 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 113068 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 113076 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 113084 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 113090 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 113094 $PACKER_VCC_NET
.sym 113095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 113099 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 113100 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 113103 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113104 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 113106 $PACKER_VCC_NET
.sym 113107 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113108 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 113110 $PACKER_VCC_NET
.sym 113111 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113112 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 113115 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113116 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 113119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113120 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 113122 $PACKER_VCC_NET
.sym 113123 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113124 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 113127 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113128 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 113130 $PACKER_VCC_NET
.sym 113132 $nextpnr_ICESTORM_LC_154$I3
.sym 113134 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 113135 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 113136 $nextpnr_ICESTORM_LC_154$COUT
.sym 113139 col[8]
.sym 113140 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 113144 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 113148 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 113152 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 113164 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 113185 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 113186 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 113187 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 113188 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 113192 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 113196 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 113200 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 113204 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 113205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 113206 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113207 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 113208 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 113210 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113212 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113216 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 113218 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113222 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113226 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 113227 $PACKER_VCC_NET
.sym 113228 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 113231 $PACKER_VCC_NET
.sym 113232 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113234 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 113235 $PACKER_VCC_NET
.sym 113236 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113238 row[6]
.sym 113239 $PACKER_VCC_NET
.sym 113240 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113242 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 113244 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113246 row[8]
.sym 113247 $PACKER_VCC_NET
.sym 113248 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113250 row[9]
.sym 113251 $PACKER_VCC_NET
.sym 113252 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113254 $PACKER_VCC_NET
.sym 113256 $nextpnr_ICESTORM_LC_45$I3
.sym 113258 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 113259 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 113260 $nextpnr_ICESTORM_LC_45$COUT
.sym 113264 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 113268 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[11]
.sym 113280 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 113314 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113318 $PACKER_VCC_NET
.sym 113319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113320 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113322 $PACKER_VCC_NET
.sym 113323 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113324 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 113326 $PACKER_VCC_NET
.sym 113327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113328 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 113330 $PACKER_VCC_NET
.sym 113331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113332 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 113335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113336 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 113340 $nextpnr_ICESTORM_LC_168$I3
.sym 113346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 113351 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 113354 $PACKER_VCC_NET
.sym 113355 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113358 $PACKER_VCC_NET
.sym 113359 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113363 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113366 $PACKER_VCC_NET
.sym 113367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113371 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113374 $PACKER_VCC_NET
.sym 113375 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113379 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113384 $nextpnr_ICESTORM_LC_41$I3
.sym 113410 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113415 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113416 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113418 $PACKER_VCC_NET
.sym 113419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113427 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113430 $PACKER_VCC_NET
.sym 113431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113438 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 113439 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 113440 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 113442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113446 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113447 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113451 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 113454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 113455 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 113458 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 113459 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 113462 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 113463 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 113466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 113467 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 113470 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 113471 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 113474 col[8]
.sym 113475 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 113478 col[9]
.sym 113479 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 113483 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 113487 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113491 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113495 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113499 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113503 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113507 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113511 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113515 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113519 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113521 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 113522 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 113523 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 113524 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 113528 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 113530 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 113531 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 113532 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 113533 col[8]
.sym 113534 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 113535 col[9]
.sym 113536 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 113548 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 113552 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113556 row[8]
.sym 113569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 113570 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 113571 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113596 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 113606 $PACKER_VCC_NET
.sym 113607 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 113610 $PACKER_VCC_NET
.sym 113611 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113614 $PACKER_VCC_NET
.sym 113615 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 113618 $PACKER_VCC_NET
.sym 113619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113626 $PACKER_VCC_NET
.sym 113627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113630 $PACKER_VCC_NET
.sym 113631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113638 $PACKER_VCC_NET
.sym 113640 $nextpnr_ICESTORM_LC_92$I3
.sym 113643 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 113644 $nextpnr_ICESTORM_LC_92$COUT
.sym 113666 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113670 $PACKER_VCC_NET
.sym 113671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113679 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113685 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 113686 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 113687 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 113688 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 113698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113702 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 113706 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113707 $PACKER_VCC_NET
.sym 113708 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 113710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 113711 $PACKER_VCC_NET
.sym 113712 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 113714 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 113716 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 113718 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 113719 $PACKER_VCC_NET
.sym 113720 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 113722 row[6]
.sym 113724 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 113726 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 113727 $PACKER_VCC_NET
.sym 113728 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 113730 row[8]
.sym 113732 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 113734 row[9]
.sym 113735 $PACKER_VCC_NET
.sym 113736 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 113738 $PACKER_VCC_NET
.sym 113740 $nextpnr_ICESTORM_LC_24$I3
.sym 113742 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 113743 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 113744 $nextpnr_ICESTORM_LC_24$COUT
.sym 113745 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 113746 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 113747 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 113748 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 113749 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 113750 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 113751 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 113752 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 113753 col[8]
.sym 113754 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 113755 col[9]
.sym 113756 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 113757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 113758 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 113759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 113760 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 113768 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 113776 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 113780 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 113788 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 113794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 113802 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 113803 $PACKER_VCC_NET
.sym 113806 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 113807 $PACKER_VCC_NET
.sym 113810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 113811 $PACKER_VCC_NET
.sym 113814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 113815 $PACKER_VCC_NET
.sym 113818 col[8]
.sym 113819 $PACKER_VCC_NET
.sym 113822 col[9]
.sym 113828 $nextpnr_ICESTORM_LC_78$I3
.sym 114081 col[9]
.sym 114082 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 114083 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114084 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 114087 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 114088 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 114089 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 114090 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114091 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 114092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 114096 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 114099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 114100 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 114101 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 114102 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 114103 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 114104 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 114105 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 114106 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 114107 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 114108 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 114109 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 114110 col[9]
.sym 114111 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114112 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 114129 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114130 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 114131 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 114132 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 114154 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114155 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114156 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 114164 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 114177 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 114178 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 114179 col[9]
.sym 114180 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 114203 col[8]
.sym 114204 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 114274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114279 $PACKER_VCC_NET
.sym 114282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114283 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114287 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114290 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114291 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114294 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 114295 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 114299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 114302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 114303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 114306 col[8]
.sym 114307 row[6]
.sym 114310 col[9]
.sym 114311 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 114315 row[8]
.sym 114319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114323 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114343 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114347 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114354 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 114355 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 114356 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 114370 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114375 $PACKER_VCC_NET
.sym 114378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 114382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 114386 row[6]
.sym 114390 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 114394 row[8]
.sym 114395 $PACKER_VCC_NET
.sym 114398 row[9]
.sym 114404 $nextpnr_ICESTORM_LC_4$I3
.sym 114412 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 114416 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 114424 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 114428 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 114434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114438 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114444 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 114446 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114447 $PACKER_VCC_NET
.sym 114448 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114450 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 114451 $PACKER_VCC_NET
.sym 114452 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 114454 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 114456 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 114458 row[6]
.sym 114460 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 114462 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 114463 $PACKER_VCC_NET
.sym 114464 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114466 row[8]
.sym 114467 $PACKER_VCC_NET
.sym 114468 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 114470 row[9]
.sym 114471 $PACKER_VCC_NET
.sym 114472 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 114476 $nextpnr_ICESTORM_LC_131$I3
.sym 114477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 114478 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 114479 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 114480 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 114481 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 114482 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 114483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 114484 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 114486 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114487 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 114488 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 114492 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 114493 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 114494 col[8]
.sym 114495 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 114496 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 114498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114502 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114507 $PACKER_VCC_NET
.sym 114510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114511 $PACKER_VCC_NET
.sym 114514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 114518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 114519 $PACKER_VCC_NET
.sym 114522 row[6]
.sym 114523 $PACKER_VCC_NET
.sym 114526 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 114530 row[8]
.sym 114531 $PACKER_VCC_NET
.sym 114534 row[9]
.sym 114538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114540 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114544 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 114545 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114546 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114547 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 114548 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114549 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114550 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114551 col[9]
.sym 114552 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114556 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 114557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 114558 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 114559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 114560 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 114569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114570 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114571 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 114572 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 114581 col[8]
.sym 114582 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 114583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114584 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 114599 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 114603 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 114606 $PACKER_VCC_NET
.sym 114607 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 114611 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114615 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114618 $PACKER_VCC_NET
.sym 114619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114632 $nextpnr_ICESTORM_LC_148$I3
.sym 114638 row[9]
.sym 114639 row[8]
.sym 114640 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 114641 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 114642 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114643 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114644 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 114657 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 114658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114659 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 114660 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 114661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 114663 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 114664 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114671 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 114672 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 114673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114675 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114681 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 114682 col[8]
.sym 114683 row[6]
.sym 114684 col[9]
.sym 114685 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114686 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 114687 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 114688 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 114696 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 114700 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 114704 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 114708 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 114710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114711 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 114712 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114714 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114720 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 114722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114727 $PACKER_VCC_NET
.sym 114730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114735 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 114738 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114739 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 114742 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 114743 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 114746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[2]
.sym 114747 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 114750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 114751 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 114754 col[8]
.sym 114755 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 114758 col[9]
.sym 114759 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 114763 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 114767 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 114771 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114775 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114779 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114783 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114787 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114791 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114795 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114799 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[12]
.sym 114804 $nextpnr_ICESTORM_LC_15$I3
.sym 115426 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 115431 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115434 $PACKER_VCC_NET
.sym 115435 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 115438 $PACKER_VCC_NET
.sym 115439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115442 $PACKER_VCC_NET
.sym 115443 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115460 $nextpnr_ICESTORM_LC_43$I3
.sym 115482 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 115483 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115484 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 115486 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 115487 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115488 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115490 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115495 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 115499 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115500 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 115502 $PACKER_VCC_NET
.sym 115503 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115504 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 115506 $PACKER_VCC_NET
.sym 115507 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115508 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 115510 $PACKER_VCC_NET
.sym 115511 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115512 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 115515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115516 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 115518 $PACKER_VCC_NET
.sym 115520 $nextpnr_ICESTORM_LC_48$I3
.sym 115522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115523 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 115524 $nextpnr_ICESTORM_LC_48$COUT
.sym 115554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 115558 $PACKER_VCC_NET
.sym 115559 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1[0]
.sym 115563 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115567 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 115570 $PACKER_VCC_NET
.sym 115571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115578 $PACKER_VCC_NET
.sym 115579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115583 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115587 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115592 $nextpnr_ICESTORM_LC_95$I3
.sym 115618 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115630 $PACKER_VCC_NET
.sym 115631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115634 $PACKER_VCC_NET
.sym 115635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 115640 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 121652 clk_pxl$SB_IO_OUT
