

================================================================
== Vivado HLS Report for 'RCC_GetClocksFreq'
================================================================
* Date:           Wed Jul  1 18:04:40 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      38|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       6|      38|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  6|   0|    6|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  6|   0|    6|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |        RCC_GetClocksFreq       | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |        RCC_GetClocksFreq       | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |        RCC_GetClocksFreq       | return value |
|ap_done                                | out |    1| ap_ctrl_hs |        RCC_GetClocksFreq       | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |        RCC_GetClocksFreq       | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |        RCC_GetClocksFreq       | return value |
|RCC_Clocks_SYSCLK_Frequency_i          |  in |   32|   ap_ovld  |   RCC_Clocks_SYSCLK_Frequency  |    pointer   |
|RCC_Clocks_SYSCLK_Frequency_o          | out |   32|   ap_ovld  |   RCC_Clocks_SYSCLK_Frequency  |    pointer   |
|RCC_Clocks_SYSCLK_Frequency_o_ap_vld   | out |    1|   ap_ovld  |   RCC_Clocks_SYSCLK_Frequency  |    pointer   |
|RCC_Clocks_HCLK_Frequency_i            |  in |   32|   ap_ovld  |    RCC_Clocks_HCLK_Frequency   |    pointer   |
|RCC_Clocks_HCLK_Frequency_o            | out |   32|   ap_ovld  |    RCC_Clocks_HCLK_Frequency   |    pointer   |
|RCC_Clocks_HCLK_Frequency_o_ap_vld     | out |    1|   ap_ovld  |    RCC_Clocks_HCLK_Frequency   |    pointer   |
|RCC_Clocks_PCLK_Frequency_i            |  in |   32|   ap_ovld  |    RCC_Clocks_PCLK_Frequency   |    pointer   |
|RCC_Clocks_PCLK_Frequency_o            | out |   32|   ap_ovld  |    RCC_Clocks_PCLK_Frequency   |    pointer   |
|RCC_Clocks_PCLK_Frequency_o_ap_vld     | out |    1|   ap_ovld  |    RCC_Clocks_PCLK_Frequency   |    pointer   |
|RCC_Clocks_ADCCLK_Frequency            | out |   32|   ap_vld   |   RCC_Clocks_ADCCLK_Frequency  |    pointer   |
|RCC_Clocks_ADCCLK_Frequency_ap_vld     | out |    1|   ap_vld   |   RCC_Clocks_ADCCLK_Frequency  |    pointer   |
|RCC_Clocks_CECCLK_Frequency            | out |   32|   ap_vld   |   RCC_Clocks_CECCLK_Frequency  |    pointer   |
|RCC_Clocks_CECCLK_Frequency_ap_vld     | out |    1|   ap_vld   |   RCC_Clocks_CECCLK_Frequency  |    pointer   |
|RCC_Clocks_I2C1CLK_Frequency           | out |   32|   ap_vld   |  RCC_Clocks_I2C1CLK_Frequency  |    pointer   |
|RCC_Clocks_I2C1CLK_Frequency_ap_vld    | out |    1|   ap_vld   |  RCC_Clocks_I2C1CLK_Frequency  |    pointer   |
|RCC_Clocks_USART1CLK_Frequency         | out |   32|   ap_vld   | RCC_Clocks_USART1CLK_Frequency |    pointer   |
|RCC_Clocks_USART1CLK_Frequency_ap_vld  | out |    1|   ap_vld   | RCC_Clocks_USART1CLK_Frequency |    pointer   |
|RCC_Clocks_USART2CLK_Frequency         | out |   32|   ap_vld   | RCC_Clocks_USART2CLK_Frequency |    pointer   |
|RCC_Clocks_USART2CLK_Frequency_ap_vld  | out |    1|   ap_vld   | RCC_Clocks_USART2CLK_Frequency |    pointer   |
|RCC_Clocks_USBCLK_Frequency            | out |   32|   ap_vld   |   RCC_Clocks_USBCLK_Frequency  |    pointer   |
|RCC_Clocks_USBCLK_Frequency_ap_vld     | out |    1|   ap_vld   |   RCC_Clocks_USBCLK_Frequency  |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_SYSCLK_Frequency, i32 0)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:55]   --->   Operation 7 'write' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%RCC_Clocks_SYSCLK_Fr = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_SYSCLK_Frequency)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:92]   --->   Operation 8 'read' 'RCC_Clocks_SYSCLK_Fr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_HCLK_Frequency, i32 %RCC_Clocks_SYSCLK_Fr)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:92]   --->   Operation 9 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%RCC_Clocks_HCLK_Freq = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_HCLK_Frequency)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:99]   --->   Operation 10 'read' 'RCC_Clocks_HCLK_Freq' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency, i32 %RCC_Clocks_HCLK_Freq)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:99]   --->   Operation 11 'write' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%RCC_Clocks_PCLK_Freq = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:117]   --->   Operation 12 'read' 'RCC_Clocks_PCLK_Freq' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %RCC_Clocks_PCLK_Freq, i32 2, i32 31)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:117]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i30 %trunc_ln to i32" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:117]   --->   Operation 14 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_ADCCLK_Frequency, i32 %sext_ln117)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:117]   --->   Operation 15 'write' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%RCC_Clocks_PCLK_Freq_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:150]   --->   Operation 16 'read' 'RCC_Clocks_PCLK_Freq_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_USART1CLK_Frequency, i32 %RCC_Clocks_PCLK_Freq_1)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:150]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_SYSCLK_Frequency), !map !147"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_HCLK_Frequency), !map !151"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_PCLK_Frequency), !map !155"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_ADCCLK_Frequency), !map !159"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_CECCLK_Frequency), !map !163"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_I2C1CLK_Frequency), !map !167"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_USART1CLK_Frequency), !map !171"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_USART2CLK_Frequency), !map !175"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_USBCLK_Frequency), !map !179"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @RCC_GetClocksFreq_st) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_CECCLK_Frequency, i32 0)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:131]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%RCC_Clocks_SYSCLK_Fr_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_SYSCLK_Frequency)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:143]   --->   Operation 29 'read' 'RCC_Clocks_SYSCLK_Fr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_I2C1CLK_Frequency, i32 %RCC_Clocks_SYSCLK_Fr_1)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:143]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%RCC_Clocks_PCLK_Freq_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:172]   --->   Operation 31 'read' 'RCC_Clocks_PCLK_Freq_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_USART2CLK_Frequency, i32 %RCC_Clocks_PCLK_Freq_2)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:172]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_USBCLK_Frequency, i32 0)" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:199]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c:201]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ RCC_Clocks_SYSCLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ RCC_Clocks_HCLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ RCC_Clocks_PCLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ RCC_Clocks_ADCCLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ RCC_Clocks_CECCLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ RCC_Clocks_I2C1CLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ RCC_Clocks_USART1CLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ RCC_Clocks_USART2CLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ RCC_Clocks_USBCLK_Frequency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
write_ln55             (write        ) [ 0000000]
RCC_Clocks_SYSCLK_Fr   (read         ) [ 0000000]
write_ln92             (write        ) [ 0000000]
RCC_Clocks_HCLK_Freq   (read         ) [ 0000000]
write_ln99             (write        ) [ 0000000]
RCC_Clocks_PCLK_Freq   (read         ) [ 0000000]
trunc_ln               (partselect   ) [ 0000000]
sext_ln117             (sext         ) [ 0000000]
write_ln117            (write        ) [ 0000000]
RCC_Clocks_PCLK_Freq_1 (read         ) [ 0000000]
write_ln150            (write        ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000]
spectopmodule_ln0      (spectopmodule) [ 0000000]
write_ln131            (write        ) [ 0000000]
RCC_Clocks_SYSCLK_Fr_1 (read         ) [ 0000000]
write_ln143            (write        ) [ 0000000]
RCC_Clocks_PCLK_Freq_2 (read         ) [ 0000000]
write_ln172            (write        ) [ 0000000]
write_ln199            (write        ) [ 0000000]
ret_ln201              (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="RCC_Clocks_SYSCLK_Frequency">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_SYSCLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="RCC_Clocks_HCLK_Frequency">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_HCLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="RCC_Clocks_PCLK_Frequency">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_PCLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="RCC_Clocks_ADCCLK_Frequency">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_ADCCLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RCC_Clocks_CECCLK_Frequency">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_CECCLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="RCC_Clocks_I2C1CLK_Frequency">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_I2C1CLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="RCC_Clocks_USART1CLK_Frequency">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_USART1CLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="RCC_Clocks_USART2CLK_Frequency">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_USART2CLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="RCC_Clocks_USBCLK_Frequency">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_Clocks_USBCLK_Frequency"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RCC_GetClocksFreq_st"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln55_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RCC_Clocks_SYSCLK_Fr/2 RCC_Clocks_SYSCLK_Fr_1/6 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln92_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="RCC_Clocks_HCLK_Freq_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RCC_Clocks_HCLK_Freq/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln99_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RCC_Clocks_PCLK_Freq/4 RCC_Clocks_PCLK_Freq_1/5 RCC_Clocks_PCLK_Freq_2/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln117_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="30" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln150_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln131_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln143_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln172_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln172/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln199_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln199/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="30" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="6" slack="0"/>
<pin id="130" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sext_ln117_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="30" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="18" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="20" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="48"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="44" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="58" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="72" pin="2"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="44" pin="2"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="72" pin="2"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="72" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="125" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RCC_Clocks_SYSCLK_Frequency | {1 }
	Port: RCC_Clocks_HCLK_Frequency | {2 }
	Port: RCC_Clocks_PCLK_Frequency | {3 }
	Port: RCC_Clocks_ADCCLK_Frequency | {4 }
	Port: RCC_Clocks_CECCLK_Frequency | {6 }
	Port: RCC_Clocks_I2C1CLK_Frequency | {6 }
	Port: RCC_Clocks_USART1CLK_Frequency | {5 }
	Port: RCC_Clocks_USART2CLK_Frequency | {6 }
	Port: RCC_Clocks_USBCLK_Frequency | {6 }
 - Input state : 
	Port: RCC_GetClocksFreq : RCC_Clocks_SYSCLK_Frequency | {2 6 }
	Port: RCC_GetClocksFreq : RCC_Clocks_HCLK_Frequency | {3 }
	Port: RCC_GetClocksFreq : RCC_Clocks_PCLK_Frequency | {4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		sext_ln117 : 1
		write_ln117 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|
| Operation|         Functional Unit         |
|----------|---------------------------------|
|          |      write_ln55_write_fu_36     |
|          |      write_ln92_write_fu_50     |
|          |      write_ln99_write_fu_64     |
|          |     write_ln117_write_fu_78     |
|   write  |     write_ln150_write_fu_85     |
|          |     write_ln131_write_fu_93     |
|          |     write_ln143_write_fu_101    |
|          |     write_ln172_write_fu_109    |
|          |     write_ln199_write_fu_117    |
|----------|---------------------------------|
|          |          grp_read_fu_44         |
|   read   | RCC_Clocks_HCLK_Freq_read_fu_58 |
|          |          grp_read_fu_72         |
|----------|---------------------------------|
|partselect|         trunc_ln_fu_125         |
|----------|---------------------------------|
|   sext   |        sext_ln117_fu_135        |
|----------|---------------------------------|
|   Total  |                                 |
|----------|---------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
