
---------- Begin Simulation Statistics ----------
final_tick                               112355137000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 384891                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664960                       # Number of bytes of host memory used
host_op_rate                                   421193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   259.81                       # Real time elapsed on the host
host_tick_rate                              432444515                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112355                       # Number of seconds simulated
sim_ticks                                112355137000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.123551                       # CPI: cycles per instruction
system.cpu.discardedOps                        720409                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3056871                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.890035                       # IPC: instructions per cycle
system.cpu.numCycles                        112355137                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646335     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534648     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       109298266                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3650                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            279                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20616778                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16509219                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153947                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8833419                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8742718                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.973206                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050604                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133964                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1234                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35479713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35479713                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35483045                       # number of overall hits
system.cpu.dcache.overall_hits::total        35483045                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        76659                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76700                       # number of overall misses
system.cpu.dcache.overall_misses::total         76700                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4276168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4276168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4276168000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4276168000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35556372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35556372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35559745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35559745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002157                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002157                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55781.682516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55781.682516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55751.864407                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55751.864407                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46746                       # number of writebacks
system.cpu.dcache.writebacks::total             46746                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16182                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16182                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60512                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60512                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3278016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3278016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3279678000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3279678000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001702                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54202.688625                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54202.688625                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54198.803543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54198.803543                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60002                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21263984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21263984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        37801                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37801                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1091437000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1091437000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21301785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21301785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28873.230867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28873.230867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    911788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    911788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26300.565363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26300.565363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14215729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14215729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        38858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        38858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3184731000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3184731000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81958.181070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81958.181070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        13049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        25809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2366228000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2366228000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91682.281375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91682.281375                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010377                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010377                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47485.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47485.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        80000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        80000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        40000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        40000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        38000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.619313                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35721718                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            590.305020                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.619313                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35798420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35798420                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49918156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208644                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039595                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27155628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27155628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27155628                       # number of overall hits
system.cpu.icache.overall_hits::total        27155628                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          915                       # number of overall misses
system.cpu.icache.overall_misses::total           915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52406000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52406000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52406000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52406000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27156543                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27156543                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27156543                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27156543                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57274.316940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57274.316940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57274.316940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57274.316940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          639                       # number of writebacks
system.cpu.icache.writebacks::total               639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50576000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50576000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55274.316940                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55274.316940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55274.316940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55274.316940                       # average overall mshr miss latency
system.cpu.icache.replacements                    639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27155628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27155628                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27156543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27156543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57274.316940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57274.316940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55274.316940                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55274.316940                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.799841                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27156543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29679.281967                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.799841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27157458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27157458                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 112355137000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                40656                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41235                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 579                       # number of overall hits
system.l2.overall_hits::.cpu.data               40656                       # number of overall hits
system.l2.overall_hits::total                   41235                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19858                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20194                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data             19858                       # number of overall misses
system.l2.overall_misses::total                 20194                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2174602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2209995000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35393000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2174602000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2209995000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.367213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.328155                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328737                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.367213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.328155                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328737                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105336.309524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109507.603988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109438.199465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105336.309524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109507.603988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109438.199465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3431                       # number of writebacks
system.l2.writebacks::total                      3431                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1777173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1805846000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1777173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1805846000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.367213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.328089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.328672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.367213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.328089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85336.309524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89512.088244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89442.595344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85336.309524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89512.088244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89442.595344                       # average overall mshr miss latency
system.l2.replacements                           3814                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          574                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              574                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          574                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          574                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6396                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2123869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2123869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         25809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.752179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.752179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109404.471231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109404.471231                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1735609000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1735609000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.752179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.752179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89404.471231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89404.471231                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.367213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.367213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105336.309524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105336.309524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28673000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28673000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.367213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.367213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85336.309524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85336.309524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         34260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     50733000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     50733000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114006.741573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114006.741573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94249.433107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94249.433107                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13261.839853                       # Cycle average of tags in use
system.l2.tags.total_refs                      118412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.862561                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.901403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       171.786782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13088.151669                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.798837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.809438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1027                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15248                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    257038                       # Number of tag accesses
system.l2.tags.data_accesses                   257038                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.048755118500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          379                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          379                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92825                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3431                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40380                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6862                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40380                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6862                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.496042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.614677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1455.197562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          376     99.21%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.26%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           379                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.039578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.037635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.274133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              371     97.89%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.26%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      1.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           379                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2584320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               439168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112350060000                       # Total gap between requests
system.mem_ctrls.avgGap                    4756363.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2540800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       437568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 382786.236111304839                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22614008.294075597078                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3894508.179007427301                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6862                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20868250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1413398000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1454334003000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31053.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35594.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 211940251.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2541312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2584320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       439168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       439168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19854                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3431                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3431                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       382786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22618565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23001352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       382786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       382786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3908749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3908749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3908749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       382786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22618565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        26910100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40372                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6837                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          446                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               677291250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             201860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1434266250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16776.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35526.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               26451                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5873                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        14884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   202.986294                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   168.555156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   167.996097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           29      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11224     75.41%     75.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1284      8.63%     84.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1165      7.83%     92.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          541      3.63%     95.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          312      2.10%     97.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           40      0.27%     98.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           54      0.36%     98.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          235      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        14884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2583808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             437568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.996795                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.894508                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        53178720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        28261365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143199840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17575740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8868640560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13518875820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31760056320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54389788365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   484.088132                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  82421864500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3751540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26181732500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        53100180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        28223415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145056240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      18113400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8868640560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13521407760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31757924160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54392465715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   484.111961                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82416736250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3751540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26186860750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3431                       # Transaction distribution
system.membus.trans_dist::CleanEvict              108                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           777                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3023488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3023488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20190                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            51177000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          190156000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             35620                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25809                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34705                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2469                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       181030                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                183499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13729280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13928192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3814                       # Total snoops (count)
system.tol2bus.snoopTraffic                    439168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            65243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61309     93.97%     93.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3934      6.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              65243                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 112355137000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          311610000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4575000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         302573996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
