<!-- mark-down language 

<img   src= "F:/Job/Photo_AmitSikder_100.jpg" width =300 title = profile image>
-->
# ðŸ‘‹ Hi, Iâ€™m Amit Sikder
RTL Verification Engineer <br>
Dhaka, Bangladesh

## About Me

I am highly enthusiastic about hardware verification and UVM Development. I possess a solid understanding of Digital Design Concepts, Hardware Description Languages such as Verilog and SystemVerilog, and Verification Methodologies. I am keen on expanding my knowledge and skills in hardware verification, UVM, and its practical implementation.

## Experience

#### Currently working on Front-End Verification Projects.

## Education

#### MS in Computer Science at American International University-Bangladesh
- 2020 - 2021
#### BSc in Computer Engineering at American International University-Bangladesh
- 2015 - 2020

## Skills

- Universal Verification Methodology (UVM) 
- Functional Verification
- Functional Coverage
- System Verilog Assertion (SVA)
- Verilog 
- SystemVerilog 
- Shell Scripting (Bash)
- Digital Designs
- Object-Oriented Programming (OOP) 
- IC Physical Design (PnR)
- Analog Circuit Design 
- IC layout Design


## Projects

###  ABP Verification 
- Developed test-cases and did APB verification by using
Universal Verification Methodology (UVM). Also, Implemented Functional Coverage and Validate the Behavior of the Design by Assertion Based Verification during the Verification Process.


### SISO and PISO (Universal Register) IP Verification 
- Developed test-cases for SISO, and PISO Universal Register IP and did Functional Verification by using UVM.

## Contact

- **LinkedIn:** [Amit Sikder's LinkedIn Profile](https://www.linkedin.com/in/amit-sikder-0a32ba161/)
- **Email:** amit.sder@gmail.com
<!--- **Website/Blog:** [Your Personal Website/Blog]-->

<!---
sikderAmit/sikderAmit is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
