Data TLB contains 2 sets.
Each set contains 1 entries.
Number of bits used for the index is 1.

Number of virtual pages is 8192.
Number of physical pages is 1024.
Each page contains 512 bytes.
Number of bits used for the page table index is 13.
Number of bits used for the page offset is 9.

D-cache contains 16 sets.
Each set contains 1 entries.
Each line is 16 bytes.
The cache uses a write-allocate and write-back policy.
Number of bits used for the index is 4.
Number of bits used for the offset is 4.

L2-cache contains 16 sets.
Each set contains 1 entries.
Each line is 16 bytes.
The cache uses a write-allocate and write-back policy.
Number of bits used for the index is 4.
Number of bits used for the offset is 4.

The addresses read in are virtual addresses.
TLB is disabled in this configuration.

Virtual  Virt.  Page TLB    TLB TLB  PT   Phys        DC  DC          L2  L2
Address  Page # Off  Tag    Ind Res. Res. Pg # DC Tag Ind Res. L2 Tag Ind Res.
-------- ------ ---- ------ --- ---- ---- ---- ------ --- ---- ------ --- ----
00000c84      6   84                 miss    0      0   8 miss      0   8 miss
0000081c      4   1c                 miss    1      2   1 miss      2   1 miss
0000014c      0  14c                 miss    2      5   4 miss      5   4 miss
00000c84      6   84                 hit     0      0   8 hit  
00000400      2    0                 miss    3      6   0 miss      6   0 miss
00000148      0  148                 hit     2      5   4 hit  
00000144      0  144                 hit     2      5   4 hit  
00000c80      6   80                 hit     0      0   8 hit  
00000008      0    8                 hit     2      4   0 miss      4   0 miss
00000c84      6   84                 hit     0      0   8 hit  
0000081c      4   1c                 hit     1      2   1 hit  
0000014c      0  14c                 hit     2      5   4 hit  
00000c84      6   84                 hit     0      0   8 hit  
00000400      2    0                 hit     3      6   0 miss      6   0 miss
00000148      0  148                 hit     2      5   4 hit  
00000144      0  144                 hit     2      5   4 hit  
00000c80      6   80                 hit     0      0   8 hit  
00000008      0    8                 hit     2      4   0 miss      4   0 miss
00000123      0  123                 hit     2      5   2 miss      5   2 miss
000001ff      0  1ff                 hit     2      5   f miss      5   f miss
00000c11      6   11                 hit     0      0   1 miss      0   1 miss
00000c84      6   84                 hit     0      0   8 hit  
0000081c      4   1c                 hit     1      2   1 miss      2   1 miss
0000014c      0  14c                 hit     2      5   4 hit  
00000c84      6   84                 hit     0      0   8 hit  
00000400      2    0                 hit     3      6   0 miss      6   0 miss
00000148      0  148                 hit     2      5   4 hit  
00000144      0  144                 hit     2      5   4 hit  
00000c80      6   80                 hit     0      0   8 hit  
00000008      0    8                 hit     2      4   0 miss      4   0 miss
00000c84      6   84                 hit     0      0   8 hit  
0000081c      4   1c                 hit     1      2   1 hit  
0000014c      0  14c                 hit     2      5   4 hit  
00000c84      6   84                 hit     0      0   8 hit  
00000400      2    0                 hit     3      6   0 miss      6   0 miss
00000148      0  148                 hit     2      5   4 hit  
00000144      0  144                 hit     2      5   4 hit  
00000c80      6   80                 hit     0      0   8 hit  
00000008      0    8                 hit     2      4   0 miss      4   0 miss
00000123      0  123                 hit     2      5   2 hit  
000001ff      0  1ff                 hit     2      5   f hit  
00000c11      6   11                 hit     0      0   1 miss      0   1 miss

Simulation statistics

dtlb hits        : 0
dtlb misses      : 0
dtlb hit ratio   : N/A

pt hits          : 38
pt faults        : 4
pt hit ratio     : 0.904762

dc hits          : 26
dc misses        : 16
dc hit ratio     : 0.619048

L2 hits          : 6
L2 misses        : 16
L2 hit ratio     : 0.272727

Total reads      : 30
Total writes     : 12
Ratio of reads   : 0.714286

main memory refs : 22
page table refs  : 42
disk refs        : 4
