{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766625525037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766625525038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 25 10:18:44 2025 " "Processing started: Thu Dec 25 10:18:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766625525038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625525038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L31_Calculator -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off L31_Calculator -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625525038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766625525174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766625525174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625530000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file Calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_calculator " "Found entity 1: m_calculator" {  } { { "Calculator.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/Calculator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625530000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_Decorder.v 5 5 " "Found 5 design units, including 5 entities, in source file BCD_Decorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_bcd_decorder " "Found entity 1: m_bcd_decorder" {  } { { "BCD_Decorder.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530001 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_bcd_table_l " "Found entity 2: m_bcd_table_l" {  } { { "BCD_Decorder.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530001 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_bcd_table_h " "Found entity 3: m_bcd_table_h" {  } { { "BCD_Decorder.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530001 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_bcd_add " "Found entity 4: m_bcd_add" {  } { { "BCD_Decorder.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530001 ""} { "Info" "ISGN_ENTITY_NAME" "5 m_bcd_add4 " "Found entity 5: m_bcd_add4" {  } { { "BCD_Decorder.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/BCD_Decorder.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625530001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegment.v 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_7segment " "Found entity 1: m_7segment" {  } { { "SevenSegment.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/SevenSegment.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625530001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_key.v 3 3 " "Found 3 design units, including 3 entities, in source file matrix_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_prescale " "Found entity 1: m_prescale" {  } { { "matrix_key.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530002 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_matrix_key " "Found entity 2: m_matrix_key" {  } { { "matrix_key.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530002 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_dec16to4_calc " "Found entity 3: m_dec16to4_calc" {  } { { "matrix_key.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/matrix_key.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766625530002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625530002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766625530036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TopModule.v(62) " "Verilog HDL assignment warning at TopModule.v(62): truncated value with size 32 to match size of target (3)" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766625530038 "|TopModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TopModule.v(66) " "Verilog HDL assignment warning at TopModule.v(66): truncated value with size 32 to match size of target (3)" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766625530039 "|TopModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i TopModule.v(46) " "Verilog HDL Always Construct warning at TopModule.v(46): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766625530040 "|TopModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 TopModule.v(93) " "Verilog HDL assignment warning at TopModule.v(93): truncated value with size 32 to match size of target (20)" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766625530040 "|TopModule"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 TopModule.v(92) " "Verilog HDL Loop Statement error at TopModule.v(92): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L31_Calculator/TopModule.v" 92 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1766625530076 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766625530105 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766625530134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 25 10:18:50 2025 " "Processing ended: Thu Dec 25 10:18:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766625530134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766625530134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766625530134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766625530134 ""}
