cocci_test_suite() {
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 919 */;
	struct dc_rgb *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 915 */;
	struct tetrahedral_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 910 */;
	const struct dc_rgb *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 878 */;
	bool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 66 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 55 */;
	const struct gamma_curve *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 427 */;
	const struct pwl_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 316 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 292 */;
	enum dc_lut_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 289 */;
	struct xfer_func_reg cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 239 */;
	struct xfer_func_reg *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 208 */;
	struct dcn20_dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 207 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 206 */;
	const struct pwl_result_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 184 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 171 */;
	struct dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 170 */;
	enum ipp_degamma_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c 136 */;
}
