Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Feb 27 21:15:27 2025
| Host         : IC_EDA running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: rtc_clk_gen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2946 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8219 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.247        0.000                      0                22455        0.037        0.000                      0                22455        2.000        0.000                       0                  8225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
CLK50MHZ           {0.000 10.000}     20.000          50.000          
  CLK_O_16M_PLL    {0.000 31.250}     62.500          16.000          
  clkfbout_PLL     {0.000 10.000}     20.000          50.000          
sys_clk_pin        {0.000 5.000}      20.000          50.000          
  CLK_O_16M_PLL_1  {0.000 31.250}     62.500          16.000          
  clkfbout_PLL_1   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK50MHZ                                                                                                                                                             7.000        0.000                       0                     1  
  CLK_O_16M_PLL         24.247        0.000                      0                16503        0.172        0.000                      0                16503       30.120        0.000                       0                  8221  
  clkfbout_PLL                                                                                                                                                      18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          2.000        0.000                       0                     1  
  CLK_O_16M_PLL_1       24.269        0.000                      0                16503        0.172        0.000                      0                16503       30.120        0.000                       0                  8221  
  clkfbout_PLL_1                                                                                                                                                    18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_O_16M_PLL_1  CLK_O_16M_PLL         24.247        0.000                      0                16503        0.037        0.000                      0                16503  
CLK_O_16M_PLL    CLK_O_16M_PLL_1       24.247        0.000                      0                16503        0.037        0.000                      0                16503  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL           37.573        0.000                      0                 5952        0.524        0.000                      0                 5952  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL           37.573        0.000                      0                 5952        0.389        0.000                      0                 5952  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL_1         37.573        0.000                      0                 5952        0.389        0.000                      0                 5952  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL_1         37.595        0.000                      0                 5952        0.524        0.000                      0                 5952  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK50MHZ
  To Clock:  CLK50MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK50MHZ
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       24.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.247ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.648ns  (logic 8.362ns (22.211%)  route 29.286ns (77.789%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.180    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -37.086    
  -------------------------------------------------------------------
                         slack                                 24.247    

Slack (MET) :             24.249ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.660ns  (logic 8.362ns (22.204%)  route 29.298ns (77.796%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.085    33.977    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y14         LUT5 (Prop_lut5_I2_O)        0.105    34.082 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1__2/O
                         net (fo=2, routed)           0.780    34.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[41]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.105    34.967 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.131    37.098    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.098    
  -------------------------------------------------------------------
                         slack                                 24.249    

Slack (MET) :             24.253ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.656ns  (logic 8.362ns (22.206%)  route 29.294ns (77.794%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.633    34.859    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.964 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=17, routed)          2.130    37.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.094    
  -------------------------------------------------------------------
                         slack                                 24.253    

Slack (MET) :             24.273ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.636ns  (logic 8.362ns (22.218%)  route 29.274ns (77.782%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.545    34.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.876 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.199    37.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.074    
  -------------------------------------------------------------------
                         slack                                 24.273    

Slack (MET) :             24.300ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.608ns  (logic 8.362ns (22.235%)  route 29.246ns (77.765%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.166    37.046    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.046    
  -------------------------------------------------------------------
                         slack                                 24.300    

Slack (MET) :             24.317ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.591ns  (logic 8.362ns (22.245%)  route 29.229ns (77.755%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.123    37.030    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.030    
  -------------------------------------------------------------------
                         slack                                 24.317    

Slack (MET) :             24.329ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.580ns  (logic 8.362ns (22.251%)  route 29.218ns (77.749%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.540    34.766    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.871 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.148    37.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.018    
  -------------------------------------------------------------------
                         slack                                 24.329    

Slack (MET) :             24.336ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.572ns  (logic 8.362ns (22.256%)  route 29.210ns (77.744%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=5 LUT6=26)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.063    33.955    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.105    34.060 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.666    34.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.180    37.011    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.011    
  -------------------------------------------------------------------
                         slack                                 24.336    

Slack (MET) :             24.364ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.542ns  (logic 8.362ns (22.274%)  route 29.180ns (77.726%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 61.555 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.100    36.980    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.398    61.555    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.414    61.969    
                         clock uncertainty           -0.135    61.834    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.344    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                 24.364    

Slack (MET) :             24.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.540ns  (logic 8.362ns (22.275%)  route 29.178ns (77.725%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.557 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.072    36.978    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.400    61.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.971    
                         clock uncertainty           -0.135    61.836    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.346    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.346    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                 24.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.982%)  route 0.119ns (39.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.550    -0.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X37Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.492 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.119    -0.373    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op[0]
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1/O
                         net (fo=1, routed)           0.000    -0.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1_n_0
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.816    -0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.620    
    SLICE_X36Y67         FDCE (Hold_fdce_C_D)         0.120    -0.500    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.772%)  route 0.120ns (39.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X37Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.491 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.120    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.817    -0.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.619    
    SLICE_X36Y66         FDCE (Hold_fdce_C_D)         0.120    -0.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.336%)  route 0.127ns (40.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.612    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[10]
    SLICE_X90Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0_n_0
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.256    -0.555    
    SLICE_X90Y44         FDCE (Hold_fdce_C_D)         0.120    -0.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X74Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[23]_0[19]
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.849    -0.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/C
                         clock pessimism              0.258    -0.585    
    SLICE_X73Y34         FDCE (Hold_fdce_C_D)         0.066    -0.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.573    -0.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X57Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.841    -0.851    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/CLK_O_16M
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.255    -0.596    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.053    -0.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.554%)  route 0.144ns (50.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/CLK_O_16M
    SLICE_X74Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/Q
                         net (fo=4, routed)           0.144    -0.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[31]_1[16]
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.851    -0.841    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/CLK_O_16M
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.565    
    SLICE_X77Y15         FDCE (Hold_fdce_C_D)         0.066    -0.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.589    -0.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X75Y47         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=2, routed)           0.103    -0.350    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg_n_0
    SLICE_X74Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.305 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_i_1__1/O
                         net (fo=1, routed)           0.000    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al0_1
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.856    -0.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.255    -0.581    
    SLICE_X74Y47         FDCE (Hold_fdce_C_D)         0.091    -0.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X34Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/Q
                         net (fo=2, routed)           0.108    -0.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[2]_0[0]
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/CLK_O_16M
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/C
                         clock pessimism              0.258    -0.610    
    SLICE_X35Y59         FDCE (Hold_fdce_C_D)         0.070    -0.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[0]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/C
                         clock pessimism              0.257    -0.617    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[2]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/C
                         clock pessimism              0.257    -0.617    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y35     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y35     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { CLK50MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         15.000      12.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         15.000      12.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       24.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.269ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.648ns  (logic 8.362ns (22.211%)  route 29.286ns (77.789%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.180    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.113    61.845    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -37.086    
  -------------------------------------------------------------------
                         slack                                 24.269    

Slack (MET) :             24.271ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.660ns  (logic 8.362ns (22.204%)  route 29.298ns (77.796%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.085    33.977    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y14         LUT5 (Prop_lut5_I2_O)        0.105    34.082 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1__2/O
                         net (fo=2, routed)           0.780    34.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[41]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.105    34.967 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.131    37.098    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.113    61.859    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                         -37.098    
  -------------------------------------------------------------------
                         slack                                 24.271    

Slack (MET) :             24.275ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.656ns  (logic 8.362ns (22.206%)  route 29.294ns (77.794%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.633    34.859    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.964 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=17, routed)          2.130    37.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.113    61.859    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    61.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                         -37.094    
  -------------------------------------------------------------------
                         slack                                 24.275    

Slack (MET) :             24.295ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.636ns  (logic 8.362ns (22.218%)  route 29.274ns (77.782%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.545    34.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.876 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.199    37.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.113    61.859    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                         -37.074    
  -------------------------------------------------------------------
                         slack                                 24.295    

Slack (MET) :             24.323ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.608ns  (logic 8.362ns (22.235%)  route 29.246ns (77.765%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.166    37.046    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.113    61.859    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                         -37.046    
  -------------------------------------------------------------------
                         slack                                 24.323    

Slack (MET) :             24.340ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.591ns  (logic 8.362ns (22.245%)  route 29.229ns (77.755%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.123    37.030    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.113    61.859    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                         -37.030    
  -------------------------------------------------------------------
                         slack                                 24.340    

Slack (MET) :             24.351ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.580ns  (logic 8.362ns (22.251%)  route 29.218ns (77.749%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.540    34.766    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.871 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.148    37.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.113    61.859    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                         -37.018    
  -------------------------------------------------------------------
                         slack                                 24.351    

Slack (MET) :             24.358ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.572ns  (logic 8.362ns (22.256%)  route 29.210ns (77.744%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=5 LUT6=26)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.063    33.955    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.105    34.060 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.666    34.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.180    37.011    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.113    61.859    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                         -37.011    
  -------------------------------------------------------------------
                         slack                                 24.358    

Slack (MET) :             24.386ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.542ns  (logic 8.362ns (22.274%)  route 29.180ns (77.726%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 61.555 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.100    36.980    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.398    61.555    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.414    61.969    
                         clock uncertainty           -0.113    61.856    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.366    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                 24.386    

Slack (MET) :             24.390ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.540ns  (logic 8.362ns (22.275%)  route 29.178ns (77.725%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.557 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.072    36.978    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.400    61.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.971    
                         clock uncertainty           -0.113    61.858    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.368    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.368    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                 24.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.982%)  route 0.119ns (39.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.550    -0.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X37Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.492 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.119    -0.373    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op[0]
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1/O
                         net (fo=1, routed)           0.000    -0.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1_n_0
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.816    -0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.620    
    SLICE_X36Y67         FDCE (Hold_fdce_C_D)         0.120    -0.500    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.772%)  route 0.120ns (39.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X37Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.491 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.120    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.817    -0.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.619    
    SLICE_X36Y66         FDCE (Hold_fdce_C_D)         0.120    -0.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.336%)  route 0.127ns (40.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.612    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[10]
    SLICE_X90Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0_n_0
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.256    -0.555    
    SLICE_X90Y44         FDCE (Hold_fdce_C_D)         0.120    -0.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X74Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[23]_0[19]
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.849    -0.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/C
                         clock pessimism              0.258    -0.585    
    SLICE_X73Y34         FDCE (Hold_fdce_C_D)         0.066    -0.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.573    -0.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X57Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.841    -0.851    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/CLK_O_16M
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.255    -0.596    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.053    -0.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.554%)  route 0.144ns (50.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/CLK_O_16M
    SLICE_X74Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/Q
                         net (fo=4, routed)           0.144    -0.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[31]_1[16]
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.851    -0.841    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/CLK_O_16M
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.565    
    SLICE_X77Y15         FDCE (Hold_fdce_C_D)         0.066    -0.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.589    -0.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X75Y47         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=2, routed)           0.103    -0.350    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg_n_0
    SLICE_X74Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.305 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_i_1__1/O
                         net (fo=1, routed)           0.000    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al0_1
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.856    -0.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.255    -0.581    
    SLICE_X74Y47         FDCE (Hold_fdce_C_D)         0.091    -0.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X34Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/Q
                         net (fo=2, routed)           0.108    -0.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[2]_0[0]
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/CLK_O_16M
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/C
                         clock pessimism              0.258    -0.610    
    SLICE_X35Y59         FDCE (Hold_fdce_C_D)         0.070    -0.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[0]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/C
                         clock pessimism              0.257    -0.617    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[2]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/C
                         clock pessimism              0.257    -0.617    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X4Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y35     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y35     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X66Y34     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_1
  To Clock:  clkfbout_PLL_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       24.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.247ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.648ns  (logic 8.362ns (22.211%)  route 29.286ns (77.789%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.180    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -37.086    
  -------------------------------------------------------------------
                         slack                                 24.247    

Slack (MET) :             24.249ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.660ns  (logic 8.362ns (22.204%)  route 29.298ns (77.796%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.085    33.977    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y14         LUT5 (Prop_lut5_I2_O)        0.105    34.082 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1__2/O
                         net (fo=2, routed)           0.780    34.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[41]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.105    34.967 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.131    37.098    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.098    
  -------------------------------------------------------------------
                         slack                                 24.249    

Slack (MET) :             24.253ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.656ns  (logic 8.362ns (22.206%)  route 29.294ns (77.794%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.633    34.859    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.964 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=17, routed)          2.130    37.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.094    
  -------------------------------------------------------------------
                         slack                                 24.253    

Slack (MET) :             24.273ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.636ns  (logic 8.362ns (22.218%)  route 29.274ns (77.782%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.545    34.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.876 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.199    37.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.074    
  -------------------------------------------------------------------
                         slack                                 24.273    

Slack (MET) :             24.300ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.608ns  (logic 8.362ns (22.235%)  route 29.246ns (77.765%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.166    37.046    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.046    
  -------------------------------------------------------------------
                         slack                                 24.300    

Slack (MET) :             24.317ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.591ns  (logic 8.362ns (22.245%)  route 29.229ns (77.755%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.123    37.030    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.030    
  -------------------------------------------------------------------
                         slack                                 24.317    

Slack (MET) :             24.329ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.580ns  (logic 8.362ns (22.251%)  route 29.218ns (77.749%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.540    34.766    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.871 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.148    37.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.018    
  -------------------------------------------------------------------
                         slack                                 24.329    

Slack (MET) :             24.336ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.572ns  (logic 8.362ns (22.256%)  route 29.210ns (77.744%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=5 LUT6=26)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.063    33.955    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.105    34.060 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.666    34.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.180    37.011    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.011    
  -------------------------------------------------------------------
                         slack                                 24.336    

Slack (MET) :             24.364ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.542ns  (logic 8.362ns (22.274%)  route 29.180ns (77.726%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 61.555 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.100    36.980    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.398    61.555    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.414    61.969    
                         clock uncertainty           -0.135    61.834    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.344    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                 24.364    

Slack (MET) :             24.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.540ns  (logic 8.362ns (22.275%)  route 29.178ns (77.725%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.557 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.072    36.978    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.400    61.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.971    
                         clock uncertainty           -0.135    61.836    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.346    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.346    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                 24.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.982%)  route 0.119ns (39.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.550    -0.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X37Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.492 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.119    -0.373    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op[0]
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1/O
                         net (fo=1, routed)           0.000    -0.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1_n_0
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.816    -0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.620    
                         clock uncertainty            0.135    -0.485    
    SLICE_X36Y67         FDCE (Hold_fdce_C_D)         0.120    -0.365    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.772%)  route 0.120ns (39.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X37Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.491 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.120    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.817    -0.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.619    
                         clock uncertainty            0.135    -0.484    
    SLICE_X36Y66         FDCE (Hold_fdce_C_D)         0.120    -0.364    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.336%)  route 0.127ns (40.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.612    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[10]
    SLICE_X90Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0_n_0
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.256    -0.555    
                         clock uncertainty            0.135    -0.420    
    SLICE_X90Y44         FDCE (Hold_fdce_C_D)         0.120    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X74Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[23]_0[19]
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.849    -0.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/C
                         clock pessimism              0.258    -0.585    
                         clock uncertainty            0.135    -0.450    
    SLICE_X73Y34         FDCE (Hold_fdce_C_D)         0.066    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.573    -0.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X57Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.841    -0.851    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/CLK_O_16M
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.135    -0.461    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.053    -0.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.554%)  route 0.144ns (50.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/CLK_O_16M
    SLICE_X74Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/Q
                         net (fo=4, routed)           0.144    -0.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[31]_1[16]
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.851    -0.841    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/CLK_O_16M
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.565    
                         clock uncertainty            0.135    -0.430    
    SLICE_X77Y15         FDCE (Hold_fdce_C_D)         0.066    -0.364    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.589    -0.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X75Y47         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=2, routed)           0.103    -0.350    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg_n_0
    SLICE_X74Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.305 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_i_1__1/O
                         net (fo=1, routed)           0.000    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al0_1
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.856    -0.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.135    -0.446    
    SLICE_X74Y47         FDCE (Hold_fdce_C_D)         0.091    -0.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X34Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/Q
                         net (fo=2, routed)           0.108    -0.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[2]_0[0]
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/CLK_O_16M
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/C
                         clock pessimism              0.258    -0.610    
                         clock uncertainty            0.135    -0.475    
    SLICE_X35Y59         FDCE (Hold_fdce_C_D)         0.070    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[0]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/C
                         clock pessimism              0.257    -0.617    
                         clock uncertainty            0.135    -0.482    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.412    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[2]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/C
                         clock pessimism              0.257    -0.617    
                         clock uncertainty            0.135    -0.482    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.412    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       24.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.247ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.648ns  (logic 8.362ns (22.211%)  route 29.286ns (77.789%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.180    37.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -37.086    
  -------------------------------------------------------------------
                         slack                                 24.247    

Slack (MET) :             24.249ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.660ns  (logic 8.362ns (22.204%)  route 29.298ns (77.796%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.085    33.977    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y14         LUT5 (Prop_lut5_I2_O)        0.105    34.082 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1__2/O
                         net (fo=2, routed)           0.780    34.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[41]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.105    34.967 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.131    37.098    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.098    
  -------------------------------------------------------------------
                         slack                                 24.249    

Slack (MET) :             24.253ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.656ns  (logic 8.362ns (22.206%)  route 29.294ns (77.794%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.633    34.859    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.964 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=17, routed)          2.130    37.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.094    
  -------------------------------------------------------------------
                         slack                                 24.253    

Slack (MET) :             24.273ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.636ns  (logic 8.362ns (22.218%)  route 29.274ns (77.782%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.545    34.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.876 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_6/O
                         net (fo=17, routed)          2.199    37.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[8]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.074    
  -------------------------------------------------------------------
                         slack                                 24.273    

Slack (MET) :             24.300ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.608ns  (logic 8.362ns (22.235%)  route 29.246ns (77.765%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.166    37.046    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.046    
  -------------------------------------------------------------------
                         slack                                 24.300    

Slack (MET) :             24.317ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.591ns  (logic 8.362ns (22.245%)  route 29.229ns (77.755%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.123    37.030    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.030    
  -------------------------------------------------------------------
                         slack                                 24.317    

Slack (MET) :             24.329ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.580ns  (logic 8.362ns (22.251%)  route 29.218ns (77.749%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.540    34.766    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.871 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=17, routed)          2.148    37.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[2]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.018    
  -------------------------------------------------------------------
                         slack                                 24.329    

Slack (MET) :             24.336ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.572ns  (logic 8.362ns (22.256%)  route 29.210ns (77.744%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=5 LUT6=26)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 61.558 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.063    33.955    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.105    34.060 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.666    34.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.105    34.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.180    37.011    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.401    61.558    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y0          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.972    
                         clock uncertainty           -0.135    61.837    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.347    
                         arrival time                         -37.011    
  -------------------------------------------------------------------
                         slack                                 24.336    

Slack (MET) :             24.364ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.542ns  (logic 8.362ns (22.274%)  route 29.180ns (77.726%))
  Logic Levels:           55  (CARRY4=13 LUT3=6 LUT4=5 LUT5=6 LUT6=25)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 61.555 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.778    33.670    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.105    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          1.001    34.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.105    34.880 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          2.100    36.980    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.398    61.555    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.414    61.969    
                         clock uncertainty           -0.135    61.834    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490    61.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.344    
                         arrival time                         -36.980    
  -------------------------------------------------------------------
                         slack                                 24.364    

Slack (MET) :             24.368ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.540ns  (logic 8.362ns (22.275%)  route 29.178ns (77.725%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=5 LUT5=5 LUT6=25)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.557 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.464    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X73Y7          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]/Q
                         net (fo=33, routed)          1.249     1.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[5]
    SLICE_X88Y6          LUT4 (Prop_lut4_I2_O)        0.242     1.278 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32/O
                         net (fo=5, routed)           0.693     1.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_32_n_0
    SLICE_X84Y6          LUT5 (Prop_lut5_I1_O)        0.105     2.076 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_25/O
                         net (fo=3, routed)           0.476     2.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_5
    SLICE_X80Y6          LUT5 (Prop_lut5_I0_O)        0.108     2.660 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_req_alu_op1_i_11/O
                         net (fo=3, routed)           0.689     3.349    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__2_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I1_O)        0.275     3.624 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_4/O
                         net (fo=13, routed)          0.697     4.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_2
    SLICE_X78Y8          LUT5 (Prop_lut5_I4_O)        0.105     4.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.374     4.800    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.105     4.905 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24/O
                         net (fo=6, routed)           0.358     5.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__24_n_0
    SLICE_X74Y7          LUT4 (Prop_lut4_I0_O)        0.105     5.368 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.342     6.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.108     6.818 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.999     7.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X71Y19         LUT4 (Prop_lut4_I3_O)        0.280     8.097 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.293     8.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X70Y19         LUT6 (Prop_lut6_I5_O)        0.268     8.658 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.492     9.150    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I3_O)        0.105     9.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.347     9.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I5_O)        0.105     9.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.356    10.063    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.105    10.168 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.561    10.729    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y19         LUT6 (Prop_lut6_I0_O)        0.105    10.834 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.313    11.147    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X75Y19         LUT3 (Prop_lut3_I2_O)        0.105    11.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.399    11.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    12.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__5_n_0
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.327 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.327    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.425 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.523 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.008    12.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.629 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.727 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.727    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.825 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.036    14.052    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.263    14.315 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5/O
                         net (fo=11, routed)          0.803    15.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_12__5_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I2_O)        0.275    15.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10/O
                         net (fo=1, routed)           0.255    15.647    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_10__10_n_0
    SLICE_X77Y17         LUT6 (Prop_lut6_I5_O)        0.105    15.752 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.415    16.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.105    16.272 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.666    16.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.105    17.043 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_5__1/O
                         net (fo=6, routed)           0.475    17.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X78Y10         LUT6 (Prop_lut6_I3_O)        0.105    17.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4/O
                         net (fo=2, routed)           0.562    18.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__4_n_0
    SLICE_X78Y8          LUT6 (Prop_lut6_I2_O)        0.105    18.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__11/O
                         net (fo=3, routed)           0.479    18.769    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__5_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I4_O)        0.105    18.874 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_3__64/O
                         net (fo=1, routed)           0.563    19.436    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_154
    SLICE_X77Y6          LUT6 (Prop_lut6_I0_O)        0.105    19.541 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__63/O
                         net (fo=5, routed)           0.531    20.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_4
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.105    20.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.621    20.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X73Y6          LUT3 (Prop_lut3_I2_O)        0.105    20.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.665    21.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X77Y8          LUT6 (Prop_lut6_I2_O)        0.105    21.673 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.454    22.127    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I4_O)        0.105    22.232 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.602    22.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y10         LUT6 (Prop_lut6_I2_O)        0.105    22.938 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6/O
                         net (fo=31, routed)          1.195    24.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__6_n_0
    SLICE_X92Y20         LUT6 (Prop_lut6_I1_O)        0.105    24.238 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_2__7/O
                         net (fo=1, routed)           0.979    25.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[26]
    SLICE_X72Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.322 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[26]_i_1__5/O
                         net (fo=4, routed)           0.731    26.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[25]
    SLICE_X71Y15         LUT3 (Prop_lut3_I0_O)        0.105    26.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    26.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[3]
    SLICE_X71Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.490 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    26.490    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    26.622 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.532    27.154    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X73Y11         LUT6 (Prop_lut6_I5_O)        0.275    27.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.543    27.972    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.105    28.077 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=39, routed)          0.682    28.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23_n_0
    SLICE_X69Y13         LUT3 (Prop_lut3_I1_O)        0.105    28.864 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_8/O
                         net (fo=2, routed)           0.745    29.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.105    29.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    29.715    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X69Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.047 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.179 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.598    30.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.275    31.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.641    31.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X66Y9          LUT5 (Prop_lut5_I4_O)        0.105    31.797 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__7/O
                         net (fo=4, routed)           0.381    32.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X73Y8          LUT6 (Prop_lut6_I5_O)        0.105    32.283 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__11/O
                         net (fo=7, routed)           0.504    32.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X67Y9          LUT6 (Prop_lut6_I2_O)        0.105    32.892 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.229    34.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X44Y13         LUT3 (Prop_lut3_I1_O)        0.105    34.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.575    34.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.105    34.906 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.072    36.978    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.400    61.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.971    
                         clock uncertainty           -0.135    61.836    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.346    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.346    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                 24.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.982%)  route 0.119ns (39.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.550    -0.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X37Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.492 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.119    -0.373    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_op[0]
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.328 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1/O
                         net (fo=1, routed)           0.000    -0.328    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_i_1_n_0
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.816    -0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/CLK_O_16M
    SLICE_X36Y67         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.620    
                         clock uncertainty            0.135    -0.485    
    SLICE_X36Y67         FDCE (Hold_fdce_C_D)         0.120    -0.365    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.772%)  route 0.120ns (39.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X37Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.491 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.120    -0.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_comp_op[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1/O
                         net (fo=1, routed)           0.000    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_i_1__1_n_0
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.817    -0.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/CLK_O_16M
    SLICE_X36Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg/C
                         clock pessimism              0.256    -0.619    
                         clock uncertainty            0.135    -0.484    
    SLICE_X36Y66         FDCE (Hold_fdce_C_D)         0.120    -0.364    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.336%)  route 0.127ns (40.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.612    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inten_reg_n_0_[10]
    SLICE_X90Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status[10]_i_1__0_n_0
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.256    -0.555    
                         clock uncertainty            0.135    -0.420    
    SLICE_X90Y44         FDCE (Hold_fdce_C_D)         0.120    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X74Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.340    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[23]_0[19]
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.849    -0.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/CLK_O_16M
    SLICE_X73Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]/C
                         clock pessimism              0.258    -0.585    
                         clock uncertainty            0.135    -0.450    
    SLICE_X73Y34         FDCE (Hold_fdce_C_D)         0.066    -0.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/T_1512_reg[11]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.573    -0.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X57Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch3_th_reg[6]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[15]_1[6]
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.841    -0.851    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/CLK_O_16M
    SLICE_X58Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]/C
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.135    -0.461    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.053    -0.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.554%)  route 0.144ns (50.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.584    -0.599    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/CLK_O_16M
    SLICE_X74Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[17]/Q
                         net (fo=4, routed)           0.144    -0.314    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[31]_1[16]
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.851    -0.841    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/CLK_O_16M
    SLICE_X77Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.276    -0.565    
                         clock uncertainty            0.135    -0.430    
    SLICE_X77Y15         FDCE (Hold_fdce_C_D)         0.066    -0.364    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.589    -0.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X75Y47         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=2, routed)           0.103    -0.350    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sda_oen_reg_n_0
    SLICE_X74Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.305 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_i_1__1/O
                         net (fo=1, routed)           0.000    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al0_1
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.856    -0.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/CLK_O_16M
    SLICE_X74Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.135    -0.446    
    SLICE_X74Y47         FDCE (Hold_fdce_C_D)         0.091    -0.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X34Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_mode_reg[0]/Q
                         net (fo=2, routed)           0.108    -0.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[2]_0[0]
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/CLK_O_16M
    SLICE_X35Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]/C
                         clock pessimism              0.258    -0.610    
                         clock uncertainty            0.135    -0.475    
    SLICE_X35Y59         FDCE (Hold_fdce_C_D)         0.070    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[0]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[0]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]/C
                         clock pessimism              0.257    -0.617    
                         clock uncertainty            0.135    -0.482    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.412    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.541%)  route 0.107ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.551    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X42Y66         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_mode_reg[2]/Q
                         net (fo=2, routed)           0.107    -0.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]_0[2]
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.818    -0.874    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X41Y65         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]/C
                         clock pessimism              0.257    -0.617    
                         clock uncertainty            0.135    -0.482    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.412    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       37.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.790ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.135    61.729    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.790    

Slack (MET) :             37.790ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.135    61.729    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X91Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X91Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       37.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.790ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.135    61.729    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.790    

Slack (MET) :             37.790ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.135    61.729    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X91Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X91Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       37.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.135    61.731    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                         61.400    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.790ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.135    61.729    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.790    

Slack (MET) :             37.790ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.135    61.729    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.135    -0.399    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.491    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X91Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.135    -0.400    
    SLICE_X91Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       37.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.329ns  (logic 0.484ns (1.989%)  route 23.845ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 61.453 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.630    23.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/AS[0]
    SLICE_X57Y31         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.296    61.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/CLK_O_16M
    SLICE_X57Y31         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.414    61.866    
                         clock uncertainty           -0.113    61.753    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.331    61.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                         61.422    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.113    61.751    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.420    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.812    

Slack (MET) :             37.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        24.110ns  (logic 0.484ns (2.007%)  route 23.626ns (97.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 61.451 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.524    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.093    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       23.411    23.608    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/AS[0]
    SLICE_X57Y29         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.294    61.451    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/CLK_O_16M
    SLICE_X57Y29         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.414    61.864    
                         clock uncertainty           -0.113    61.751    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.331    61.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.420    
                         arrival time                         -23.608    
  -------------------------------------------------------------------
                         slack                                 37.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.196    -0.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[129]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[130]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.641%)  route 0.336ns (64.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.249    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X93Y43         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.882    -0.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X93Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X93Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[131]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[10]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[11]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X90Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X90Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X90Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_status_reg[12]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.191%)  route 0.410ns (68.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.613    -0.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X97Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X96Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.324     0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X91Y44         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.881    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X91Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X91Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.653    





