#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 23 14:13:58 2017
# Process ID: 6120
# Current directory: C:/Users/Diego/Downloads/Lab4_PartePrevia
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5824 C:\Users\Diego\Downloads\Lab4_PartePrevia\Lab4_PartePrevia.xpr
# Log file: C:/Users/Diego/Downloads/Lab4_PartePrevia/vivado.log
# Journal file: C:/Users/Diego/Downloads/Lab4_PartePrevia\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 747.223 ; gain = 111.824
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFD8A
set_property PROGRAM.FILE {C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/lab_4.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/lab_4.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 14:18:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 14:18:29 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Diego/Downloads/Lab4_PartePrevia/.Xil/Vivado-6120-LaptopDiewo/dcp/lab_4.xdc]
Finished Parsing XDC File [C:/Users/Diego/Downloads/Lab4_PartePrevia/.Xil/Vivado-6120-LaptopDiewo/dcp/lab_4.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1108.914 ; gain = 0.074
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1108.914 ; gain = 0.074
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1206.738 ; gain = 351.543
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 14:27:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 14:27:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 14:39:25 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 14:39:25 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 15:54:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 15:54:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 16:21:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 16:26:22 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 16:26:22 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/lab_4.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 16:34:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 16:34:24 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 16:36:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 16:36:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/lab_4.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 16:54:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 16:54:29 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/lab_4.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 17:08:57 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 17:08:57 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 17:10:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 17:10:48 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/lab_4.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 17:28:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 17:28:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue May 23 17:38:35 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 23 17:40:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 23 17:40:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 23 17:45:29 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Diego/Downloads/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/lab_4.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A3FFD8A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FFD8A
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 23 17:59:25 2017...
