{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701578424832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701578424832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 10:10:24 2023 " "Processing started: Sun Dec 03 10:10:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701578424832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701578424832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off superscalar -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off superscalar -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701578424832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701578425181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701578425181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tag_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tag_gen-tag_giver " "Found design unit 1: tag_gen-tag_giver" {  } { { "tag_gen.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/tag_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""} { "Info" "ISGN_ENTITY_NAME" "1 tag_gen " "Found entity 1: tag_gen" {  } { { "tag_gen.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/tag_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROB-behav " "Found design unit 1: ROB-behav" {  } { { "ROB.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/ROB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/ROB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRF-behav " "Found design unit 1: PRF-behav" {  } { { "PRF.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/PRF.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRF " "Found entity 1: PRF" {  } { { "PRF.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/PRF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_pipeline.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file int_pipeline.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_pipeline-behavioural " "Found design unit 1: int_pipeline-behavioural" {  } { { "int_pipeline.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/int_pipeline.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_pipeline " "Found entity 1: int_pipeline" {  } { { "int_pipeline.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/int_pipeline.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-behav " "Found design unit 1: datamem-behav" {  } { { "datamem.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/datamem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/datamem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlalu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlalu-bhv " "Found design unit 1: controlalu-bhv" {  } { { "controlalu.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/controlalu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlalu " "Found entity 1: controlalu" {  } { { "controlalu.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/controlalu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "alu.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/alu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addone-behav " "Found design unit 1: addone-behav" {  } { { "addone.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/addone.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""} { "Info" "ISGN_ENTITY_NAME" "1 addone " "Found entity 1: addone" {  } { { "addone.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/addone.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_ex-design " "Found design unit 1: seq_ex-design" {  } { { "seq_extender.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/seq_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_ex " "Found entity 1: seq_ex" {  } { { "seq_extender.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/seq_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extendimm9-design " "Found design unit 1: extendimm9-design" {  } { { "se9_16.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/se9_16.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""} { "Info" "ISGN_ENTITY_NAME" "1 extendimm9 " "Found entity 1: extendimm9" {  } { { "se9_16.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/se9_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extendimm6-design " "Found design unit 1: extendimm6-design" {  } { { "se7_16.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/se7_16.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""} { "Info" "ISGN_ENTITY_NAME" "1 extendimm6 " "Found entity 1: extendimm6" {  } { { "se7_16.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/se7_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/Testbench.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433061 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/DUT.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrucmem-behav " "Found design unit 1: instrucmem-behav" {  } { { "instrucmem.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/instrucmem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433061 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrucmem " "Found entity 1: instrucmem" {  } { { "instrucmem.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/instrucmem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcincrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcincrement-behav " "Found design unit 1: pcincrement-behav" {  } { { "pcincrement.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/pcincrement.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcincrement " "Found entity 1: pcincrement" {  } { { "pcincrement.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/pcincrement.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenate-behav " "Found design unit 1: concatenate-behav" {  } { { "concatenate.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/concatenate.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenate " "Found entity 1: concatenate" {  } { { "concatenate.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/concatenate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-stage1 " "Found design unit 1: fetch-stage1" {  } { { "fetch.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetchreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchreg-pipereg " "Found design unit 1: fetchreg-pipereg" {  } { { "fetchreg.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/fetchreg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchreg " "Found entity 1: fetchreg" {  } { { "fetchreg.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/fetchreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroextend-zeroarch " "Found design unit 1: zeroextend-zeroarch" {  } { { "zeroextend.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/zeroextend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433069 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroextend " "Found entity 1: zeroextend" {  } { { "zeroextend.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/zeroextend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-stage2arch " "Found design unit 1: stage2-stage2arch" {  } { { "instructionfile.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/instructionfile.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433069 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "instructionfile.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/instructionfile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addtwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addtwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addtwo-behav " "Found design unit 1: addtwo-behav" {  } { { "addtwo.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/addtwo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433069 ""} { "Info" "ISGN_ENTITY_NAME" "1 addtwo " "Found entity 1: addtwo" {  } { { "addtwo.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/addtwo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701578433069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701578433069 ""}
{ "Error" "EVRFX_VHDL_WRONG_VAR_ASSIGN_ERR" "tail ROB.vhd(87) " "VHDL Variable Assignment Statement error at ROB.vhd(87): Variable Assignment Statement must use := to assign value to variable \"tail\"" {  } { { "ROB.vhd" "" { Text "C:/Users/Kartik U C/Documents/GitHub/EE739-Superscalar/Superscalar/ROB.vhd" 87 0 0 } }  } 0 10527 "VHDL Variable Assignment Statement error at %2!s!: Variable Assignment Statement must use := to assign value to variable \"%1!s!\"" 0 0 "Design Software" 0 -1 1701578433069 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701578433150 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 10:10:33 2023 " "Processing ended: Sun Dec 03 10:10:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701578433150 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701578433150 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701578433150 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701578433150 ""}
