Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Oct 26 11:17:46 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Operaciones_timing_summary_routed.rpt -pb Operaciones_timing_summary_routed.pb -rpx Operaciones_timing_summary_routed.rpx -warn_on_violation
| Design       : Operaciones
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sel[0]
                            (input port)
  Destination:            Foutq_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.495ns  (logic 5.101ns (32.917%)  route 10.395ns (67.083%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    Sel[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  Sel_IBUF[0]_inst/O
                         net (fo=9, routed)           4.723     6.178    Sel_IBUF[0]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.124     6.302 r  Foutq_sig_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.672    11.974    Foutq_sig_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.495 r  Foutq_sig_OBUF_inst/O
                         net (fo=0)                   0.000    15.495    Foutq_sig
    L1                                                                r  Foutq_sig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[1]
                            (input port)
  Destination:            Foutq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.431ns  (logic 7.631ns (56.815%)  route 5.800ns (43.185%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoInA[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoInA_IBUF[1]_inst/O
                         net (fo=14, routed)          1.490     2.951    DatoInA_IBUF[1]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.150     3.101 r  Foutq_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.661     3.763    Foutq_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.326     4.089 r  Foutq_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.089    Foutq_OBUF[1]_inst_i_9_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.490 r  Foutq_OBUF[1]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.490    Foutq_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.712 r  Foutq_OBUF[5]_inst_i_3/O[0]
                         net (fo=4, routed)           0.962     5.674    Foutq_OBUF[5]_inst_i_3_n_7
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.299     5.973 r  Foutq_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.973    Foutq_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.374 r  Foutq_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.374    Foutq_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.708 r  Foutq_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, routed)           0.805     7.513    Foutq_OBUF[7]_inst_i_2_n_6
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.333     7.846 r  Foutq_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.881     9.728    Foutq_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704    13.431 r  Foutq_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.431    Foutq[7]
    V14                                                               r  Foutq[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[1]
                            (input port)
  Destination:            Foutq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.036ns  (logic 7.287ns (55.903%)  route 5.748ns (44.097%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoInA[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoInA_IBUF[1]_inst/O
                         net (fo=14, routed)          1.490     2.951    DatoInA_IBUF[1]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.150     3.101 r  Foutq_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.661     3.763    Foutq_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.326     4.089 r  Foutq_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.089    Foutq_OBUF[1]_inst_i_9_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.490 r  Foutq_OBUF[1]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.490    Foutq_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.712 r  Foutq_OBUF[5]_inst_i_3/O[0]
                         net (fo=4, routed)           0.962     5.674    Foutq_OBUF[5]_inst_i_3_n_7
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.299     5.973 r  Foutq_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.973    Foutq_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.374 r  Foutq_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.374    Foutq_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.596 r  Foutq_OBUF[7]_inst_i_2/O[0]
                         net (fo=1, routed)           0.575     7.170    Foutq_OBUF[7]_inst_i_2_n_7
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.299     7.469 r  Foutq_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.060     9.530    Foutq_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.036 r  Foutq_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.036    Foutq[6]
    U14                                                               r  Foutq[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[1]
                            (input port)
  Destination:            Foutq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.961ns  (logic 7.346ns (56.678%)  route 5.615ns (43.322%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoInA[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoInA_IBUF[1]_inst/O
                         net (fo=14, routed)          1.490     2.951    DatoInA_IBUF[1]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.150     3.101 r  Foutq_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.661     3.763    Foutq_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.326     4.089 r  Foutq_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.089    Foutq_OBUF[1]_inst_i_9_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.490 r  Foutq_OBUF[1]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.490    Foutq_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.712 f  Foutq_OBUF[5]_inst_i_3/O[0]
                         net (fo=4, routed)           0.806     5.518    Foutq_OBUF[5]_inst_i_3_n_7
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.328     5.846 r  Foutq_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.846    Foutq_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     6.247 r  Foutq_OBUF[5]_inst_i_2/O[3]
                         net (fo=1, routed)           0.788     7.035    Foutq_OBUF[5]_inst_i_2_n_4
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.334     7.369 r  Foutq_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.869     9.238    Foutq_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    12.961 r  Foutq_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.961    Foutq[5]
    U15                                                               r  Foutq[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[1]
                            (input port)
  Destination:            Foutq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.836ns  (logic 6.918ns (53.895%)  route 5.918ns (46.105%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoInA[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoInA_IBUF[1]_inst/O
                         net (fo=14, routed)          1.490     2.951    DatoInA_IBUF[1]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.150     3.101 r  Foutq_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.661     3.763    Foutq_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.326     4.089 r  Foutq_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.089    Foutq_OBUF[1]_inst_i_9_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.490 r  Foutq_OBUF[1]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.490    Foutq_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.712 r  Foutq_OBUF[5]_inst_i_3/O[0]
                         net (fo=4, routed)           0.806     5.518    Foutq_OBUF[5]_inst_i_3_n_7
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.299     5.817 r  Foutq_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.817    Foutq_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.065 r  Foutq_OBUF[5]_inst_i_2/O[2]
                         net (fo=1, routed)           1.094     7.158    Foutq_OBUF[5]_inst_i_2_n_5
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.302     7.460 r  Foutq_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.867     9.327    Foutq_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.836 r  Foutq_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.836    Foutq[4]
    W18                                                               r  Foutq[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            Foutq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.398ns  (logic 5.110ns (41.216%)  route 7.288ns (58.784%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Sel_IBUF[1]_inst/O
                         net (fo=9, routed)           4.543     5.999    Sel_IBUF[1]
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     6.123 r  Foutq_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.745     8.868    Foutq_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.398 r  Foutq_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.398    Foutq[1]
    E19                                                               r  Foutq[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[1]
                            (input port)
  Destination:            Foutq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.294ns  (logic 6.530ns (53.118%)  route 5.764ns (46.882%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoInA[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoInA_IBUF[1]_inst/O
                         net (fo=14, routed)          1.490     2.951    DatoInA_IBUF[1]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.150     3.101 r  Foutq_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.661     3.763    Foutq_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.326     4.089 r  Foutq_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.089    Foutq_OBUF[1]_inst_i_9_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.337 r  Foutq_OBUF[1]_inst_i_5/O[3]
                         net (fo=2, routed)           0.592     4.929    Foutq_OBUF[1]_inst_i_5_n_4
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.306     5.235 r  Foutq_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.235    Foutq_OBUF[5]_inst_i_7_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.462 r  Foutq_OBUF[5]_inst_i_2/O[1]
                         net (fo=1, routed)           0.981     6.443    Foutq_OBUF[5]_inst_i_2_n_6
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.303     6.746 r  Foutq_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.039     8.785    Foutq_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.294 r  Foutq_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.294    Foutq[3]
    V19                                                               r  Foutq[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            Foutq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.977ns  (logic 5.321ns (44.425%)  route 6.656ns (55.575%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Sel_IBUF[1]_inst/O
                         net (fo=9, routed)           4.777     6.233    Sel_IBUF[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.152     6.385 r  Foutq_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.880     8.265    Foutq_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713    11.977 r  Foutq_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.977    Foutq[0]
    U16                                                               r  Foutq[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[1]
                            (input port)
  Destination:            Foutq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.399ns  (logic 6.514ns (57.146%)  route 4.885ns (42.854%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoInA[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoInA_IBUF[1]_inst/O
                         net (fo=14, routed)          1.583     3.044    DatoInA_IBUF[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.124     3.168 r  Foutq_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.000     3.168    Foutq_OBUF[1]_inst_i_11_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.748 r  Foutq_OBUF[1]_inst_i_5/O[2]
                         net (fo=1, routed)           0.448     4.196    Foutq_OBUF[1]_inst_i_5_n_5
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549     4.745 r  Foutq_OBUF[5]_inst_i_2/O[0]
                         net (fo=1, routed)           0.941     5.686    Foutq_OBUF[5]_inst_i_2_n_7
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.299     5.985 r  Foutq_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.914     7.898    Foutq_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.399 r  Foutq_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.399    Foutq[2]
    U19                                                               r  Foutq[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoInB[0]
                            (input port)
  Destination:            Foutq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.535ns (62.594%)  route 0.917ns (37.406%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoInB[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInB[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoInB_IBUF[0]_inst/O
                         net (fo=14, routed)          0.487     0.706    DatoInB_IBUF[0]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.043     0.749 r  Foutq_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.430     1.179    Foutq_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.452 r  Foutq_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.452    Foutq[0]
    U16                                                               r  Foutq[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInB[3]
                            (input port)
  Destination:            Foutq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.482ns (60.375%)  route 0.972ns (39.625%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInB[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInB[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  DatoInB_IBUF[3]_inst/O
                         net (fo=10, routed)          0.547     0.774    DatoInB_IBUF[3]
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.819 r  Foutq_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.244    Foutq_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.454 r  Foutq_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.454    Foutq[4]
    W18                                                               r  Foutq[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[3]
                            (input port)
  Destination:            Foutq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.517ns (61.299%)  route 0.958ns (38.702%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoInA[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoInA_IBUF[3]_inst/O
                         net (fo=14, routed)          0.423     0.640    DatoInA_IBUF[3]
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.685 r  Foutq_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.056     0.741    Foutq_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.786 r  Foutq_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.478     1.264    Foutq_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.474 r  Foutq_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.474    Foutq[3]
    V19                                                               r  Foutq[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[0]
                            (input port)
  Destination:            Foutq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.513ns (57.565%)  route 1.115ns (42.435%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoInA[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DatoInA_IBUF[0]_inst/O
                         net (fo=14, routed)          0.525     0.746    DatoInA_IBUF[0]
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.045     0.791 r  Foutq_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.162     0.954    Foutq_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.999 r  Foutq_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.428     1.426    Foutq_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.629 r  Foutq_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.629    Foutq[2]
    U19                                                               r  Foutq[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[3]
                            (input port)
  Destination:            Foutq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.646ns (58.898%)  route 1.149ns (41.102%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoInA[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoInA_IBUF[3]_inst/O
                         net (fo=14, routed)          0.457     0.673    DatoInA_IBUF[3]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.045     0.718 r  Foutq_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.718    Foutq_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.788 r  Foutq_OBUF[7]_inst_i_2/O[0]
                         net (fo=1, routed)           0.196     0.984    Foutq_OBUF[7]_inst_i_2_n_7
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.107     1.091 r  Foutq_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.587    Foutq_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.795 r  Foutq_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.795    Foutq[6]
    U14                                                               r  Foutq[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[3]
                            (input port)
  Destination:            Foutq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.698ns (59.394%)  route 1.161ns (40.606%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoInA[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoInA_IBUF[3]_inst/O
                         net (fo=14, routed)          0.447     0.664    DatoInA_IBUF[3]
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.045     0.709 r  Foutq_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.709    Foutq_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.774 r  Foutq_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, routed)           0.282     1.056    Foutq_OBUF[7]_inst_i_2_n_6
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.105     1.161 r  Foutq_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.593    Foutq_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.267     2.860 r  Foutq_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.860    Foutq[7]
    V14                                                               r  Foutq[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInB[0]
                            (input port)
  Destination:            Foutq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.539ns (53.360%)  route 1.346ns (46.640%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  DatoInB[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInB[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  DatoInB_IBUF[0]_inst/O
                         net (fo=14, routed)          0.487     0.706    DatoInB_IBUF[0]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.751 r  Foutq_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.052     0.803    Foutq_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.848 r  Foutq_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.806     1.655    Foutq_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.885 r  Foutq_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.885    Foutq[1]
    E19                                                               r  Foutq[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInB[3]
                            (input port)
  Destination:            Foutq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.940ns  (logic 1.725ns (58.687%)  route 1.215ns (41.313%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInB[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInB[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  DatoInB_IBUF[3]_inst/O
                         net (fo=10, routed)          0.545     0.772    DatoInB_IBUF[3]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.045     0.817 r  Foutq_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.817    Foutq_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.880 r  Foutq_OBUF[5]_inst_i_2/O[3]
                         net (fo=1, routed)           0.261     1.141    Foutq_OBUF[5]_inst_i_2_n_4
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.108     1.249 r  Foutq_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.658    Foutq_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.283     2.940 r  Foutq_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.940    Foutq[5]
    U15                                                               r  Foutq[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInA[3]
                            (input port)
  Destination:            Foutq_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.715ns  (logic 1.529ns (32.428%)  route 3.186ns (67.572%))
  Logic Levels:           4  (IBUF=1 LUT3=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DatoInA[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoInA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  DatoInA_IBUF[3]_inst/O
                         net (fo=14, routed)          0.534     0.751    DatoInA_IBUF[3]
    SLICE_X3Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.796 f  Foutq_sig_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.363     1.159    Foutq_sig_OBUF_inst_i_2_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.204 r  Foutq_sig_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.289     3.493    Foutq_sig_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.715 r  Foutq_sig_OBUF_inst/O
                         net (fo=0)                   0.000     4.715    Foutq_sig
    L1                                                                r  Foutq_sig (OUT)
  -------------------------------------------------------------------    -------------------





