L 1 "uart_helper.c"
N#include "project.h"
L 1 "project.h" 1
N#include <stdbool.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h" 1
N/* stdbool.h: ISO/IEC 9899:1999 (C99), section 7.16 */
N
N/* Copyright (C) ARM Ltd., 2002
N * All rights reserved
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: drodgman $
N */
N
N#ifndef __bool_true_false_are_defined
N#define __bool_true_false_are_defined 1
N#define __ARMCLIB_VERSION 5060034
N
N  #ifndef __cplusplus /* In C++, 'bool', 'true' and 'false' and keywords */
N    #define bool _Bool
N    #define true 1
N    #define false 0
N  #else
S    #ifdef __GNUC__
S      /* GNU C++ supports direct inclusion of stdbool.h to provide C99
S         compatibility by defining _Bool */
S      #define _Bool bool
S    #endif
N  #endif
N
N#endif /* __bool_true_false_are_defined */
N
L 2 "project.h" 2
N#include <stdint.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999,2014 */
N/* All rights reserved */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5060034
N
N  #ifdef __INT64_TYPE__
S    /* armclang predefines '__INT64_TYPE__' and '__INT64_C_SUFFIX__' */
S    #define __INT64 __INT64_TYPE__
N  #else
N    /* armcc has builtin '__int64' which can be used in --strict mode */
N    #define __INT64 __int64
N    #define __INT64_C_SUFFIX__ ll
N  #endif
N  #define __PASTE2(x, y) x ## y
N  #define __PASTE(x, y) __PASTE2(x, y)
N  #define __INT64_C(x)  __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
N  #define __UINT64_C(x)  __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
N  #if defined(__clang__) || (defined(__ARMCC_VERSION) && !defined(__STRICT_ANSI__))
X  #if 0L || (1L && !0L)
N    /* armclang and non-strict armcc allow 'long long' in system headers */
N    #define __LONGLONG long long
N  #else
S    /* strict armcc has '__int64' */
S    #define __LONGLONG __int64
N  #endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __INT64 int64_t;
Xtypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __INT64 uint64_t;
Xtypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __INT64 int_least64_t;
Xtypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __INT64 uint_least64_t;
Xtypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __INT64 int_fast64_t;
Xtypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __INT64 uint_fast64_t;
Xtypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
N#if __sizeof_ptr == 8
X#if 4 == 8
Stypedef   signed       __INT64 intptr_t;
Stypedef unsigned       __INT64 uintptr_t;
N#else
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N#endif
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed     __LONGLONG intmax_t;
Xtypedef   signed     long long intmax_t;
Ntypedef unsigned     __LONGLONG uintmax_t;
Xtypedef unsigned     long long uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __INT64_C(~0x7fffffffffffffff) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MIN INT64_MIN
N#else
N#define INTPTR_MIN INT32_MIN
N#endif
N
N    /* maximum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MAX INT64_MAX
N#else
N#define INTPTR_MAX INT32_MAX
N#endif
N
N    /* maximum value of pointer-holding unsigned integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define UINTPTR_MAX UINT64_MAX
N#else
N#define UINTPTR_MAX UINT32_MAX
N#endif
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define PTRDIFF_MIN INT64_MIN
S#define PTRDIFF_MAX INT64_MAX
N#else
N#define PTRDIFF_MIN INT32_MIN
N#define PTRDIFF_MAX INT32_MAX
N#endif
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define SIZE_MAX UINT64_MAX
N#else
N#define SIZE_MAX UINT32_MAX
N#endif
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __INT64_C(x)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __UINT64_C(x)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif
N  #endif /* __cplusplus */
N
N#undef __INT64
N#undef __LONGLONG
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
L 3 "project.h" 2
N#include "inc/hw_memmap.h"
L 1 "inc/hw_memmap.h" 1
N//*****************************************************************************
N//
N// hw_memmap.h - Macros defining the memory map of the device.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_MEMMAP_H__
N#define __HW_MEMMAP_H__
N
N//*****************************************************************************
N//
N// The following are defines for the base address of the memories and
N// peripherals.
N//
N//*****************************************************************************
N#define FLASH_BASE              0x00000000  // FLASH memory
N#define SRAM_BASE               0x20000000  // SRAM memory
N#define WATCHDOG0_BASE          0x40000000  // Watchdog0
N#define WATCHDOG1_BASE          0x40001000  // Watchdog1
N#define GPIO_PORTA_BASE         0x40004000  // GPIO Port A
N#define GPIO_PORTB_BASE         0x40005000  // GPIO Port B
N#define GPIO_PORTC_BASE         0x40006000  // GPIO Port C
N#define GPIO_PORTD_BASE         0x40007000  // GPIO Port D
N#define SSI0_BASE               0x40008000  // SSI0
N#define SSI1_BASE               0x40009000  // SSI1
N#define SSI2_BASE               0x4000A000  // SSI2
N#define SSI3_BASE               0x4000B000  // SSI3
N#define UART0_BASE              0x4000C000  // UART0
N#define UART1_BASE              0x4000D000  // UART1
N#define UART2_BASE              0x4000E000  // UART2
N#define UART3_BASE              0x4000F000  // UART3
N#define UART4_BASE              0x40010000  // UART4
N#define UART5_BASE              0x40011000  // UART5
N#define UART6_BASE              0x40012000  // UART6
N#define UART7_BASE              0x40013000  // UART7
N#define I2C0_BASE               0x40020000  // I2C0
N#define I2C1_BASE               0x40021000  // I2C1
N#define I2C2_BASE               0x40022000  // I2C2
N#define I2C3_BASE               0x40023000  // I2C3
N#define GPIO_PORTE_BASE         0x40024000  // GPIO Port E
N#define GPIO_PORTF_BASE         0x40025000  // GPIO Port F
N#define GPIO_PORTG_BASE         0x40026000  // GPIO Port G
N#define GPIO_PORTH_BASE         0x40027000  // GPIO Port H
N#define PWM0_BASE               0x40028000  // Pulse Width Modulator (PWM)
N#define PWM1_BASE               0x40029000  // Pulse Width Modulator (PWM)
N#define QEI0_BASE               0x4002C000  // QEI0
N#define QEI1_BASE               0x4002D000  // QEI1
N#define TIMER0_BASE             0x40030000  // Timer0
N#define TIMER1_BASE             0x40031000  // Timer1
N#define TIMER2_BASE             0x40032000  // Timer2
N#define TIMER3_BASE             0x40033000  // Timer3
N#define TIMER4_BASE             0x40034000  // Timer4
N#define TIMER5_BASE             0x40035000  // Timer5
N#define WTIMER0_BASE            0x40036000  // Wide Timer0
N#define WTIMER1_BASE            0x40037000  // Wide Timer1
N#define ADC0_BASE               0x40038000  // ADC0
N#define ADC1_BASE               0x40039000  // ADC1
N#define COMP_BASE               0x4003C000  // Analog comparators
N#define GPIO_PORTJ_BASE         0x4003D000  // GPIO Port J
N#define CAN0_BASE               0x40040000  // CAN0
N#define CAN1_BASE               0x40041000  // CAN1
N#define WTIMER2_BASE            0x4004C000  // Wide Timer2
N#define WTIMER3_BASE            0x4004D000  // Wide Timer3
N#define WTIMER4_BASE            0x4004E000  // Wide Timer4
N#define WTIMER5_BASE            0x4004F000  // Wide Timer5
N#define USB0_BASE               0x40050000  // USB 0 Controller
N#define GPIO_PORTA_AHB_BASE     0x40058000  // GPIO Port A (high speed)
N#define GPIO_PORTB_AHB_BASE     0x40059000  // GPIO Port B (high speed)
N#define GPIO_PORTC_AHB_BASE     0x4005A000  // GPIO Port C (high speed)
N#define GPIO_PORTD_AHB_BASE     0x4005B000  // GPIO Port D (high speed)
N#define GPIO_PORTE_AHB_BASE     0x4005C000  // GPIO Port E (high speed)
N#define GPIO_PORTF_AHB_BASE     0x4005D000  // GPIO Port F (high speed)
N#define GPIO_PORTG_AHB_BASE     0x4005E000  // GPIO Port G (high speed)
N#define GPIO_PORTH_AHB_BASE     0x4005F000  // GPIO Port H (high speed)
N#define GPIO_PORTJ_AHB_BASE     0x40060000  // GPIO Port J (high speed)
N#define GPIO_PORTK_BASE         0x40061000  // GPIO Port K
N#define GPIO_PORTL_BASE         0x40062000  // GPIO Port L
N#define GPIO_PORTM_BASE         0x40063000  // GPIO Port M
N#define GPIO_PORTN_BASE         0x40064000  // GPIO Port N
N#define GPIO_PORTP_BASE         0x40065000  // GPIO Port P
N#define GPIO_PORTQ_BASE         0x40066000  // GPIO Port Q
N#define GPIO_PORTR_BASE         0x40067000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTS_BASE         0x40068000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTT_BASE         0x40069000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define EEPROM_BASE             0x400AF000  // EEPROM memory
N#define ONEWIRE0_BASE           0x400B6000  // 1-Wire Master Module
N#define I2C8_BASE               0x400B8000  // I2C8
N#define I2C9_BASE               0x400B9000  // I2C9
N#define I2C4_BASE               0x400C0000  // I2C4
N#define I2C5_BASE               0x400C1000  // I2C5
N#define I2C6_BASE               0x400C2000  // I2C6
N#define I2C7_BASE               0x400C3000  // I2C7
N#define EPI0_BASE               0x400D0000  // EPI0
N#define TIMER6_BASE             0x400E0000  // General-Purpose Timers
N#define TIMER7_BASE             0x400E1000  // General-Purpose Timers
N#define EMAC0_BASE              0x400EC000  // Ethernet Controller
N#define SYSEXC_BASE             0x400F9000  // System Exception Module
N#define HIB_BASE                0x400FC000  // Hibernation Module
N#define FLASH_CTRL_BASE         0x400FD000  // FLASH Controller
N#define SYSCTL_BASE             0x400FE000  // System Control
N#define UDMA_BASE               0x400FF000  // uDMA Controller
N#define CCM0_BASE               0x44030000  // Cyclical Redundancy Check (CRC)
N#define SHAMD5_BASE             0x44034000  // SHA/MD5 Accelerator
N#define AES_BASE                0x44036000  // Advance Encryption
N                                            // Hardware-Accelerated Module
N#define DES_BASE                0x44038000  // Data Encryption Standard
N                                            // Accelerator (DES)
N#define LCD0_BASE               0x44050000  // LCD Controller
N#define ITM_BASE                0xE0000000  // Instrumentation Trace Macrocell
N#define DWT_BASE                0xE0001000  // Data Watchpoint and Trace
N#define FPB_BASE                0xE0002000  // FLASH Patch and Breakpoint
N#define NVIC_BASE               0xE000E000  // Nested Vectored Interrupt Ctrl
N#define TPIU_BASE               0xE0040000  // Trace Port Interface Unit
N
N#endif // __HW_MEMMAP_H__
L 4 "project.h" 2
N
N#include "driverlib/adc.h"
L 1 "driverlib/adc.h" 1
N//*****************************************************************************
N//
N// adc.h - ADC headers for using the ADC driver functions.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ADC_H__
N#define __DRIVERLIB_ADC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCSequenceConfigure as the ui32Trigger
N// parameter.
N//
N//*****************************************************************************
N#define ADC_TRIGGER_PROCESSOR   0x00000000  // Processor event
N#define ADC_TRIGGER_COMP0       0x00000001  // Analog comparator 0 event
N#define ADC_TRIGGER_COMP1       0x00000002  // Analog comparator 1 event
N#define ADC_TRIGGER_COMP2       0x00000003  // Analog comparator 2 event
N#define ADC_TRIGGER_EXTERNAL    0x00000004  // External event
N#define ADC_TRIGGER_TIMER       0x00000005  // Timer event
N#define ADC_TRIGGER_PWM0        0x00000006  // PWM0 event
N#define ADC_TRIGGER_PWM1        0x00000007  // PWM1 event
N#define ADC_TRIGGER_PWM2        0x00000008  // PWM2 event
N#define ADC_TRIGGER_PWM3        0x00000009  // PWM3 event
N#define ADC_TRIGGER_NEVER       0x0000000E  // Never Trigger
N#define ADC_TRIGGER_ALWAYS      0x0000000F  // Always event
N#define ADC_TRIGGER_PWM_MOD0    0x00000000  // PWM triggers from PWM0
N#define ADC_TRIGGER_PWM_MOD1    0x00000010  // PWM triggers from PWM1
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCSequenceStepConfigure as the ui32Config
N// parameter.
N//
N//*****************************************************************************
N#define ADC_CTL_TS              0x00000080  // Temperature sensor select
N#define ADC_CTL_IE              0x00000040  // Interrupt enable
N#define ADC_CTL_END             0x00000020  // Sequence end select
N#define ADC_CTL_D               0x00000010  // Differential select
N#define ADC_CTL_CH0             0x00000000  // Input channel 0
N#define ADC_CTL_CH1             0x00000001  // Input channel 1
N#define ADC_CTL_CH2             0x00000002  // Input channel 2
N#define ADC_CTL_CH3             0x00000003  // Input channel 3
N#define ADC_CTL_CH4             0x00000004  // Input channel 4
N#define ADC_CTL_CH5             0x00000005  // Input channel 5
N#define ADC_CTL_CH6             0x00000006  // Input channel 6
N#define ADC_CTL_CH7             0x00000007  // Input channel 7
N#define ADC_CTL_CH8             0x00000008  // Input channel 8
N#define ADC_CTL_CH9             0x00000009  // Input channel 9
N#define ADC_CTL_CH10            0x0000000A  // Input channel 10
N#define ADC_CTL_CH11            0x0000000B  // Input channel 11
N#define ADC_CTL_CH12            0x0000000C  // Input channel 12
N#define ADC_CTL_CH13            0x0000000D  // Input channel 13
N#define ADC_CTL_CH14            0x0000000E  // Input channel 14
N#define ADC_CTL_CH15            0x0000000F  // Input channel 15
N#define ADC_CTL_CH16            0x00000100  // Input channel 16
N#define ADC_CTL_CH17            0x00000101  // Input channel 17
N#define ADC_CTL_CH18            0x00000102  // Input channel 18
N#define ADC_CTL_CH19            0x00000103  // Input channel 19
N#define ADC_CTL_CH20            0x00000104  // Input channel 20
N#define ADC_CTL_CH21            0x00000105  // Input channel 21
N#define ADC_CTL_CH22            0x00000106  // Input channel 22
N#define ADC_CTL_CH23            0x00000107  // Input channel 23
N#define ADC_CTL_CMP0            0x00080000  // Select Comparator 0
N#define ADC_CTL_CMP1            0x00090000  // Select Comparator 1
N#define ADC_CTL_CMP2            0x000A0000  // Select Comparator 2
N#define ADC_CTL_CMP3            0x000B0000  // Select Comparator 3
N#define ADC_CTL_CMP4            0x000C0000  // Select Comparator 4
N#define ADC_CTL_CMP5            0x000D0000  // Select Comparator 5
N#define ADC_CTL_CMP6            0x000E0000  // Select Comparator 6
N#define ADC_CTL_CMP7            0x000F0000  // Select Comparator 7
N#define ADC_CTL_SHOLD_4         0x00000000  // Sample and hold 4 ADC clocks
N#define ADC_CTL_SHOLD_8         0x00200000  // Sample and hold 8 ADC clocks
N#define ADC_CTL_SHOLD_16        0x00400000  // Sample and hold 16 ADC clocks
N#define ADC_CTL_SHOLD_32        0x00600000  // Sample and hold 32 ADC clocks
N#define ADC_CTL_SHOLD_64        0x00800000  // Sample and hold 64 ADC clocks
N#define ADC_CTL_SHOLD_128       0x00A00000  // Sample and hold 128 ADC clocks
N#define ADC_CTL_SHOLD_256       0x00C00000  // Sample and hold 256 ADC clocks
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCComparatorConfigure as part of the
N// ui32Config parameter.
N//
N//*****************************************************************************
N#define ADC_COMP_TRIG_NONE      0x00000000  // Trigger Disabled
N#define ADC_COMP_TRIG_LOW_ALWAYS \
N                                0x00001000  // Trigger Low Always
X#define ADC_COMP_TRIG_LOW_ALWAYS                                 0x00001000  
N#define ADC_COMP_TRIG_LOW_ONCE  0x00001100  // Trigger Low Once
N#define ADC_COMP_TRIG_LOW_HALWAYS \
N                                0x00001200  // Trigger Low Always (Hysteresis)
X#define ADC_COMP_TRIG_LOW_HALWAYS                                 0x00001200  
N#define ADC_COMP_TRIG_LOW_HONCE 0x00001300  // Trigger Low Once (Hysteresis)
N#define ADC_COMP_TRIG_MID_ALWAYS \
N                                0x00001400  // Trigger Mid Always
X#define ADC_COMP_TRIG_MID_ALWAYS                                 0x00001400  
N#define ADC_COMP_TRIG_MID_ONCE  0x00001500  // Trigger Mid Once
N#define ADC_COMP_TRIG_HIGH_ALWAYS \
N                                0x00001C00  // Trigger High Always
X#define ADC_COMP_TRIG_HIGH_ALWAYS                                 0x00001C00  
N#define ADC_COMP_TRIG_HIGH_ONCE 0x00001D00  // Trigger High Once
N#define ADC_COMP_TRIG_HIGH_HALWAYS \
N                                0x00001E00  // Trigger High Always (Hysteresis)
X#define ADC_COMP_TRIG_HIGH_HALWAYS                                 0x00001E00  
N#define ADC_COMP_TRIG_HIGH_HONCE \
N                                0x00001F00  // Trigger High Once (Hysteresis)
X#define ADC_COMP_TRIG_HIGH_HONCE                                 0x00001F00  
N
N#define ADC_COMP_INT_NONE       0x00000000  // Interrupt Disabled
N#define ADC_COMP_INT_LOW_ALWAYS \
N                                0x00000010  // Interrupt Low Always
X#define ADC_COMP_INT_LOW_ALWAYS                                 0x00000010  
N#define ADC_COMP_INT_LOW_ONCE   0x00000011  // Interrupt Low Once
N#define ADC_COMP_INT_LOW_HALWAYS \
N                                0x00000012  // Interrupt Low Always
X#define ADC_COMP_INT_LOW_HALWAYS                                 0x00000012  
N                                            // (Hysteresis)
N#define ADC_COMP_INT_LOW_HONCE  0x00000013  // Interrupt Low Once (Hysteresis)
N#define ADC_COMP_INT_MID_ALWAYS \
N                                0x00000014  // Interrupt Mid Always
X#define ADC_COMP_INT_MID_ALWAYS                                 0x00000014  
N#define ADC_COMP_INT_MID_ONCE   0x00000015  // Interrupt Mid Once
N#define ADC_COMP_INT_HIGH_ALWAYS \
N                                0x0000001C  // Interrupt High Always
X#define ADC_COMP_INT_HIGH_ALWAYS                                 0x0000001C  
N#define ADC_COMP_INT_HIGH_ONCE  0x0000001D  // Interrupt High Once
N#define ADC_COMP_INT_HIGH_HALWAYS \
N                                0x0000001E  // Interrupt High Always
X#define ADC_COMP_INT_HIGH_HALWAYS                                 0x0000001E  
N                                            // (Hysteresis)
N#define ADC_COMP_INT_HIGH_HONCE \
N                                0x0000001F  // Interrupt High Once (Hysteresis)
X#define ADC_COMP_INT_HIGH_HONCE                                 0x0000001F  
N
N//*****************************************************************************
N//
N// Values that can be used to modify the sequence number passed to
N// ADCProcessorTrigger in order to get cross-module synchronous processor
N// triggers.
N//
N//*****************************************************************************
N#define ADC_TRIGGER_WAIT        0x08000000  // Wait for the synchronous trigger
N#define ADC_TRIGGER_SIGNAL      0x80000000  // Signal the synchronous trigger
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCPhaseDelaySet as the ui32Phase parameter and
N// returned from ADCPhaseDelayGet.
N//
N//*****************************************************************************
N#define ADC_PHASE_0             0x00000000  // 0 degrees
N#define ADC_PHASE_22_5          0x00000001  // 22.5 degrees
N#define ADC_PHASE_45            0x00000002  // 45 degrees
N#define ADC_PHASE_67_5          0x00000003  // 67.5 degrees
N#define ADC_PHASE_90            0x00000004  // 90 degrees
N#define ADC_PHASE_112_5         0x00000005  // 112.5 degrees
N#define ADC_PHASE_135           0x00000006  // 135 degrees
N#define ADC_PHASE_157_5         0x00000007  // 157.5 degrees
N#define ADC_PHASE_180           0x00000008  // 180 degrees
N#define ADC_PHASE_202_5         0x00000009  // 202.5 degrees
N#define ADC_PHASE_225           0x0000000A  // 225 degrees
N#define ADC_PHASE_247_5         0x0000000B  // 247.5 degrees
N#define ADC_PHASE_270           0x0000000C  // 270 degrees
N#define ADC_PHASE_292_5         0x0000000D  // 292.5 degrees
N#define ADC_PHASE_315           0x0000000E  // 315 degrees
N#define ADC_PHASE_337_5         0x0000000F  // 337.5 degrees
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCReferenceSet as the ui32Ref parameter.
N//
N//*****************************************************************************
N#define ADC_REF_INT             0x00000000  // Internal reference
N#define ADC_REF_EXT_3V          0x00000001  // External 3V reference
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCIntDisableEx(), ADCIntEnableEx(),
N// ADCIntClearEx() and ADCIntStatusEx().
N//
N//*****************************************************************************
N#define ADC_INT_SS0             0x00000001
N#define ADC_INT_SS1             0x00000002
N#define ADC_INT_SS2             0x00000004
N#define ADC_INT_SS3             0x00000008
N#define ADC_INT_DMA_SS0         0x00000100
N#define ADC_INT_DMA_SS1         0x00000200
N#define ADC_INT_DMA_SS2         0x00000400
N#define ADC_INT_DMA_SS3         0x00000800
N#define ADC_INT_DCON_SS0        0x00010000
N#define ADC_INT_DCON_SS1        0x00020000
N#define ADC_INT_DCON_SS2        0x00040000
N#define ADC_INT_DCON_SS3        0x00080000
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCClockConfigSet() and ADCClockConfigGet().
N//
N//*****************************************************************************
N#define ADC_CLOCK_RATE_FULL     0x00000070
N#define ADC_CLOCK_RATE_HALF     0x00000050
N#define ADC_CLOCK_RATE_FOURTH   0x00000030
N#define ADC_CLOCK_RATE_EIGHTH   0x00000010
N#define ADC_CLOCK_SRC_PLL       0x00000000
N#define ADC_CLOCK_SRC_PIOSC     0x00000001
N#define ADC_CLOCK_SRC_ALTCLK    0x00000001
N#define ADC_CLOCK_SRC_MOSC      0x00000002
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void ADCIntRegister(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                           void (*pfnHandler)(void));
Nextern void ADCIntUnregister(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCIntDisable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCIntEnable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern uint32_t ADCIntStatus(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                             bool bMasked);
X                             _Bool bMasked);
Nextern void ADCIntClear(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceEnable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceDisable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceConfigure(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                                 uint32_t ui32Trigger, uint32_t ui32Priority);
Nextern void ADCSequenceStepConfigure(uint32_t ui32Base,
N                                     uint32_t ui32SequenceNum,
N                                     uint32_t ui32Step, uint32_t ui32Config);
Nextern int32_t ADCSequenceOverflow(uint32_t ui32Base,
N                                   uint32_t ui32SequenceNum);
Nextern void ADCSequenceOverflowClear(uint32_t ui32Base,
N                                     uint32_t ui32SequenceNum);
Nextern int32_t ADCSequenceUnderflow(uint32_t ui32Base,
N                                    uint32_t ui32SequenceNum);
Nextern void ADCSequenceUnderflowClear(uint32_t ui32Base,
N                                      uint32_t ui32SequenceNum);
Nextern int32_t ADCSequenceDataGet(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                                  uint32_t *pui32Buffer);
Nextern void ADCProcessorTrigger(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSoftwareOversampleConfigure(uint32_t ui32Base,
N                                           uint32_t ui32SequenceNum,
N                                           uint32_t ui32Factor);
Nextern void ADCSoftwareOversampleStepConfigure(uint32_t ui32Base,
N                                               uint32_t ui32SequenceNum,
N                                               uint32_t ui32Step,
N                                               uint32_t ui32Config);
Nextern void ADCSoftwareOversampleDataGet(uint32_t ui32Base,
N                                         uint32_t ui32SequenceNum,
N                                         uint32_t *pui32Buffer,
N                                         uint32_t ui32Count);
Nextern void ADCHardwareOversampleConfigure(uint32_t ui32Base,
N                                           uint32_t ui32Factor);
Nextern void ADCClockConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                              uint32_t ui32ClockDiv);
Nextern uint32_t ADCClockConfigGet(uint32_t ui32Base, uint32_t *pui32ClockDiv);
N
Nextern void ADCComparatorConfigure(uint32_t ui32Base, uint32_t ui32Comp,
N                                   uint32_t ui32Config);
Nextern void ADCComparatorRegionSet(uint32_t ui32Base, uint32_t ui32Comp,
N                                   uint32_t ui32LowRef, uint32_t ui32HighRef);
Nextern void ADCComparatorReset(uint32_t ui32Base, uint32_t ui32Comp,
N                               bool bTrigger, bool bInterrupt);
X                               _Bool bTrigger, _Bool bInterrupt);
Nextern void ADCComparatorIntDisable(uint32_t ui32Base,
N                                    uint32_t ui32SequenceNum);
Nextern void ADCComparatorIntEnable(uint32_t ui32Base,
N                                   uint32_t ui32SequenceNum);
Nextern uint32_t ADCComparatorIntStatus(uint32_t ui32Base);
Nextern void ADCComparatorIntClear(uint32_t ui32Base, uint32_t ui32Status);
Nextern void ADCIntDisableEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void ADCIntEnableEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t ADCIntStatusEx(uint32_t ui32Base, bool bMasked);
Xextern uint32_t ADCIntStatusEx(uint32_t ui32Base, _Bool bMasked);
Nextern void ADCIntClearEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void ADCSequenceDMAEnable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceDMADisable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern bool ADCBusy(uint32_t ui32Base);
Xextern _Bool ADCBusy(uint32_t ui32Base);
Nextern void ADCReferenceSet(uint32_t ui32Base, uint32_t ui32Ref);
Nextern uint32_t ADCReferenceGet(uint32_t ui32Base);
Nextern void ADCPhaseDelaySet(uint32_t ui32Base, uint32_t ui32Phase);
Nextern uint32_t ADCPhaseDelayGet(uint32_t ui32Base);
Nextern void ADCSampleRateSet(uint32_t ui32Base, uint32_t ui32ADCClock,
N                             uint32_t ui32Rate);
Nextern uint32_t ADCSampleRateGet(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_ADC_H__
L 6 "project.h" 2
N#include "driverlib/aes.h"
L 1 "driverlib/aes.h" 1
N//*****************************************************************************
N//
N// aes.h - Defines and Macros for the AES module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_AES_H__
N#define __DRIVERLIB_AES_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used to specify the operation direction in the
N// ui32Config argument in the AESConfig function.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_DIR_ENCRYPT     0x00000004
N#define AES_CFG_DIR_DECRYPT     0x00000000
N
N//*****************************************************************************
N//
N// The following defines are used to specify the key size in the ui32Config
N// argument in the AESConfig function.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_KEY_SIZE_128BIT 0x00000008
N#define AES_CFG_KEY_SIZE_192BIT 0x00000010
N#define AES_CFG_KEY_SIZE_256BIT 0x00000018
N
N//*****************************************************************************
N//
N// The following defines are used to specify the mode of operation in the
N// ui32Config argument in the AESConfig function.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_MODE_M          0x2007fe60
N#define AES_CFG_MODE_ECB        0x00000000
N#define AES_CFG_MODE_CBC        0x00000020
N#define AES_CFG_MODE_CTR        0x00000040
N#define AES_CFG_MODE_ICM        0x00000200
N#define AES_CFG_MODE_CFB        0x00000400
N#define AES_CFG_MODE_XTS_TWEAKJL \
N                                0x00000800
X#define AES_CFG_MODE_XTS_TWEAKJL                                 0x00000800
N#define AES_CFG_MODE_XTS_K2IJL \
N                                0x00001000
X#define AES_CFG_MODE_XTS_K2IJL                                 0x00001000
N#define AES_CFG_MODE_XTS_K2ILJ0 \
N                                0x00001800
X#define AES_CFG_MODE_XTS_K2ILJ0                                 0x00001800
N#define AES_CFG_MODE_F8         0x00002000
N#define AES_CFG_MODE_F9         0x20004000
N#define AES_CFG_MODE_CBCMAC     0x20008000
N#define AES_CFG_MODE_GCM_HLY0ZERO \
N                                0x20010000
X#define AES_CFG_MODE_GCM_HLY0ZERO                                 0x20010000
N#define AES_CFG_MODE_GCM_HLY0CALC \
N                                0x20020040
X#define AES_CFG_MODE_GCM_HLY0CALC                                 0x20020040
N#define AES_CFG_MODE_GCM_HY0CALC \
N                                0x20030040
X#define AES_CFG_MODE_GCM_HY0CALC                                 0x20030040
N#define AES_CFG_MODE_CCM        0x20040040
N
N//*****************************************************************************
N//
N// The following defines are used to specify the counter width in the
N// ui32Config argument in the AESConfig function.  It is only required to
N// be defined when using CTR, CCM, or GCM modes.  Only one length is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_CTR_WIDTH_32    0x00000000
N#define AES_CFG_CTR_WIDTH_64    0x00000080
N#define AES_CFG_CTR_WIDTH_96    0x00000100
N#define AES_CFG_CTR_WIDTH_128   0x00000180
N
N//*****************************************************************************
N//
N// The following defines are used to define the width of the length field for
N// CCM operation through the ui32Config argument in the AESConfig function.
N// This value is also known as L.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_CCM_L_1         0x00000000
N#define AES_CFG_CCM_L_2         0x00080000
N#define AES_CFG_CCM_L_3         0x00100000
N#define AES_CFG_CCM_L_4         0x00180000
N#define AES_CFG_CCM_L_5         0x00200000
N#define AES_CFG_CCM_L_6         0x00280000
N#define AES_CFG_CCM_L_7         0x00300000
N#define AES_CFG_CCM_L_8         0x00380000
N
N//*****************************************************************************
N//
N// The following defines are used to define the length of the authentication
N// field for CCM operations through the ui32Config argument in the AESConfig
N// function.  This value is also known as M.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_CCM_M_4         0x00400000
N#define AES_CFG_CCM_M_6         0x00800000
N#define AES_CFG_CCM_M_8         0x00c00000
N#define AES_CFG_CCM_M_10        0x01000000
N#define AES_CFG_CCM_M_12        0x01400000
N#define AES_CFG_CCM_M_14        0x01800000
N#define AES_CFG_CCM_M_16        0x01c00000
N
N//*****************************************************************************
N//
N// Interrupt flags for use with the AESIntEnable, AESIntDisable, and
N// AESIntStatus functions.
N//
N//*****************************************************************************
N#define AES_INT_CONTEXT_IN      0x00000001
N#define AES_INT_CONTEXT_OUT     0x00000008
N#define AES_INT_DATA_IN         0x00000002
N#define AES_INT_DATA_OUT        0x00000004
N#define AES_INT_DMA_CONTEXT_IN  0x00010000
N#define AES_INT_DMA_CONTEXT_OUT 0x00080000
N#define AES_INT_DMA_DATA_IN     0x00020000
N#define AES_INT_DMA_DATA_OUT    0x00040000
N
N//*****************************************************************************
N//
N// Defines used when enabling and disabling DMA requests in the
N// AESEnableDMA and AESDisableDMA functions.
N//
N//*****************************************************************************
N#define AES_DMA_DATA_IN         0x00000020
N#define AES_DMA_DATA_OUT        0x00000040
N#define AES_DMA_CONTEXT_IN      0x00000080
N#define AES_DMA_CONTEXT_OUT     0x00000100
N
N//*****************************************************************************
N//
N// Function prototypes.
N//
N//*****************************************************************************
Nextern void AESAuthLengthSet(uint32_t ui32Base, uint32_t ui32Length);
Nextern void AESConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void AESDataRead(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool AESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Xextern _Bool AESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool AESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool AESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
N                           uint32_t *pui32Dest, uint32_t ui32Length);
Nextern bool AESDataAuth(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool AESDataAuth(uint32_t ui32Base, uint32_t *pui32Src,
N                        uint32_t ui32Length, uint32_t *pui32Tag);
Nextern bool AESDataProcessAuth(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool AESDataProcessAuth(uint32_t ui32Base, uint32_t *pui32Src,
N                               uint32_t *pui32Dest, uint32_t ui32Length,
N                               uint32_t *pui32AuthSrc,
N                               uint32_t ui32AuthLength, uint32_t *pui32Tag);
Nextern void AESDataWrite(uint32_t ui32Base, uint32_t *pui32Src);
Nextern bool AESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Xextern _Bool AESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void AESDMADisable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void AESDMAEnable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void AESIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void AESIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void AESIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void AESIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t AESIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t AESIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void AESIntUnregister(uint32_t ui32Base);
Nextern void AESIVSet(uint32_t ui32Base, uint32_t *pui32IVdata);
Nextern void AESIVRead(uint32_t ui32Base, uint32_t *pui32IVdata);
Nextern void AESKey1Set(uint32_t ui32Base, uint32_t *pui32Key,
N                       uint32_t ui32Keysize);
Nextern void AESKey2Set(uint32_t ui32Base, uint32_t *pui32Key,
N                       uint32_t ui32Keysize);
Nextern void AESKey3Set(uint32_t ui32Base, uint32_t *pui32Key);
Nextern void AESLengthSet(uint32_t ui32Base, uint64_t ui64Length);
Nextern void AESReset(uint32_t ui32Base);
Nextern void AESTagRead(uint32_t ui32Base, uint32_t *pui32TagData);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_AES_H__
L 7 "project.h" 2
N#include "driverlib/can.h"
L 1 "driverlib/can.h" 1
N//*****************************************************************************
N//
N// can.h - Defines and Macros for the CAN controller.
N//
N// Copyright (c) 2006-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_CAN_H__
N#define __DRIVERLIB_CAN_H__
N
N//*****************************************************************************
N//
N//! \addtogroup can_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Miscellaneous defines for Message ID Types
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// These are the flags used by the tCANMsgObject.ui32Flags value when calling
N// the CANMessageSet() and CANMessageGet() functions.
N//
N//*****************************************************************************
N
N//
N//! This indicates that transmit interrupts are enabled.
N//
N#define MSG_OBJ_TX_INT_ENABLE   0x00000001
N
N//
N//! This indicates that receive interrupts are enabled.
N//
N#define MSG_OBJ_RX_INT_ENABLE   0x00000002
N
N//
N//! This indicates that a message object is using an extended identifier.
N//
N#define MSG_OBJ_EXTENDED_ID     0x00000004
N
N//
N//! This indicates that a message object is using filtering based on the
N//! object's message identifier.
N//
N#define MSG_OBJ_USE_ID_FILTER   0x00000008
N
N//
N//! This indicates that new data was available in the message object.
N//
N#define MSG_OBJ_NEW_DATA        0x00000080
N
N//
N//! This indicates that data was lost since this message object was last
N//! read.
N//
N#define MSG_OBJ_DATA_LOST       0x00000100
N
N//
N//! This indicates that a message object uses or is using filtering
N//! based on the direction of the transfer.  If the direction filtering is
N//! used, then ID filtering must also be enabled.
N//
N#define MSG_OBJ_USE_DIR_FILTER  (0x00000010 | MSG_OBJ_USE_ID_FILTER)
N
N//
N//! This indicates that a message object uses or is using message
N//! identifier filtering based on the extended identifier.  If the extended
N//! identifier filtering is used, then ID filtering must also be enabled.
N//
N#define MSG_OBJ_USE_EXT_FILTER  (0x00000020 | MSG_OBJ_USE_ID_FILTER)
N
N//
N//! This indicates that a message object is a remote frame.
N//
N#define MSG_OBJ_REMOTE_FRAME    0x00000040
N
N//
N//! This indicates that this message object is part of a FIFO structure and
N//! not the final message object in a FIFO.
N//
N#define MSG_OBJ_FIFO            0x00000200
N
N//
N//! This indicates that a message object has no flags set.
N//
N#define MSG_OBJ_NO_FLAGS        0x00000000
N
N//*****************************************************************************
N//
N//! This define is used with the flag values to allow checking only status
N//! flags and not configuration flags.
N//
N//*****************************************************************************
N#define MSG_OBJ_STATUS_MASK     (MSG_OBJ_NEW_DATA | MSG_OBJ_DATA_LOST)
N
N//*****************************************************************************
N//
N//! The structure used for encapsulating all the items associated with a CAN
N//! message object in the CAN controller.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! The CAN message identifier used for 11 or 29 bit identifiers.
N    //
N    uint32_t ui32MsgID;
N
N    //
N    //! The message identifier mask used when identifier filtering is enabled.
N    //
N    uint32_t ui32MsgIDMask;
N
N    //
N    //! This value holds various status flags and settings specified by
N    //! tCANObjFlags.
N    //
N    uint32_t ui32Flags;
N
N    //
N    //! This value is the number of bytes of data in the message object.
N    //
N    uint32_t ui32MsgLen;
N
N    //
N    //! This is a pointer to the message object's data.
N    //
N    uint8_t *pui8MsgData;
N}
NtCANMsgObject;
N
N//*****************************************************************************
N//
N//! This structure is used for encapsulating the values associated with setting
N//! up the bit timing for a CAN controller.  The structure is used when calling
N//! the CANGetBitTiming and CANSetBitTiming functions.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! This value holds the sum of the Synchronization, Propagation, and Phase
N    //! Buffer 1 segments, measured in time quanta.  The valid values for this
N    //! setting range from 2 to 16.
N    //
N    uint32_t ui32SyncPropPhase1Seg;
N
N    //
N    //! This value holds the Phase Buffer 2 segment in time quanta.  The valid
N    //! values for this setting range from 1 to 8.
N    //
N    uint32_t ui32Phase2Seg;
N
N    //
N    //! This value holds the Resynchronization Jump Width in time quanta.  The
N    //! valid values for this setting range from 1 to 4.
N    //
N    uint32_t ui32SJW;
N
N    //
N    //! This value holds the CAN_CLK divider used to determine time quanta.
N    //! The valid values for this setting range from 1 to 1023.
N    //
N    uint32_t ui32QuantumPrescaler;
N}
NtCANBitClkParms;
N
N//*****************************************************************************
N//
N//! This data type is used to identify the interrupt status register.  This is
N//! used when calling the CANIntStatus() function.
N//
N//*****************************************************************************
Ntypedef enum
N{
N    //
N    //! Read the CAN interrupt status information.
N    //
N    CAN_INT_STS_CAUSE,
N
N    //
N    //! Read a message object's interrupt status.
N    //
N    CAN_INT_STS_OBJECT
N}
NtCANIntStsReg;
N
N//*****************************************************************************
N//
N//! This data type is used to identify which of several status registers to
N//! read when calling the CANStatusGet() function.
N//
N//*****************************************************************************
Ntypedef enum
N{
N    //
N    //! Read the full CAN controller status.
N    //
N    CAN_STS_CONTROL,
N
N    //
N    //! Read the full 32-bit mask of message objects with a transmit request
N    //! set.
N    //
N    CAN_STS_TXREQUEST,
N
N    //
N    //! Read the full 32-bit mask of message objects with new data available.
N    //
N    CAN_STS_NEWDAT,
N
N    //
N    //! Read the full 32-bit mask of message objects that are enabled.
N    //
N    CAN_STS_MSGVAL
N}
NtCANStsReg;
N
N//*****************************************************************************
N//
N// These definitions are used to specify interrupt sources to CANIntEnable()
N// and CANIntDisable().
N//
N//*****************************************************************************
N//
N//! This flag is used to allow a CAN controller to generate error
N//! interrupts.
N//
N#define CAN_INT_ERROR           0x00000008
N
N//
N//! This flag is used to allow a CAN controller to generate status
N//! interrupts.
N//
N#define CAN_INT_STATUS          0x00000004
N
N//
N//! This flag is used to allow a CAN controller to generate any CAN
N//! interrupts.  If this is not set, then no interrupts are generated
N//! by the CAN controller.
N//
N#define CAN_INT_MASTER          0x00000002
N
N//*****************************************************************************
N//
N//! This definition is used to determine the type of message object that is
N//! set up via a call to the CANMessageSet() API.
N//
N//*****************************************************************************
Ntypedef enum
N{
N    //
N    //! Transmit message object.
N    //
N    MSG_OBJ_TYPE_TX,
N
N    //
N    //! Transmit remote request message object
N    //
N    MSG_OBJ_TYPE_TX_REMOTE,
N
N    //
N    //! Receive message object.
N    //
N    MSG_OBJ_TYPE_RX,
N
N    //
N    //! Receive remote request message object.
N    //
N    MSG_OBJ_TYPE_RX_REMOTE,
N
N    //
N    //! Remote frame receive remote, with auto-transmit message object.
N    //
N    MSG_OBJ_TYPE_RXTX_REMOTE
N}
NtMsgObjType;
N
N//*****************************************************************************
N//
N// The following enumeration contains all error or status indicators that can
N// be returned when calling the CANStatusGet() function.
N//
N//*****************************************************************************
N//
N//! CAN controller has entered a Bus Off state.
N//
N#define CAN_STATUS_BUS_OFF      0x00000080
N
N//
N//! CAN controller error level has reached warning level.
N//
N#define CAN_STATUS_EWARN        0x00000040
N
N//
N//! CAN controller error level has reached error passive level.
N//
N#define CAN_STATUS_EPASS        0x00000020
N
N//
N//! A message was received successfully since the last read of this status.
N//
N#define CAN_STATUS_RXOK         0x00000010
N
N//
N//! A message was transmitted successfully since the last read of this
N//! status.
N//
N#define CAN_STATUS_TXOK         0x00000008
N
N//
N//! This is the mask for the last error code field.
N//
N#define CAN_STATUS_LEC_MSK      0x00000007
N
N//
N//! There was no error.
N//
N#define CAN_STATUS_LEC_NONE     0x00000000
N
N//
N//! A bit stuffing error has occurred.
N//
N#define CAN_STATUS_LEC_STUFF    0x00000001
N
N//
N//! A formatting error has occurred.
N//
N#define CAN_STATUS_LEC_FORM     0x00000002
N
N//
N//! An acknowledge error has occurred.
N//
N#define CAN_STATUS_LEC_ACK      0x00000003
N
N//
N//! The bus remained a bit level of 1 for longer than is allowed.
N//
N#define CAN_STATUS_LEC_BIT1     0x00000004
N
N//
N//! The bus remained a bit level of 0 for longer than is allowed.
N//
N#define CAN_STATUS_LEC_BIT0     0x00000005
N
N//
N//! A CRC error has occurred.
N//
N#define CAN_STATUS_LEC_CRC      0x00000006
N
N//
N//! This is the mask for the CAN Last Error Code (LEC).
N//
N#define CAN_STATUS_LEC_MASK     0x00000007
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void CANBitTimingGet(uint32_t ui32Base, tCANBitClkParms *psClkParms);
Nextern void CANBitTimingSet(uint32_t ui32Base, tCANBitClkParms *psClkParms);
Nextern uint32_t CANBitRateSet(uint32_t ui32Base, uint32_t ui32SourceClock,
N                              uint32_t ui32BitRate);
Nextern void CANDisable(uint32_t ui32Base);
Nextern void CANEnable(uint32_t ui32Base);
Nextern bool CANErrCntrGet(uint32_t ui32Base, uint32_t *pui32RxCount,
Xextern _Bool CANErrCntrGet(uint32_t ui32Base, uint32_t *pui32RxCount,
N                          uint32_t *pui32TxCount);
Nextern void CANInit(uint32_t ui32Base);
Nextern void CANIntClear(uint32_t ui32Base, uint32_t ui32IntClr);
Nextern void CANIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void CANIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void CANIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t CANIntStatus(uint32_t ui32Base, tCANIntStsReg eIntStsReg);
Nextern void CANIntUnregister(uint32_t ui32Base);
Nextern void CANMessageClear(uint32_t ui32Base, uint32_t ui32ObjID);
Nextern void CANMessageGet(uint32_t ui32Base, uint32_t ui32ObjID,
N                          tCANMsgObject *psMsgObject, bool bClrPendingInt);
X                          tCANMsgObject *psMsgObject, _Bool bClrPendingInt);
Nextern void CANMessageSet(uint32_t ui32Base, uint32_t ui32ObjID,
N                          tCANMsgObject *psMsgObject, tMsgObjType eMsgType);
Nextern bool CANRetryGet(uint32_t ui32Base);
Xextern _Bool CANRetryGet(uint32_t ui32Base);
Nextern void CANRetrySet(uint32_t ui32Base, bool bAutoRetry);
Xextern void CANRetrySet(uint32_t ui32Base, _Bool bAutoRetry);
Nextern uint32_t CANStatusGet(uint32_t ui32Base, tCANStsReg eStatusReg);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_CAN_H__
L 8 "project.h" 2
N#include "driverlib/comp.h"
L 1 "driverlib/comp.h" 1
N//*****************************************************************************
N//
N// comp.h - Prototypes for the analog comparator driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_COMP_H__
N#define __DRIVERLIB_COMP_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to ComparatorConfigure() as the ui32Config
N// parameter.  For each group (in other words, COMP_TRIG_xxx, COMP_INT_xxx, and
N// so on), one of the values may be selected and combined together with values
N// from the other groups via a logical OR.
N//
N//*****************************************************************************
N#define COMP_TRIG_NONE          0x00000000  // No ADC trigger
N#define COMP_TRIG_HIGH          0x00000880  // Trigger when high
N#define COMP_TRIG_LOW           0x00000800  // Trigger when low
N#define COMP_TRIG_FALL          0x00000820  // Trigger on falling edge
N#define COMP_TRIG_RISE          0x00000840  // Trigger on rising edge
N#define COMP_TRIG_BOTH          0x00000860  // Trigger on both edges
N#define COMP_INT_HIGH           0x00000010  // Interrupt when high
N#define COMP_INT_LOW            0x00000000  // Interrupt when low
N#define COMP_INT_FALL           0x00000004  // Interrupt on falling edge
N#define COMP_INT_RISE           0x00000008  // Interrupt on rising edge
N#define COMP_INT_BOTH           0x0000000C  // Interrupt on both edges
N#define COMP_ASRCP_PIN          0x00000000  // Dedicated Comp+ pin
N#define COMP_ASRCP_PIN0         0x00000200  // Comp0+ pin
N#define COMP_ASRCP_REF          0x00000400  // Internal voltage reference
N#define COMP_OUTPUT_NORMAL      0x00000000  // Comparator output normal
N#define COMP_OUTPUT_INVERT      0x00000002  // Comparator output inverted
N
N//*****************************************************************************
N//
N// Values that can be passed to ComparatorSetRef() as the ui32Ref parameter.
N//
N//*****************************************************************************
N#define COMP_REF_OFF            0x00000000  // Turn off the internal reference
N#define COMP_REF_0V             0x00000300  // Internal reference of 0V
N#define COMP_REF_0_1375V        0x00000301  // Internal reference of 0.1375V
N#define COMP_REF_0_275V         0x00000302  // Internal reference of 0.275V
N#define COMP_REF_0_4125V        0x00000303  // Internal reference of 0.4125V
N#define COMP_REF_0_55V          0x00000304  // Internal reference of 0.55V
N#define COMP_REF_0_6875V        0x00000305  // Internal reference of 0.6875V
N#define COMP_REF_0_825V         0x00000306  // Internal reference of 0.825V
N#define COMP_REF_0_928125V      0x00000201  // Internal reference of 0.928125V
N#define COMP_REF_0_9625V        0x00000307  // Internal reference of 0.9625V
N#define COMP_REF_1_03125V       0x00000202  // Internal reference of 1.03125V
N#define COMP_REF_1_134375V      0x00000203  // Internal reference of 1.134375V
N#define COMP_REF_1_1V           0x00000308  // Internal reference of 1.1V
N#define COMP_REF_1_2375V        0x00000309  // Internal reference of 1.2375V
N#define COMP_REF_1_340625V      0x00000205  // Internal reference of 1.340625V
N#define COMP_REF_1_375V         0x0000030A  // Internal reference of 1.375V
N#define COMP_REF_1_44375V       0x00000206  // Internal reference of 1.44375V
N#define COMP_REF_1_5125V        0x0000030B  // Internal reference of 1.5125V
N#define COMP_REF_1_546875V      0x00000207  // Internal reference of 1.546875V
N#define COMP_REF_1_65V          0x0000030C  // Internal reference of 1.65V
N#define COMP_REF_1_753125V      0x00000209  // Internal reference of 1.753125V
N#define COMP_REF_1_7875V        0x0000030D  // Internal reference of 1.7875V
N#define COMP_REF_1_85625V       0x0000020A  // Internal reference of 1.85625V
N#define COMP_REF_1_925V         0x0000030E  // Internal reference of 1.925V
N#define COMP_REF_1_959375V      0x0000020B  // Internal reference of 1.959375V
N#define COMP_REF_2_0625V        0x0000030F  // Internal reference of 2.0625V
N#define COMP_REF_2_165625V      0x0000020D  // Internal reference of 2.165625V
N#define COMP_REF_2_26875V       0x0000020E  // Internal reference of 2.26875V
N#define COMP_REF_2_371875V      0x0000020F  // Internal reference of 2.371875V
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void ComparatorConfigure(uint32_t ui32Base, uint32_t ui32Comp,
N                                uint32_t ui32Config);
Nextern void ComparatorRefSet(uint32_t ui32Base, uint32_t ui32Ref);
Nextern bool ComparatorValueGet(uint32_t ui32Base, uint32_t ui32Comp);
Xextern _Bool ComparatorValueGet(uint32_t ui32Base, uint32_t ui32Comp);
Nextern void ComparatorIntRegister(uint32_t ui32Base, uint32_t ui32Comp,
N                                  void (*pfnHandler)(void));
Nextern void ComparatorIntUnregister(uint32_t ui32Base, uint32_t ui32Comp);
Nextern void ComparatorIntEnable(uint32_t ui32Base, uint32_t ui32Comp);
Nextern void ComparatorIntDisable(uint32_t ui32Base, uint32_t ui32Comp);
Nextern bool ComparatorIntStatus(uint32_t ui32Base, uint32_t ui32Comp,
Xextern _Bool ComparatorIntStatus(uint32_t ui32Base, uint32_t ui32Comp,
N                                bool bMasked);
X                                _Bool bMasked);
Nextern void ComparatorIntClear(uint32_t ui32Base, uint32_t ui32Comp);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_COMP_H__
L 9 "project.h" 2
N#include "driverlib/cpu.h"
L 1 "driverlib/cpu.h" 1
N//*****************************************************************************
N//
N// cpu.h - Prototypes for the CPU instruction wrapper functions.
N//
N// Copyright (c) 2006-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_CPU_H__
N#define __DRIVERLIB_CPU_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Prototypes.
N//
N//*****************************************************************************
Nextern uint32_t CPUcpsid(void);
Nextern uint32_t CPUcpsie(void);
Nextern uint32_t CPUprimask(void);
Nextern void CPUwfi(void);
Nextern uint32_t CPUbasepriGet(void);
Nextern void CPUbasepriSet(uint32_t ui32NewBasepri);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_CPU_H__
L 10 "project.h" 2
N#include "driverlib/crc.h"
L 1 "driverlib/crc.h" 1
N//*****************************************************************************
N//
N// crc.h - Defines and Macros for CRC module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_CRC_H__
N#define __DRIVERLIB_CRC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used in the ui32Config argument of the
N// ECConfig function.
N//
N//*****************************************************************************
N#define CRC_CFG_INIT_SEED       0x00000000  // Initialize with seed
N#define CRC_CFG_INIT_0          0x00004000  // Initialize to all '0s'
N#define CRC_CFG_INIT_1          0x00006000  // Initialize to all '1s'
N#define CRC_CFG_SIZE_8BIT       0x00001000  // Input Data Size
N#define CRC_CFG_SIZE_32BIT      0x00000000  // Input Data Size
N#define CRC_CFG_RESINV          0x00000200  // Result Inverse Enable
N#define CRC_CFG_OBR             0x00000100  // Output Reverse Enable
N#define CRC_CFG_IBR             0x00000080  // Bit reverse enable
N#define CRC_CFG_ENDIAN_SBHW     0x00000020  // Swap byte in half-word
N#define CRC_CFG_ENDIAN_SHW      0x00000010  // Swap half-word
N#define CRC_CFG_TYPE_P8005      0x00000000  // Polynomial 0x8005
N#define CRC_CFG_TYPE_P1021      0x00000001  // Polynomial 0x1021
N#define CRC_CFG_TYPE_P4C11DB7   0x00000002  // Polynomial 0x4C11DB7
N#define CRC_CFG_TYPE_P1EDC6F41  0x00000003  // Polynomial 0x1EDC6F41
N#define CRC_CFG_TYPE_TCPCHKSUM  0x00000008  // TCP checksum
N
N//*****************************************************************************
N//
N// Function prototypes.
N//
N//*****************************************************************************
N#if 0
Sextern void ECClockGatingReqest(uint32_t ui32Base, uint32_t ui32ECIP,
S                                bool bGate);
N#endif
Nextern void CRCConfigSet(uint32_t ui32Base, uint32_t ui32CRCConfig);
Nextern uint32_t CRCDataProcess(uint32_t ui32Base, uint32_t *pui32DataIn,
N                               uint32_t ui32DataLength, bool bPPResult);
X                               uint32_t ui32DataLength, _Bool bPPResult);
Nextern void CRCDataWrite(uint32_t ui32Base, uint32_t ui32Data);
Nextern uint32_t CRCResultRead(uint32_t ui32Base, bool bPPResult);
Xextern uint32_t CRCResultRead(uint32_t ui32Base, _Bool bPPResult);
Nextern void CRCSeedSet(uint32_t ui32Base, uint32_t ui32Seed);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_CRC_H__
L 11 "project.h" 2
N#include "driverlib/debug.h"
L 1 "driverlib/debug.h" 1
N//*****************************************************************************
N//
N// debug.h - Macros for assisting debug of the driver library.
N//
N// Copyright (c) 2006-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_DEBUG_H__
N#define __DRIVERLIB_DEBUG_H__
N
N//*****************************************************************************
N//
N// Prototype for the function that is called when an invalid argument is passed
N// to an API.  This is only used when doing a DEBUG build.
N//
N//*****************************************************************************
Nextern void __error__(char *pcFilename, uint32_t ui32Line);
N
N//*****************************************************************************
N//
N// The ASSERT macro, which does the actual assertion checking.  Typically, this
N// will be for procedure arguments.
N//
N//*****************************************************************************
N#ifdef DEBUG
S#define ASSERT(expr) do                                                       \
S                     {                                                        \
S                         if(!(expr))                                          \
S                         {                                                    \
S                             __error__(__FILE__, __LINE__);                   \
S                         }                                                    \
S                     }                                                        \
S                     while(0)
X#define ASSERT(expr) do                                                                            {                                                                                 if(!(expr))                                                                   {                                                                                 __error__(__FILE__, __LINE__);                                            }                                                                         }                                                                             while(0)
N#else
N#define ASSERT(expr)
N#endif
N
N#endif // __DRIVERLIB_DEBUG_H__
L 12 "project.h" 2
N#include "driverlib/des.h"
L 1 "driverlib/des.h" 1
N//*****************************************************************************
N//
N// des.h - Defines and Macros for the DES module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_DES_H__
N#define __DRIVERLIB_DES_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used to specify the direction with the
N// ui32Config argument in the DESConfig() function.  Only one is permitted.
N//
N//*****************************************************************************
N#define DES_CFG_DIR_DECRYPT     0x00000000
N#define DES_CFG_DIR_ENCRYPT     0x00000004
N
N//*****************************************************************************
N//
N// The following defines are used to specify the operational with the
N// ui32Config argument in the DESConfig() function.  Only one is permitted.
N//
N//*****************************************************************************
N#define DES_CFG_MODE_ECB        0x00000000
N#define DES_CFG_MODE_CBC        0x00000010
N#define DES_CFG_MODE_CFB        0x00000020
N
N//*****************************************************************************
N//
N// The following defines are used to select between single DES and triple DES
N// with the ui32Config argument in the DESConfig() function.  Only one is
N// permitted.
N//
N//*****************************************************************************
N#define DES_CFG_SINGLE          0x00000000
N#define DES_CFG_TRIPLE          0x00000008
N
N//*****************************************************************************
N//
N// The following defines are used with the DESIntEnable(), DESIntDisable() and
N// DESIntStatus() functions.
N//
N//*****************************************************************************
N#define DES_INT_CONTEXT_IN      0x00000001
N#define DES_INT_DATA_IN         0x00000002
N#define DES_INT_DATA_OUT        0x00000004
N#define DES_INT_DMA_CONTEXT_IN  0x00010000
N#define DES_INT_DMA_DATA_IN     0x00020000
N#define DES_INT_DMA_DATA_OUT    0x00040000
N
N//*****************************************************************************
N//
N// The following defines are used with the DESEnableDMA() and DESDisableDMA()
N// functions.
N//
N//*****************************************************************************
N#define DES_DMA_CONTEXT_IN      0x00000080
N#define DES_DMA_DATA_OUT        0x00000040
N#define DES_DMA_DATA_IN         0x00000020
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void DESConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void DESDataRead(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool DESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Xextern _Bool DESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool DESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool DESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
N                           uint32_t *pui32Dest, uint32_t ui32Length);
Nextern void DESDataWrite(uint32_t ui32Base, uint32_t *pui32Src);
Nextern bool DESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Xextern _Bool DESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void DESDMADisable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void DESDMAEnable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void DESIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void DESIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void DESIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void DESIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t DESIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t DESIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void DESIntUnregister(uint32_t ui32Base);
Nextern bool DESIVSet(uint32_t ui32Base, uint32_t *pui32IVdata);
Xextern _Bool DESIVSet(uint32_t ui32Base, uint32_t *pui32IVdata);
Nextern void DESKeySet(uint32_t ui32Base, uint32_t *pui32Key);
Nextern void DESLengthSet(uint32_t ui32Base, uint32_t ui32Length);
Nextern void DESReset(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_DES_H__
L 13 "project.h" 2
N#include "driverlib/eeprom.h"
L 1 "driverlib/eeprom.h" 1
N//*****************************************************************************
N//
N// eeprom.h - Prototypes for the EEPROM driver.
N//
N// Copyright (c) 2010-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_EEPROM_H__
N#define __DRIVERLIB_EEPROM_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup eeprom_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Values returned by EEPROMInit.
N//
N//*****************************************************************************
N
N//
N//! This value may be returned from a call to EEPROMInit().  It indicates that
N//! no previous write operations were interrupted by a reset event and that the
N//! EEPROM peripheral is ready for use.
N//
N#define EEPROM_INIT_OK      0
N
N//
N//! This value may be returned from a call to EEPROMInit().  It indicates that
N//! a previous data or protection write operation was interrupted by a reset
N//! event and that the EEPROM peripheral was unable to clean up after the
N//! problem.  This situation may be resolved with another reset or may be fatal
N//! depending upon the cause of the problem.  For example, if the voltage to
N//! the part is unstable, retrying once the voltage has stabilized may clear
N//! the error.
N//
N#define EEPROM_INIT_ERROR   2
N
N//*****************************************************************************
N//
N// Error indicators returned by various EEPROM API calls.  These will be ORed
N// together into the final return code.
N//
N//*****************************************************************************
N
N//
N//! This return code bit indicates that an attempt was made to read from
N//! the EEPROM while a write operation was in progress.
N//
N#define EEPROM_RC_WRBUSY            0x00000020
N
N//
N//! This return code bit indicates that an attempt was made to write a
N//! value but the destination permissions disallow write operations.  This
N//! may be due to the destination block being locked, access protection set
N//! to prohibit writes or an attempt to write a password when one is already
N//! written.
N//
N#define EEPROM_RC_NOPERM            0x00000010
N
N//
N//! This return code bit indicates that the EEPROM programming state machine
N//! is currently copying to or from the internal copy buffer to make room for
N//! a newly written value.  It is provided as a status indicator and does not
N//! indicate an error.
N//
N#define EEPROM_RC_WKCOPY            0x00000008
N
N//
N//! This return code bit indicates that the EEPROM programming state machine
N//! is currently erasing the internal copy buffer.  It is provided as a
N//! status indicator and does not indicate an error.
N//
N#define EEPROM_RC_WKERASE           0x00000004
N
N//
N//! This return code bit indicates that the EEPROM programming state machine
N//! is currently working.  No new write operations should be attempted until
N//! this bit is clear.
N//
N#define EEPROM_RC_WORKING           0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EEPROMBlockProtectSet() in the ui32Protect
N// parameter, and returned by EEPROMBlockProtectGet().
N//
N//*****************************************************************************
N
N//
N//! This bit may be ORed with the protection option passed to
N//! EEPROMBlockProtectSet() or returned from EEPROMBlockProtectGet().  It
N//! restricts EEPROM access to threads running in supervisor mode and prevents
N//! access to an EEPROM block when the CPU is in user mode.
N//
N#define EEPROM_PROT_SUPERVISOR_ONLY 0x00000008
N
N//
N//! This value may be passed to EEPROMBlockProtectSet() or returned from
N//! EEPROMBlockProtectGet().  It indicates that the block should offer
N//! read/write access when no password is set or when a password is set and
N//! the block is unlocked, and read-only access when a password is set but
N//! the block is locked.
N//
N#define EEPROM_PROT_RW_LRO_URW      0x00000000
N
N//
N//! This value may be passed to EEPROMBlockProtectSet() or returned from
N//! EEPROMBlockProtectGet().  It indicates that the block should offer neither
N//! read nor write access unless it is protected by a password and unlocked.
N//
N#define EEPROM_PROT_NA_LNA_URW      0x00000001
N
N//
N//! This value may be passed to EEPROMBlockProtectSet() or returned from
N//! EEPROMBlockProtectGet().  It indicates that the block should offer
N//! read-only access when no password is set or when a password is set and the
N//! block is unlocked.  When a password is set and the block is locked, neither
N//! read nor write access is permitted.
N//
N#define EEPROM_PROT_RO_LNA_URO      0x00000002
N
N//*****************************************************************************
N//
N//! This value may be passed to EEPROMIntEnable() and EEPROMIntDisable() and is
N//! returned by EEPROMIntStatus() if an EEPROM interrupt is currently being
N//! signaled.
N//
N//*****************************************************************************
N#define EEPROM_INT_PROGRAM          0x00000004
N
N//*****************************************************************************
N//
N//! Returns the EEPROM block number containing a given offset address.
N//!
N//! \param ui32Addr is the linear, byte address of the EEPROM location whose
N//! block number is to be returned.  This is a zero-based offset from the start
N//! of the EEPROM storage.
N//!
N//! This macro may be used to translate an EEPROM address offset into a
N//! block number suitable for use in any of the driver's block protection
N//! functions.  The address provided is expressed as a byte offset from the
N//! base of the EEPROM.
N//!
N//! \return Returns the zero-based block number which contains the passed
N//! address.
N//
N//*****************************************************************************
N#define EEPROMBlockFromAddr(ui32Addr) ((ui32Addr) >> 6)
N
N//*****************************************************************************
N//
N//! Returns the offset address of the first word in an EEPROM block.
N//!
N//! \param ui32Block is the index of the EEPROM block whose first word address
N//! is to be returned.
N//!
N//! This macro may be used to determine the address of the first word in a
N//! given EEPROM block.  The address returned is expressed as a byte offset
N//! from the base of EEPROM storage.
N//!
N//! \return Returns the address of the first word in the given EEPROM block.
N//
N//*****************************************************************************
N#define EEPROMAddrFromBlock(ui32Block) ((ui32Block) << 6)
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern uint32_t EEPROMInit(void);
Nextern uint32_t EEPROMSizeGet(void);
Nextern uint32_t EEPROMBlockCountGet(void);
Nextern void EEPROMRead(uint32_t *pui32Data, uint32_t ui32Address,
N                       uint32_t ui32Count);
Nextern uint32_t EEPROMProgram(uint32_t *pui32Data,
N                              uint32_t ui32Address,
N                              uint32_t ui32Count);
Nextern uint32_t EEPROMProgramNonBlocking(uint32_t ui32Data,
N                                         uint32_t ui32Address);
Nextern uint32_t EEPROMStatusGet(void);
Nextern uint32_t EEPROMMassErase(void);
Nextern uint32_t EEPROMBlockProtectGet(uint32_t ui32Block);
Nextern uint32_t EEPROMBlockProtectSet(uint32_t ui32Block,
N                                      uint32_t ui32Protect);
Nextern uint32_t EEPROMBlockPasswordSet(uint32_t ui32Block,
N                                       uint32_t *pui32Password,
N                                       uint32_t ui32Count);
Nextern uint32_t EEPROMBlockLock(uint32_t ui32Block);
Nextern uint32_t EEPROMBlockUnlock(uint32_t ui32Block,
N                                  uint32_t *pui32Password,
N                                  uint32_t ui32Count);
Nextern void EEPROMBlockHide(uint32_t ui32Block);
Nextern void EEPROMIntEnable(uint32_t ui32IntFlags);
Nextern void EEPROMIntDisable(uint32_t ui32IntFlags);
Nextern uint32_t EEPROMIntStatus(bool bMasked);
Xextern uint32_t EEPROMIntStatus(_Bool bMasked);
Nextern void EEPROMIntClear(uint32_t ui32IntFlags);
N
N#ifndef DEPRECATED
N//*****************************************************************************
N//
N// The following definitions appeared in previous revisions of this file
N// but have been deprecated and should not be used by applications.
N//
N//*****************************************************************************
N
N//
N// This value used to be one of those which could be returned from a call to
N// EEPROMInit().  It transpires that it is was incorrect and has been removed
N// after EEPROMInit() was reworked for TivaWare 2.1.
N//
N#define EEPROM_INIT_RETRY   1
N
N//
N// This return code is not available from any Tiva part and has been removed.
N//
N#define EEPROM_RC_INVPL             0x00000100
N
N#endif
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_EEPROM_H__
L 14 "project.h" 2
N#include "driverlib/emac.h"
L 1 "driverlib/emac.h" 1
N//*****************************************************************************
N//
N// emac.h - Defines and Macros for the Ethernet module on Snowflake-class
N//          devices.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_EMAC_H__
N#define __DRIVERLIB_EMAC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup emac_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// The physical address of the internal PHY.  This should be in hw_emac.h.
N//
N//*****************************************************************************
N#define EMAC_PHY_ADDR 0
N
N//*****************************************************************************
N//
N// Helper Macros for Ethernet Processing
N//
N//*****************************************************************************
N//
N// htonl/ntohl - Big endian/little endian byte swapping macros for 32-bit
N// values.
N//
N//*****************************************************************************
N#ifndef htonl
N    #define htonl(a)                    \
N        ((((a) >> 24) & 0x000000ff) |   \
N         (((a) >>  8) & 0x0000ff00) |   \
N         (((a) <<  8) & 0x00ff0000) |   \
N         (((a) << 24) & 0xff000000))
X    #define htonl(a)                            ((((a) >> 24) & 0x000000ff) |            (((a) >>  8) & 0x0000ff00) |            (((a) <<  8) & 0x00ff0000) |            (((a) << 24) & 0xff000000))
N#endif
N
N#ifndef ntohl
N    #define ntohl(a)    htonl((a))
N#endif
N
N//*****************************************************************************
N//
N// htons/ntohs - Big endian/little endian byte swapping macros for 16-bit
N// values.
N//
N//*****************************************************************************
N#ifndef htons
N    #define htons(a)                \
N        ((((a) >> 8) & 0x00ff) |    \
N         (((a) << 8) & 0xff00))
X    #define htons(a)                        ((((a) >> 8) & 0x00ff) |             (((a) << 8) & 0xff00))
N#endif
N
N#ifndef ntohs
N    #define ntohs(a)    htons((a))
N#endif
N
N//*****************************************************************************
N//
N// Forward reference to the Ethernet DMA descriptor structure.
N//
N//*****************************************************************************
Ntypedef struct tEMACDMADescriptor tEMACDMADescriptor;
N
N//*****************************************************************************
N//
N//! A union used to describe the two overlapping fields forming the third
N//! word of the Ethernet DMA descriptor.
N//
N//*****************************************************************************
Ntypedef union
N{
N    //
N    //! When DMA descriptors are used in chained mode, this field is used to
N    //! provide a link to the next descriptor.
N    //
N    tEMACDMADescriptor *pLink;
N
N    //
N    //! When the DMA descriptors are unchained, this field may be used to point
N    //! to a second buffer containing data for transmission or providing
N    //! storage for a received frame.
N    //
N    void *pvBuffer2;
N}
NtEMACDES3;
N
N//*****************************************************************************
N//
N//! A structure defining a single Ethernet DMA buffer descriptor.
N//
N//*****************************************************************************
Nstruct tEMACDMADescriptor
N{
N    //
N    //! The first DMA descriptor word contains various control and status bits
N    //! depending upon whether the descriptor is in the transmit or receive
N    //! queue.  Bit 31 is always the ``OWN'' bit which, when set, indicates
N    //! that the hardware has control of the descriptor.
N    //
N    volatile uint32_t ui32CtrlStatus;
N
N    //
N    //! The second descriptor word contains information on the size of the
N    //! buffer or buffers attached to the descriptor and various additional
N    //! control bits.
N    //
N    volatile uint32_t ui32Count;
N
N    //
N    //! The third descriptor word contains a pointer to the buffer containing
N    //! data to transmit or into which received data should be written.  This
N    //! pointer must refer to a buffer in internal SRAM.  Pointers to flash or
N    //! EPI-connected memory may not be used and will result in the MAC
N    //! reporting a bus error.
N    //
N    void *pvBuffer1;
N
N    //
N    //! The fourth descriptor word contains either a pointer to the next
N    //! descriptor in the ring or a pointer to a second data buffer.  The
N    //! meaning of the word is controlled by the ``CHAINED'' control bit which
N    //! appears in the first word of the transmit descriptor or the second
N    //! word of the receive descriptor.
N    //!
N    tEMACDES3 DES3;
N
N    //
N    //! The fifth descriptor word is reserved for transmit descriptors but
N    //! used to report extended status in a receive descriptor.
N    //
N    volatile uint32_t ui32ExtRxStatus;
N
N    //
N    //! The sixth descriptor word is reserved for both transmit and receive
N    //! descriptors.
N    //
N    uint32_t ui32Reserved;
N
N    //
N    //! The seventh descriptor word contains the low 32 bits of the 64-bit
N    //! timestamp captured for transmitted or received data.  The value is set
N    //! only when the transmitted or received data contains the end of a
N    //! packet.  Availability of the timestamp is indicated via a status bit
N    //! in the first descriptor word.
N    //
N    volatile uint32_t ui32IEEE1588TimeLo;
N
N    //
N    //! The eighth descriptor word contains the high 32 bits of the 64-bit
N    //! timestamp captured for transmitted or received data.
N    //
N    volatile uint32_t ui32IEEE1588TimeHi;
N};
N
N//*****************************************************************************
N//
N// Fields found in the DES0 word of the transmit descriptor (ui32CtrlStatus in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES0_TX_CTRL_OWN                    0x80000000
N#define DES0_TX_CTRL_INTERRUPT              0x40000000
N#define DES0_TX_CTRL_LAST_SEG               0x20000000
N#define DES0_TX_CTRL_FIRST_SEG              0x10000000
N
N//
N// This value indicates that the MAC should not append a CRC to transmitted
N// packets.  If used with DES0_TX_CTRL_REPLACE_CRC, the last 4 bytes of the
N// packet passed to the transmitter are replaced with a newly calculated CRC.
N// If DES0_TX_CTRL_REPLACE_CRC is not specified, it is assumed that packets
N// transmitted have valid CRCs precomputed and included in the frame data.
N//
N// If DES0_TX_CTRL_DISABLE_CRC is not specified, the MAC will calculate the
N// CRC for all frames transmitted and append this value as the 4-byte FCS
N// after the last data byte in the frame.
N//
N#define DES0_TX_CTRL_DISABLE_CRC            0x08000000
N#define DES0_TX_CTRL_DISABLE_PADDING        0x04000000
N#define DES0_TX_CTRL_ENABLE_TS              0x02000000
N
N//
N// This value is only valid if used alongside DES0_TX_CTRL_DISABLE_CRC.  When
N// specified, the MAC will replace the last 4 bytes of a transmitted frame
N// with a newly calculated CRC.
N//
N#define DES0_TX_CTRL_REPLACE_CRC            0x01000000
N#define DES0_TX_CTRL_CHKSUM_M               0x00C00000
N#define DES0_TX_CTRL_NO_CHKSUM              0x00000000
N#define DES0_TX_CTRL_IP_HDR_CHKSUM          0x00400000
N#define DES0_TX_CTRL_IP_HDR_PAY_CHKSUM      0x00800000
N#define DES0_TX_CTRL_IP_ALL_CKHSUMS         0x00C00000
N#define DES0_TX_CTRL_END_OF_RING            0x00200000
N#define DES0_TX_CTRL_CHAINED                0x00100000
N#define DES0_TX_CTRL_VLAN_M                 0x000C0000
N#define DES0_TX_CTRL_VLAN_NONE              0x00000000
N#define DES0_TX_CTRL_VLAN_REMOVE            0x00040000
N#define DES0_TX_CTRL_VLAN_INSERT            0x00080000
N#define DES0_TX_CTRL_VLAN_REPLACE           0x000C0000
N#define DES0_TX_STAT_TS_CAPTURED            0x00020000
N#define DES0_TX_STAT_IPH_ERR                0x00010000
N#define DES0_TX_STAT_ERR                    0x00008000
N#define DES0_TX_STAT_JABBER_TO              0x00004000
N#define DES0_TX_STAT_FLUSHED                0x00002000
N#define DES0_TX_STAT_PAYLOAD_ERR            0x00001000
N#define DES0_TX_STAT_CARRIER_LOST           0x00000800
N#define DES0_TX_STAT_NO_CARRIER             0x00000400
N#define DES0_TX_STAT_TX_L_COLLISION         0x00000200
N#define DES0_TX_STAT_E_COLLISION            0x00000100
N#define DES0_TX_STAT_VLAN_FRAME             0x00000080
N#define DES0_TX_STAT_COL_COUNT_M            0x00000078
N#define DES0_TX_STAT_COL_COUNT_S            3
N#define DES0_TX_STAT_E_DEFERRAL             0x00000004
N#define DES0_TX_STAT_UNDERFLOW              0x00000002
N#define DES0_TX_STAT_DEFERRED               0x00000001
N
N//*****************************************************************************
N//
N// Fields found in the DES1 word of the transmit descriptor (ui32Count in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES1_TX_CTRL_SADDR_MAC1             0x80000000
N#define DES1_TX_CTRL_SADDR_M                0x60000000
N#define DES1_TX_CTRL_SADDR_NONE             0x00000000
N#define DES1_TX_CTRL_SADDR_INSERT           0x20000000
N#define DES1_TX_CTRL_SADDR_REPLACE          0x40000000
N#define DES1_TX_CTRL_BUFF2_SIZE_M           0x1FFF0000
N#define DES1_TX_CTRL_BUFF1_SIZE_M           0x00001FFF
N#define DES1_TX_CTRL_BUFF2_SIZE_S           16
N#define DES1_TX_CTRL_BUFF1_SIZE_S           0
N
N//*****************************************************************************
N//
N// Fields found in the DES0 word of the receive descriptor (ui32CtrlStatus in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES0_RX_CTRL_OWN                    0x80000000
N#define DES0_RX_STAT_DEST_ADDR_FAIL         0x40000000
N#define DES0_RX_STAT_FRAME_LENGTH_M         0x3FFF0000
N#define DES0_RX_STAT_FRAME_LENGTH_S         16
N#define DES0_RX_STAT_ERR                    0x00008000
N#define DES0_RX_STAT_DESCRIPTOR_ERR         0x00004000
N#define DES0_RX_STAT_SRC_ADDR_FAIL          0x00002000
N#define DES0_RX_STAT_LENGTH_ERR             0x00001000
N#define DES0_RX_STAT_OVERFLOW               0x00000800
N#define DES0_RX_STAT_VLAN_TAG               0x00000400
N#define DES0_RX_STAT_FIRST_DESC             0x00000200
N#define DES0_RX_STAT_LAST_DESC              0x00000100
N#define DES0_RX_STAT_TS_AVAILABLE           0x00000080
N#define DES0_RX_STAT_RX_L_COLLISION         0x00000040
N#define DES0_RX_STAT_FRAME_TYPE             0x00000020
N#define DES0_RX_STAT_WDOG_TIMEOUT           0x00000010
N#define DES0_RX_STAT_RX_ERR                 0x00000008
N#define DES0_RX_STAT_DRIBBLE_ERR            0x00000004
N#define DES0_RX_STAT_CRC_ERR                0x00000002
N#define DES0_RX_STAT_MAC_ADDR               0x00000001
N#define DES0_RX_STAT_EXT_AVAILABLE          0x00000001
N
N//*****************************************************************************
N//
N// Fields found in the DES1 word of the receive descriptor (ui32Count in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES1_RX_CTRL_DISABLE_INT            0x80000000
N#define DES1_RX_CTRL_BUFF2_SIZE_M           0x1FFF0000
N#define DES1_RX_CTRL_BUFF2_SIZE_S           16
N#define DES1_RX_CTRL_END_OF_RING            0x00008000
N#define DES1_RX_CTRL_CHAINED                0x00004000
N#define DES1_RX_CTRL_BUFF1_SIZE_M           0x00001FFF
N#define DES1_RX_CTRL_BUFF1_SIZE_S           0
N
N//*****************************************************************************
N//
N// Fields found in the DES4 word of the receive descriptor (ui32ExtRxStatus in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES4_RX_STAT_TS_DROPPED             0x00004000
N#define DES4_RX_STAT_PTP_VERSION2           0x00002000
N#define DES4_RX_STAT_PTP_TYPE_ETH           0x00001000
N#define DES4_RX_STAT_PTP_TYPE_UDP           0x00000000
N#define DES4_RX_STAT_PTP_MT_M               0x00000F00
N#define DES4_RX_STAT_PTP_MT_NONE            0x00000000
N#define DES4_RX_STAT_PTP_MT_SYNC            0x00000100
N#define DES4_RX_STAT_PTP_MT_FOLLOW_UP       0x00000200
N#define DES4_RX_STAT_PTP_MT_DELAY_REQ       0x00000300
N#define DES4_RX_STAT_PTP_MT_DELAY_RESP      0x00000400
N#define DES4_RX_STAT_PTP_MT_PDELAY_REQ      0x00000500
N#define DES4_RX_STAT_PTP_MT_PDELAY_RESP     0x00000600
N#define DES4_RX_STAT_PTP_MT_PDELAY_RFU      0x00000700
N#define DES4_RX_STAT_PTP_MT_ANNOUNCE        0x00000800
N#define DES4_RX_STAT_PTP_MT_SIGNALLING      0x00000A00
N#define DES4_RX_STAT_PTP_MT_RESERVED        0x00000F00
N#define DES4_RX_STAT_IPV6                   0x00000080
N#define DES4_RX_STAT_IPV4                   0x00000040
N#define DES4_RX_STAT_IP_CHK_BYPASSED        0x00000020
N#define DES4_RX_STAT_IP_PAYLOAD_ERR         0x00000010
N#define DES4_RX_STAT_IP_HEADER_ERR          0x00000008
N#define DES4_RX_STAT_PAYLOAD_M              0x00000007
N#define DES4_RX_STAT_PAYLOAD_UNKNOWN        0x00000000
N#define DES4_RX_STAT_PAYLOAD_UDP            0x00000001
N#define DES4_RX_STAT_PAYLOAD_TCP            0x00000002
N#define DES4_RX_STAT_PAYLOAD_ICMP           0x00000003
N
N//*****************************************************************************
N//
N// Values used in the ui32BusConfig parameter to EMACInit().
N//
N//***************************************************************************
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_M      0x30000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_1      0x00000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_2      0x10000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_3      0x20000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_4      0x30000000
N#define EMAC_BCONFIG_TX_PRIORITY            0x08000000
N#define EMAC_BCONFIG_ADDR_ALIGNED           0x02000000
N#define EMAC_BCONFIG_PRIORITY_M             0x0000C000
N#define EMAC_BCONFIG_PRIORITY_1_1           (0 << 14)
N#define EMAC_BCONFIG_PRIORITY_2_1           (1 << 14)
N#define EMAC_BCONFIG_PRIORITY_3_1           (2 << 14)
N#define EMAC_BCONFIG_PRIORITY_4_1           (3 << 14)
N#define EMAC_BCONFIG_PRIORITY_FIXED         0x00000002
N#define EMAC_BCONFIG_FIXED_BURST            0x00010000
N#define EMAC_BCONFIG_MIXED_BURST            0x04000000
N
N//*****************************************************************************
N//
N// Options used in the ui32Config parameter to EMACPHYConfigSet().
N//
N//*****************************************************************************
N#define EMAC_PHY_TYPE_INTERNAL              0x00000000
N#define EMAC_PHY_TYPE_EXTERNAL_MII          0x80000000
N#define EMAC_PHY_TYPE_EXTERNAL_RMII         0xC0000000
N#define EMAC_PHY_INT_NIB_TXERR_DET_DIS      0x01000000
N#define EMAC_PHY_INT_RX_ER_DURING_IDLE      0x00800000
N#define EMAC_PHY_INT_ISOLATE_MII_LLOSS      0x00400000
N#define EMAC_PHY_INT_LINK_LOSS_RECOVERY     0x00200000
N#define EMAC_PHY_INT_TDRRUN                 0x00100000
N#define EMAC_PHY_INT_LD_ON_RX_ERR_COUNT     0x00040000
N#define EMAC_PHY_INT_LD_ON_MTL3_ERR_COUNT   0x00020000
N#define EMAC_PHY_INT_LD_ON_LOW_SNR          0x00010000
N#define EMAC_PHY_INT_LD_ON_SIGNAL_ENERGY    0x00008000
N#define EMAC_PHY_INT_POLARITY_SWAP          0x00004000
N#define EMAC_PHY_INT_MDI_SWAP               0x00002000
N#define EMAC_PHY_INT_ROBUST_MDIX            0x00001000
N#define EMAC_PHY_INT_FAST_MDIX              0x00000800
N#define EMAC_PHY_INT_MDIX_EN                0x00000400
N#define EMAC_PHY_INT_FAST_RXDV_DETECT       0x00000200
N#define EMAC_PHY_INT_FAST_L_UP_DETECT       0x00000100
N#define EMAC_PHY_INT_EXT_FULL_DUPLEX        0x00000080
N#define EMAC_PHY_INT_FAST_AN_80_50_35       0x00000040
N#define EMAC_PHY_INT_FAST_AN_120_75_50      0x00000050
N#define EMAC_PHY_INT_FAST_AN_140_150_100    0x00000060
N#define EMAC_PHY_FORCE_10B_T_HALF_DUPLEX    0x00000000
N#define EMAC_PHY_FORCE_10B_T_FULL_DUPLEX    0x00000002
N#define EMAC_PHY_FORCE_100B_T_HALF_DUPLEX   0x00000004
N#define EMAC_PHY_FORCE_100B_T_FULL_DUPLEX   0x00000006
N#define EMAC_PHY_AN_10B_T_HALF_DUPLEX       0x00000008
N#define EMAC_PHY_AN_10B_T_FULL_DUPLEX       0x0000000A
N#define EMAC_PHY_AN_100B_T_HALF_DUPLEX      0x0000000C
N#define EMAC_PHY_AN_100B_T_FULL_DUPLEX      0x0000000E
N#define EMAC_PHY_INT_HOLD                   0x00000001
N
N#define EMAC_PHY_TYPE_MASK                  0xC0000000
N
N//*****************************************************************************
N//
N// Options used in the ui32Config parameter to EMACConfigSet().
N//
N//*****************************************************************************
N#define EMAC_CONFIG_USE_MACADDR1          0x40000000
N#define EMAC_CONFIG_USE_MACADDR0          0x00000000
N#define EMAC_CONFIG_SA_FROM_DESCRIPTOR    0x00000000
N#define EMAC_CONFIG_SA_INSERT             0x20000000
N#define EMAC_CONFIG_SA_REPLACE            0x30000000
N#define EMAC_CONFIG_2K_PACKETS            0x08000000
N#define EMAC_CONFIG_STRIP_CRC             0x02000000
N#define EMAC_CONFIG_JABBER_DISABLE        0x00400000
N#define EMAC_CONFIG_JUMBO_ENABLE          0x00100000
N#define EMAC_CONFIG_IF_GAP_MASK           0x000E0000
N#define EMAC_CONFIG_IF_GAP_96BITS         (0x0 << 17)
N#define EMAC_CONFIG_IF_GAP_88BITS         (0x1 << 17)
N#define EMAC_CONFIG_IF_GAP_80BITS         (0x2 << 17)
N#define EMAC_CONFIG_IF_GAP_72BITS         (0x3 << 17)
N#define EMAC_CONFIG_IF_GAP_64BITS         (0x4 << 17)
N#define EMAC_CONFIG_IF_GAP_56BITS         (0x5 << 17)
N#define EMAC_CONFIG_IF_GAP_48BITS         (0x6 << 17)
N#define EMAC_CONFIG_IF_GAP_40BITS         (0x7 << 17)
N#define EMAC_CONFIG_CS_DISABLE            0x00010000
N#define EMAC_CONFIG_100MBPS               0x00004000
N#define EMAC_CONFIG_10MBPS                0x00000000
N#define EMAC_CONFIG_RX_OWN_DISABLE        0x00002000
N#define EMAC_CONFIG_LOOPBACK              0x00001000
N#define EMAC_CONFIG_FULL_DUPLEX           0x00000800
N#define EMAC_CONFIG_HALF_DUPLEX           0x00000000
N#define EMAC_CONFIG_CHECKSUM_OFFLOAD      0x00000400
N#define EMAC_CONFIG_RETRY_DISABLE         0x00000200
N#define EMAC_CONFIG_AUTO_CRC_STRIPPING    0x00000080
N#define EMAC_CONFIG_BO_MASK               0x00000060
N#define EMAC_CONFIG_BO_LIMIT_1024         (0x0 << 5)
N#define EMAC_CONFIG_BO_LIMIT_256          (0x1 << 5)
N#define EMAC_CONFIG_BO_LIMIT_16           (0x2 << 5)
N#define EMAC_CONFIG_BO_LIMIT_2            (0x3 << 5)
N#define EMAC_CONFIG_DEFERRAL_CHK_ENABLE   0x00000010
N#define EMAC_CONFIG_PREAMBLE_MASK         0x00000003
N#define EMAC_CONFIG_7BYTE_PREAMBLE        0x00000000
N#define EMAC_CONFIG_5BYTE_PREAMBLE        0x00000001
N#define EMAC_CONFIG_3BYTE_PREAMBLE        0x00000002
N
N//*****************************************************************************
N//
N// Options used in the ui32ModeFlags parameter to EMACConfigSet().
N//
N//*****************************************************************************
N#define EMAC_MODE_KEEP_BAD_CRC            0x04000000
N#define EMAC_MODE_RX_STORE_FORWARD        0x02000000
N#define EMAC_MODE_RX_FLUSH_DISABLE        0x01000000
N#define EMAC_MODE_TX_STORE_FORWARD        0x00200000
N#define EMAC_MODE_TX_THRESHOLD_16_BYTES   (7 << 14)
N#define EMAC_MODE_TX_THRESHOLD_24_BYTES   (6 << 14)
N#define EMAC_MODE_TX_THRESHOLD_32_BYTES   (5 << 14)
N#define EMAC_MODE_TX_THRESHOLD_40_BYTES   (4 << 14)
N#define EMAC_MODE_TX_THRESHOLD_64_BYTES   (0 << 14)
N#define EMAC_MODE_TX_THRESHOLD_128_BYTES  (1 << 14)
N#define EMAC_MODE_TX_THRESHOLD_192_BYTES  (2 << 14)
N#define EMAC_MODE_TX_THRESHOLD_256_BYTES  (3 << 14)
N#define EMAC_MODE_RX_ERROR_FRAMES         0x00000080
N#define EMAC_MODE_RX_UNDERSIZED_FRAMES    0x00000040
N#define EMAC_MODE_RX_THRESHOLD_64_BYTES   (0 << 3)
N#define EMAC_MODE_RX_THRESHOLD_32_BYTES   (1 << 3)
N#define EMAC_MODE_RX_THRESHOLD_96_BYTES   (2 << 3)
N#define EMAC_MODE_RX_THRESHOLD_128_BYTES  (3 << 3)
N#define EMAC_MODE_OPERATE_2ND_FRAME       0x00000002
N
N//*****************************************************************************
N//
N// These two values may be returned by EMACConfigGet() in the *pui32Config
N// parameter.  The transmitter and receiver are, however, enabled and disabled
N// using independent functions, EMACTxEnable/Disable() and
N// EMACRxEnable/Disable().
N//
N//*****************************************************************************
N#define EMAC_CONFIG_TX_ENABLED            0x00000008
N#define EMAC_CONFIG_RX_ENABLED            0x00000004
N
N//*****************************************************************************
N//
N// These two values may be returned by EMACConfigGet() in the *pui32Mode
N// parameter. The transmit and receive DMA channels are, however, enabled and
N// disabled using independent functions, EMACTxEnable/Disable() and
N// EMACRxEnable/Disable().
N//
N//*****************************************************************************
N#define EMAC_MODE_TX_DMA_ENABLED          0x00002000
N#define EMAC_MODE_RX_DMA_ENABLED          0x00000002
N
N//*****************************************************************************
N//
N// These values may be passed to EMACFrameFilterSet() in the ui32FilterOpts
N// parameter, and are returned by EMACFrameFilterGet().
N//
N//*****************************************************************************
N#define EMAC_FRMFILTER_RX_ALL             0x80000000
N#define EMAC_FRMFILTER_VLAN               0x00010000
N#define EMAC_FRMFILTER_HASH_AND_PERFECT   0x00000400
N#define EMAC_FRMFILTER_SADDR              0x00000200
N#define EMAC_FRMFILTER_INV_SADDR          0x00000100
N#define EMAC_FRMFILTER_PASS_MASK          (0x03 << 6)
N#define EMAC_FRMFILTER_PASS_NO_CTRL       (0x00 << 6)
N#define EMAC_FRMFILTER_PASS_NO_PAUSE      (0x01 << 6)
N#define EMAC_FRMFILTER_PASS_ALL_CTRL      (0x02 << 6)
N#define EMAC_FRMFILTER_PASS_ADDR_CTRL     (0x03 << 6)
N#define EMAC_FRMFILTER_BROADCAST          0x00000020
N#define EMAC_FRMFILTER_PASS_MULTICAST     0x00000010
N#define EMAC_FRMFILTER_INV_DADDR          0x00000008
N#define EMAC_FRMFILTER_HASH_MULTICAST     0x00000004
N#define EMAC_FRMFILTER_HASH_UNICAST       0x00000002
N#define EMAC_FRMFILTER_PROMISCUOUS        0x00000001
N
N//*****************************************************************************
N//
N// Values which may be returned by EMACStatusGet().
N//
N//*****************************************************************************
N#define EMAC_STATUS_TX_NOT_EMPTY          0x01000000
N#define EMAC_STATUS_TX_WRITING_FIFO       0x00400000
N#define EMAC_STATUS_TRC_STATE_MASK        0x00300000
N#define EMAC_STATUS_TRC_STATE_IDLE        (0x00 << 20)
N#define EMAC_STATUS_TRC_STATE_READING     (0x01 << 20)
N#define EMAC_STATUS_TRC_STATE_WAITING     (0x02 << 20)
N#define EMAC_STATUS_TRC_STATE_STATUS      (0x03 << 20)
N#define EMAC_STATUS_TX_PAUSED             0x00080000
N#define EMAC_STATUS_TFC_STATE_MASK        0x00060000
N#define EMAC_STATUS_TFC_STATE_IDLE        (0x00 << 17)
N#define EMAC_STATUS_TFC_STATE_WAITING     (0x01 << 17)
N#define EMAC_STATUS_TFC_STATE_PAUSING     (0x02 << 17)
N#define EMAC_STATUS_TFC_STATE_WRITING     (0x03 << 17)
N#define EMAC_STATUS_MAC_NOT_IDLE          0x00010000
N#define EMAC_STATUS_RX_FIFO_LEVEL_MASK    0x00000300
N#define EMAC_STATUS_RX_FIFO_EMPTY         (0x00 << 8)
N#define EMAC_STATUS_RX_FIFO_BELOW         (0x01 << 8)
N#define EMAC_STATUS_RX_FIFO_ABOVE         (0x02 << 8)
N#define EMAC_STATUS_RX_FIFO_FULL          (0x03 << 8)
N#define EMAC_STATUS_RX_FIFO_STATE_MASK    0x00000060
N#define EMAC_STATUS_RX_FIFO_IDLE          (0x00 << 5)
N#define EMAC_STATUS_RX_FIFO_READING       (0x01 << 5)
N#define EMAC_STATUS_RX_FIFO_STATUS        (0x02 << 5)
N#define EMAC_STATUS_RX_FIFO_FLUSHING      (0x03 << 5)
N#define EMAC_STATUS_RWC_ACTIVE            0x00000010
N#define EMAC_STATUS_RPE_ACTIVE            0x00000001
N
N//*****************************************************************************
N//
N// Values which may be returned by EMACDMAStateGet().
N//
N//*****************************************************************************
N#define EMAC_DMA_TXSTAT_MASK              (0x07 << 20)
N#define EMAC_DMA_TXSTAT_STOPPED           (0x00 << 20)
N#define EMAC_DMA_TXSTAT_RUN_FETCH_DESC    (0x01 << 20)
N#define EMAC_DMA_TXSTAT_RUN_WAIT_STATUS   (0x02 << 20)
N#define EMAC_DMA_TXSTAT_RUN_READING       (0x03 << 20)
N#define EMAC_DMA_TXSTAT_RUN_CLOSE_DESC    (0x07 << 20)
N#define EMAC_DMA_TXSTAT_TS_WRITE          (0x04 << 20)
N#define EMAC_DMA_TXSTAT_SUSPENDED         (0x06 << 20)
N
N#define EMAC_DMA_RXSTAT_MASK              (0x07 << 17)
N#define EMAC_DMA_RXSTAT_STOPPED           (0x00 << 17)
N#define EMAC_DMA_RXSTAT_RUN_FETCH_DESC    (0x01 << 17)
N#define EMAC_DMA_RXSTAT_RUN_WAIT_PACKET   (0x03 << 17)
N#define EMAC_DMA_RXSTAT_SUSPENDED         (0x04 << 17)
N#define EMAC_DMA_RXSTAT_RUN_CLOSE_DESC    (0x05 << 17)
N#define EMAC_DMA_RXSTAT_TS_WRITE          (0x06 << 17)
N#define EMAC_DMA_RXSTAT_RUN_RECEIVING     (0x07 << 17)
N
N#define EMAC_TX_DMA_STATE(x) ((x) & EMAC_DMA_TXSTAT_MASK)
N#define EMAC_RX_DMA_STATE(x) ((x) & EMAC_DMA_RXSTAT_MASK)
N
N#define EMAC_DMA_ERROR                    0x00002000
N#define EMAC_DMA_ERR_MASK                 0x03800000
N#define EMAC_DMA_ERR_RX_DATA_WRITE        0x00000000
N#define EMAC_DMA_ERR_TX_DATA_READ         0x01800000
N#define EMAC_DMA_ERR_RX_DESC_WRITE        0x02000000
N#define EMAC_DMA_ERR_TX_DESC_WRITE        0x02800000
N#define EMAC_DMA_ERR_RX_DESC_READ         0x03000000
N#define EMAC_DMA_ERR_TX_DESC_READ         0x03800000
N
N//*****************************************************************************
N//
N// Values which may be ORed together in the ui32Config parameter passed to
N// EMACAddrFilterSet and which may be returned by EMACAddrFilterGet.
N//
N//*****************************************************************************
N#define EMAC_FILTER_ADDR_ENABLE           0x80000000
N#define EMAC_FILTER_SOURCE_ADDR           0x40000000
N#define EMAC_FILTER_MASK_BYTE_6           0x20000000
N#define EMAC_FILTER_MASK_BYTE_5           0x10000000
N#define EMAC_FILTER_MASK_BYTE_4           0x08000000
N#define EMAC_FILTER_MASK_BYTE_3           0x04000000
N#define EMAC_FILTER_MASK_BYTE_2           0x03000000
N#define EMAC_FILTER_MASK_BYTE_1           0x01000000
N
N#define EMAC_FILTER_BYTE_MASK_M           0x3F000000
N#define EMAC_FILTER_BYTE_MASK_S           24
N
N//*****************************************************************************
N//
N// Flags passed to EMACTimestampConfigSet or returned from
N// EMACTimestampConfigGet.
N//
N//*****************************************************************************
N#define EMAC_TS_MAC_FILTER_ENABLE         0x00040000
N#define EMAC_TS_MAC_FILTER_DISABLE        0x00000000
N#define EMAC_TS_SYNC_FOLLOW_DREQ_DRESP    0x00000000
N#define EMAC_TS_SYNC_ONLY                 0x00004000
N#define EMAC_TS_DELAYREQ_ONLY             0x0000C000
N#define EMAC_TS_ALL                       0x00010000
N#define EMAC_TS_SYNC_PDREQ_PDRESP         0x00014000
N#define EMAC_TS_DREQ_PDREQ_PDRESP         0x0001C000
N#define EMAC_TS_SYNC_DELAYREQ             0x00020000
N#define EMAC_TS_PDREQ_PDRESP              0x00030000
N#define EMAC_TS_PROCESS_IPV4_UDP          0x00002000
N#define EMAC_TS_PROCESS_IPV6_UDP          0x00001000
N#define EMAC_TS_PROCESS_ETHERNET          0x00000800
N#define EMAC_TS_PTP_VERSION_2             0x00000400
N#define EMAC_TS_PTP_VERSION_1             0x00000000
N#define EMAC_TS_DIGITAL_ROLLOVER          0x00000200
N#define EMAC_TS_BINARY_ROLLOVER           0x00000000
N#define EMAC_TS_ALL_RX_FRAMES             0x00000100
N#define EMAC_TS_UPDATE_FINE               0x00000002
N#define EMAC_TS_UPDATE_COARSE             0x00000000
N
N//*****************************************************************************
N//
N// Some register bit definitions relating to external PHYs.  These are not
N// relevant (or available) when using the internal Ethernet PHY but having
N// the definitions here helps when using an external MII or RMII PHY.
N//
N//*****************************************************************************
N#define EPHY_SCR_INPOL_EXT                0x00000008
N#define EPHY_SCR_TINT_EXT                 0x00000004
N#define EPHY_SCR_INTEN_EXT                0x00000002
N#define EPHY_SCR_INTOE_EXT                0x00000001
N
N//*****************************************************************************
N//
N// These interrupt sources may be passed to EMACIntEnable() and
N// EMACIntDisable() to enable or disable various Ethernet interrupt sources.
N//
N//*****************************************************************************
N//
N// Note that interrupts relating to timestamping and power management must be
N// independently enabled via calls to functions EMACTimestampTargetIntEnable
N// and EMACPowerManagementControlSet.
N//
N// EMAC_INT_PHY is deliberately set to a reserved bit in the MAC interrupt
N// register.  We handle the fact that the PHY interrupt is controlled via an
N// independent register within the code.  If we didn't do this, the app would
N// have to enable the MAC interrupt then enable the PHY interrupt via a
N// different API (since they share a vector).  To further complicate matters,
N// they would have to call EMACIntStatus() and then, if it returned 0,
N// read the PHY interrupt status to see that it fired.  This would be nasty
N// and unfriendly so we hide it inside DriverLib.
N//
N//*****************************************************************************
N#define EMAC_INT_PHY                      0x80000000
N#define EMAC_INT_EARLY_RECEIVE            0x00004000
N#define EMAC_INT_BUS_ERROR                0x00002000
N#define EMAC_INT_EARLY_TRANSMIT           0x00000400
N#define EMAC_INT_RX_WATCHDOG              0x00000200
N#define EMAC_INT_RX_STOPPED               0x00000100
N#define EMAC_INT_RX_NO_BUFFER             0x00000080
N#define EMAC_INT_RECEIVE                  0x00000040
N#define EMAC_INT_TX_UNDERFLOW             0x00000020
N#define EMAC_INT_RX_OVERFLOW              0x00000010
N#define EMAC_INT_TX_JABBER                0x00000008
N#define EMAC_INT_TX_NO_BUFFER             0x00000004
N#define EMAC_INT_TX_STOPPED               0x00000002
N#define EMAC_INT_TRANSMIT                 0x00000001
N
N//
N// These interrupt sources are summary indicators.  They are readable
N// using EMACIntStatus() and must be cleared using EMACIntClear().  They
N// may be enabled or disabled independently of the group of interrupts that
N// they are derived from but offer merely a simple way to be informed of a
N// normal or abnormal condition requiring software attention.
N//
N// EMAC_INT_NORMAL_INT is the logical OR of the masked state of
N// EMAC_INT_TRANSMIT | EMAC_INT_RECEIVE | EMAC_INT_TX_NO_BUFFER |
N// EMAC_INT_EARLY_RECEIVE.
N//
N// EMAC_INT_ABNORMAL_INT is the logical OR of the masked state of
N// EMAC_INT_TX_STOPPED | EMAC_INT_TX_JABBER | EMAC_INT_RX_OVERFLOW |
N// EMAC_INT_TX_UNDERFLOW | EMAC_INT_RX_NO_BUFFER | EMAC_INT_RX_STOPPED |
N// EMAC_INT_RX_WATCHDOG | EMAC_INT_EARLY_TRANSMIT | EMAC_INT_BUS_ERROR.
N//
N#define EMAC_INT_NORMAL_INT               0x00010000
N#define EMAC_INT_ABNORMAL_INT             0x00008000
N
N//
N// This interrupt source is readable using EMACIntStatus but must
N// be cleared by calling the EMACEEEStatus().
N//
N#define EMAC_INT_LPI                      0x40000000
N
N//
N// This interrupt source is readable using EMACIntStatus but must
N// be cleared by calling the EMACTimestampIntStatus().
N//
N#define EMAC_INT_TIMESTAMP                0x20000000
N
N//
N// Interrupt sources which may be returned from EMACTimestampIntStatus().
N//
N#define EMAC_TS_INT_TARGET_REACHED        0x00000002
N#define EMAC_TS_INT_TS_SEC_OVERFLOW       0x00000001
N
N//
N// This interrupt source is readable using EMACIntStatus but must
N// be cleared by calling EMACPowerManagementStatusGet().
N//
N#define EMAC_INT_POWER_MGMNT              0x10000000
N
N//*****************************************************************************
N//
N// Configuration flags that may be passed in the ui32FreqConfig parameter to
N// EMACTimestampPPSSimpleModeSet().
N//
N//*****************************************************************************
N#define EMAC_PPS_SINGLE_PULSE             0x00000000
N#define EMAC_PPS_1HZ                      0x00000001
N#define EMAC_PPS_2HZ                      0x00000002
N#define EMAC_PPS_4HZ                      0x00000003
N#define EMAC_PPS_8HZ                      0x00000004
N#define EMAC_PPS_16HZ                     0x00000005
N#define EMAC_PPS_32HZ                     0x00000006
N#define EMAC_PPS_64HZ                     0x00000007
N#define EMAC_PPS_128HZ                    0x00000008
N#define EMAC_PPS_256HZ                    0x00000009
N#define EMAC_PPS_512HZ                    0x0000000A
N#define EMAC_PPS_1024HZ                   0x0000000B
N#define EMAC_PPS_2048HZ                   0x0000000C
N#define EMAC_PPS_4096HZ                   0x0000000D
N#define EMAC_PPS_8192HZ                   0x0000000E
N#define EMAC_PPS_16384HZ                  0x0000000F
N#define EMAC_PPS_32768HZ                  0x00000010
N
N//*****************************************************************************
N//
N// Configuration flags that may be passed in the ui32Config parameter to
N// EMACTimestampPPSCommandModeSet().
N//
N//*****************************************************************************
N#define EMAC_PPS_TARGET_INT               0x00000000
N#define EMAC_PPS_TARGET_PPS               0x00000060
N#define EMAC_PPS_TARGET_BOTH              0x00000040
N
N//*****************************************************************************
N//
N// Commands which may be passed to EMACTimestampPPSCmd.
N//
N//*****************************************************************************
N#define EMAC_PPS_COMMAND_NONE             0x00
N#define EMAC_PPS_COMMAND_START_SINGLE     0x01
N#define EMAC_PPS_COMMAND_START_TRAIN      0x02
N#define EMAC_PPS_COMMAND_CANCEL_START     0x03
N#define EMAC_PPS_COMMAND_STOP_AT_TIME     0x04
N#define EMAC_PPS_COMMAND_STOP_NOW         0x05
N#define EMAC_PPS_COMMAND_CANCEL_STOP      0x06
N
N//*****************************************************************************
N//
N// Values which may be passed to EMACVLANRxConfigSet in the ui32Config
N// parameter and which may be returned from EMACVLANRxConfigGet.
N//
N//*****************************************************************************
N#define EMAC_VLAN_RX_HASH_ENABLE          0x00080000
N#define EMAC_VLAN_RX_HASH_DISABLE         0x00000000
N#define EMAC_VLAN_RX_SVLAN_ENABLE         0x00040000
N#define EMAC_VLAN_RX_SVLAN_DISABLE        0x00000000
N#define EMAC_VLAN_RX_NORMAL_MATCH         0x00000000
N#define EMAC_VLAN_RX_INVERSE_MATCH        0x00020000
N#define EMAC_VLAN_RX_12BIT_TAG            0x00010000
N#define EMAC_VLAN_RX_16BIT_TAG            0x00000000
N
N//*****************************************************************************
N//
N// Values which may be passed to EMACVLANTxConfigSet in the ui32Config
N// parameter and which may be returned from EMACVLANTxConfigGet.
N//
N//*****************************************************************************
N#define EMAC_VLAN_TX_CVLAN                0x00000000
N#define EMAC_VLAN_TX_SVLAN                0x00080000
N#define EMAC_VLAN_TX_USE_VLC              0x00040000
N#define EMAC_VLAN_TX_VLC_NONE             0x00000000
N#define EMAC_VLAN_TX_VLC_DELETE           0x00010000
N#define EMAC_VLAN_TX_VLC_INSERT           0x00020000
N#define EMAC_VLAN_TX_VLC_REPLACE          0x00030000
N
N#define EMAC_VLAN_TX_VLC_MASK             0x00030000
N
N#define EMAC_RWU_FILTER_ENABLE            1
N#define EMAC_RWU_FILTER_DISABLE           0
N#define EMAC_RWU_FILTER_MULTICAST         8
N#define EMAC_RWU_FILTER_UNICAST           0
N
N//*****************************************************************************
N//
N// The following structure fields must be packed.
N//
N//*****************************************************************************
N#ifdef ewarm
S#pragma pack(1)
N#endif
N
N//*****************************************************************************
N//
N//! This structure defines up to 4 filters that can be used to define specific
N//! frames which will cause the MAC to wake up from sleep mode.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! A byte mask for each filter defining which bytes from a sequence of
N    //! 31 (bit 31 must be clear in each mask) are used to filter incoming
N    //! packets. A 1 indicates that the relevant byte is used to update the
N    //! CRC16 for the filter, a 0 indicates that the byte is ignored.
N    //
N    uint32_t pui32ByteMask[4];
N
N    //
N    //! Defines whether each filter is enabled and, if so, whether it filters
N    //! multicast or unicast frames.  Valid values are one of
N    //! EMAC_RWU_FILTER_ENABLE or EMAC_RWU_FILTER_DISABLE ORed with one of
N    //! EMAC_RWU_FILTER_UNICAST or EMAC_RWU_FILTER_MULTICAST.
N    //
N    uint8_t pui8Command[4];
N
N    //
N    //! Determines the byte offset within the frame at which the filter starts
N    //! examining bytes.  The minimum value for each offset is 12.  The first
N    //! byte of a frame is offset 0.
N    //
N    uint8_t pui8Offset[4];
N
N    //
N    //! The CRC16 value that is expected for each filter if it passes.  The
N    //! CRC is calculated using all bytes indicated by the filter's mask.
N    //
N    uint16_t pui16CRC[4];
N}
N#if defined(ccs) ||             \
N    defined(codered) ||         \
N    defined(gcc) ||             \
N    defined(rvmdk) ||           \
N    defined(__ARMCC_VERSION) || \
N    defined(sourcerygxx)
X#if 0L ||                 0L ||             0L ||                 1L ||               1L ||     0L
N__attribute__ ((packed)) tEMACWakeUpFrameFilter;
N#else
StEMACWakeUpFrameFilter;
N#endif
N
N//*****************************************************************************
N//
N// Turn off structure packing again.
N//
N//*****************************************************************************
N#ifdef ewarm
S#pragma pack()
N#endif
N
N//*****************************************************************************
N//
N// Values which may be ORed together and used in the ui32Flags parameter to
N// EMACPowerManagementControlSet.  These may also returned be from a call to
N// EMACPowerManagementControlGet.
N//
N//*****************************************************************************
N#define EMAC_PMT_GLOBAL_UNICAST_ENABLE    0x00000200
N#define EMAC_PMT_WAKEUP_PACKET_ENABLE     0x00000004
N#define EMAC_PMT_MAGIC_PACKET_ENABLE      0x00000002
N#define EMAC_PMT_POWER_DOWN               0x00000001
N
N//*****************************************************************************
N//
N// Values which may be ORed together and returned from a call to
N// EMACPowerManagementStatusGet.  This call will also return
N// EMAC_PMT_POWER_DOWN if the MAC is in power-down mode.
N//
N//*****************************************************************************
N#define EMAC_PMT_WAKEUP_PACKET_RECEIVED   0x00000040
N#define EMAC_PMT_MAGIC_PACKET_RECEIVED    0x00000020
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Public function prototypes.
N//
N//*****************************************************************************
Nextern void EMACInit(uint32_t ui32Base, uint32_t ui32SysClk,
N                     uint32_t ui32BusConfig, uint32_t ui32RxBurst,
N                     uint32_t ui32TxBurst, uint32_t ui32DescSkipSize);
Nextern void EMACReset(uint32_t ui32Base);
Nextern void EMACPHYConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void EMACConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                          uint32_t ui32ModeFlags,
N                          uint32_t ui32RxMaxFrameSize);
Nextern void EMACFrameFilterSet(uint32_t ui32Base, uint32_t ui32FilterOpts);
Nextern uint32_t EMACFrameFilterGet(uint32_t ui32Base);
Nextern void EMACHashFilterSet(uint32_t ui32Base, uint32_t ui32HashHi,
N                              uint32_t ui32HashLo);
Nextern void EMACHashFilterGet(uint32_t ui32Base, uint32_t *pui32HashHi,
N                              uint32_t *pui32HashLo);
Nextern uint32_t EMACHashFilterBitCalculate(uint8_t *pui8MACAddr);
Nextern void EMACTxDMAPollDemand(uint32_t ui32Base);
Nextern void EMACRxDMAPollDemand(uint32_t ui32Base);
Nextern void EMACRxDMADescriptorListSet(uint32_t ui32Base,
N                                       tEMACDMADescriptor *pDescriptor);
Nextern tEMACDMADescriptor *EMACRxDMADescriptorListGet(uint32_t ui32Base);
Nextern tEMACDMADescriptor *EMACRxDMACurrentDescriptorGet(uint32_t ui32Base);
Nextern uint8_t *EMACRxDMACurrentBufferGet(uint32_t ui32Base);
Nextern void EMACTxDMADescriptorListSet(uint32_t ui32Base,
N                                       tEMACDMADescriptor *pDescriptor);
Nextern tEMACDMADescriptor *EMACTxDMADescriptorListGet(uint32_t ui32Base);
Nextern tEMACDMADescriptor *EMACTxDMACurrentDescriptorGet(uint32_t ui32Base);
Nextern uint8_t *EMACTxDMACurrentBufferGet(uint32_t ui32Base);
Nextern void EMACConfigGet(uint32_t ui32Base, uint32_t *pui32Config,
N                          uint32_t *pui32Mode, uint32_t *pui32RxMaxFrameSize);
Nextern void EMACAddrSet(uint32_t ui32Base, uint32_t ui32Index,
N                        const uint8_t *pui8MACAddr);
Nextern void EMACAddrGet(uint32_t ui32Base, uint32_t ui32Index,
N                        uint8_t *pui8MACAddr);
Nextern uint32_t EMACNumAddrGet(uint32_t ui32Base);
Nextern void EMACAddrFilterSet(uint32_t ui32Base, uint32_t ui32Index,
N                              uint32_t ui32Config);
Nextern uint32_t EMACAddrFilterGet(uint32_t ui32Base, uint32_t ui32Index);
Nextern void EMACRxWatchdogTimerSet(uint32_t ui32Base, uint8_t ui8Timeout);
Nextern uint32_t EMACStatusGet(uint32_t ui32Base);
Nextern uint32_t EMACDMAStateGet(uint32_t ui32Base);
Nextern void EMACTxFlush(uint32_t ui32Base);
Nextern void EMACTxEnable(uint32_t ui32Base);
Nextern void EMACTxDisable(uint32_t ui32Base);
Nextern void EMACRxEnable(uint32_t ui32Base);
Nextern void EMACRxDisable(uint32_t ui32Base);
Nextern void EMACIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void EMACIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t EMACIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t EMACIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void EMACIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void EMACIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void EMACIntUnregister(uint32_t ui32Base);
Nextern void EMACPHYWrite(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                         uint8_t ui8RegAddr, uint16_t ui16Data);
Nextern void EMACPHYExtendedWrite(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                                  uint16_t ui16RegAddr, uint16_t ui16Data);
Nextern uint16_t EMACPHYRead(uint32_t ui32Base,  uint8_t ui8PhyAddr,
N                            uint8_t ui8RegAddr);
Nextern uint16_t EMACPHYExtendedRead(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                                    uint16_t ui16RegAddr);
Nextern void EMACPHYPowerOff(uint32_t ui32Base, uint8_t ui8PhyAddr);
Nextern void EMACPHYPowerOn(uint32_t ui32Base, uint8_t ui8PhyAddr);
Nextern void EMACTimestampConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                                   uint32_t ui32SubSecondInc);
Nextern uint32_t EMACTimestampConfigGet(uint32_t ui32Base,
N                                       uint32_t *pui32SubSecondInc);
Nextern void EMACTimestampAddendSet(uint32_t ui32Base, uint32_t ui32Seconds);
Nextern void EMACTimestampEnable(uint32_t ui32Base);
Nextern void EMACTimestampDisable(uint32_t ui32Base);
Nextern void EMACTimestampSysTimeSet(uint32_t ui32Base, uint32_t ui32Seconds,
N                                    uint32_t ui32SubSeconds);
Nextern void EMACTimestampSysTimeGet(uint32_t ui32Base, uint32_t *pui32Seconds,
N                                    uint32_t *pui32SubSeconds);
Nextern void EMACTimestampSysTimeUpdate(uint32_t ui32Base, uint32_t ui32Seconds,
N                                         uint32_t ui32SubSeconds, bool bInc);
X                                         uint32_t ui32SubSeconds, _Bool bInc);
Nextern void EMACTimestampTargetSet(uint32_t ui32Base, uint32_t ui32Seconds,
N                                   uint32_t ui32Nanoseconds);
Nextern void EMACTimestampTargetIntEnable(uint32_t ui32Base);
Nextern void EMACTimestampTargetIntDisable(uint32_t ui32Base);
Nextern uint32_t EMACTimestampIntStatus(uint32_t ui32Base);
Nextern void EMACTimestampPPSSimpleModeSet(uint32_t ui32Base,
N                                          uint32_t ui32FreqConfig);
Nextern void EMACTimestampPPSCommandModeSet(uint32_t ui32Base,
N                                           uint32_t ui32Config);
Nextern void EMACTimestampPPSCommand(uint32_t ui32Base, uint8_t ui8Cmd);
Nextern void EMACTimestampPPSPeriodSet(uint32_t ui32Base, uint32_t ui32Period,
N                                      uint32_t ui32Width);
Nextern void EMACVLANRxConfigSet(uint32_t ui32Base, uint16_t ui16Tag,
N                                uint32_t ui32Config);
Nextern uint32_t EMACVLANRxConfigGet(uint32_t ui32Base, uint16_t *pui16Tag);
Nextern void EMACVLANTxConfigSet(uint32_t ui32Base, uint16_t ui16Tag,
N                                uint32_t ui32Config);
Nextern uint32_t EMACVLANTxConfigGet(uint32_t ui32Base, uint16_t *pui16Tag);
Nextern uint32_t EMACVLANHashFilterBitCalculate(uint16_t ui16Tag);
Nextern void EMACVLANHashFilterSet(uint32_t ui32Base, uint32_t ui32Hash);
Nextern uint32_t EMACVLANHashFilterGet(uint32_t ui32Base);
Nextern void EMACRemoteWakeUpFrameFilterSet(uint32_t ui32Base,
N                                       const tEMACWakeUpFrameFilter *pFilter);
Nextern void EMACRemoteWakeUpFrameFilterGet(uint32_t ui32Base,
N                                             tEMACWakeUpFrameFilter *pFilter);
Nextern void EMACPowerManagementControlSet(uint32_t ui32Base,
N                                          uint32_t ui32Flags);
Nextern uint32_t EMACPowerManagementControlGet(uint32_t ui32Base);
Nextern uint32_t EMACPowerManagementStatusGet(uint32_t ui32Base);
Nextern void EMACWoLEnter(uint32_t ui32Base);
Nextern void EMACLPIConfig(uint32_t ui32Base, bool bLPIConfig,
Xextern void EMACLPIConfig(uint32_t ui32Base, _Bool bLPIConfig,
N                          uint16_t ui16LPILSTimer, uint16_t ui16LPITWTimer);
Nextern void EMACLPIEnter(uint32_t ui32Base);
Nextern uint16_t EMACLPIStatus(uint32_t ui32Base);
Nextern void EMACLPILinkSet(uint32_t ui32Base);
Nextern void EMACLPILinkClear(uint32_t ui32Base);
Nextern void EMACPHYMMDWrite(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                            uint16_t ui16RegAddr, uint16_t ui16Data);
Nextern uint16_t EMACPHYMMDRead(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                               uint16_t ui16RegAddr);
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_EMAC_H__
L 15 "project.h" 2
N#include "driverlib/epi.h"
L 1 "driverlib/epi.h" 1
N//*****************************************************************************
N//
N// epi.h - Prototypes and macros for the EPI module.
N//
N// Copyright (c) 2008-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_EPI_H__
N#define __DRIVERLIB_EPI_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIModeSet()
N//
N//*****************************************************************************
N#define EPI_MODE_GENERAL        0x00000010
N#define EPI_MODE_SDRAM          0x00000011
N#define EPI_MODE_HB8            0x00000012
N#define EPI_MODE_HB16           0x00000013
N#define EPI_MODE_DISABLE        0x00000000
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigSDRAMSet()
N//
N//*****************************************************************************
N#define EPI_SDRAM_CORE_FREQ_0_15                                              \
N                                0x00000000
X#define EPI_SDRAM_CORE_FREQ_0_15                                                                              0x00000000
N#define EPI_SDRAM_CORE_FREQ_15_30                                             \
N                                0x40000000
X#define EPI_SDRAM_CORE_FREQ_15_30                                                                             0x40000000
N#define EPI_SDRAM_CORE_FREQ_30_50                                             \
N                                0x80000000
X#define EPI_SDRAM_CORE_FREQ_30_50                                                                             0x80000000
N#define EPI_SDRAM_CORE_FREQ_50_100                                            \
N                                0xC0000000
X#define EPI_SDRAM_CORE_FREQ_50_100                                                                            0xC0000000
N#define EPI_SDRAM_LOW_POWER     0x00000200
N#define EPI_SDRAM_FULL_POWER    0x00000000
N#define EPI_SDRAM_SIZE_64MBIT   0x00000000
N#define EPI_SDRAM_SIZE_128MBIT  0x00000001
N#define EPI_SDRAM_SIZE_256MBIT  0x00000002
N#define EPI_SDRAM_SIZE_512MBIT  0x00000003
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigGPModeSet()
N//
N//*****************************************************************************
N#define EPI_GPMODE_CLKPIN       0x80000000
N#define EPI_GPMODE_CLKGATE      0x40000000
N#define EPI_GPMODE_FRAME50      0x04000000
N#define EPI_GPMODE_WRITE2CYCLE  0x00080000
N#define EPI_GPMODE_ASIZE_NONE   0x00000000
N#define EPI_GPMODE_ASIZE_4      0x00000010
N#define EPI_GPMODE_ASIZE_12     0x00000020
N#define EPI_GPMODE_ASIZE_20     0x00000030
N#define EPI_GPMODE_DSIZE_8      0x00000000
N#define EPI_GPMODE_DSIZE_16     0x00000001
N#define EPI_GPMODE_DSIZE_24     0x00000002
N#define EPI_GPMODE_DSIZE_32     0x00000003
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB8ModeSet()
N//
N//*****************************************************************************
N#define EPI_HB8_USE_TXEMPTY     0x00800000
N#define EPI_HB8_USE_RXFULL      0x00400000
N#define EPI_HB8_WRHIGH          0x00200000
N#define EPI_HB8_RDHIGH          0x00100000
N#define EPI_HB8_ALE_HIGH        0x00080000
N#define EPI_HB8_ALE_LOW         0x00000000
N#define EPI_HB8_WRWAIT_0        0x00000000
N#define EPI_HB8_WRWAIT_1        0x00000040
N#define EPI_HB8_WRWAIT_2        0x00000080
N#define EPI_HB8_WRWAIT_3        0x000000C0
N#define EPI_HB8_RDWAIT_0        0x00000000
N#define EPI_HB8_RDWAIT_1        0x00000010
N#define EPI_HB8_RDWAIT_2        0x00000020
N#define EPI_HB8_RDWAIT_3        0x00000030
N#define EPI_HB8_MODE_ADMUX      0x00000000
N#define EPI_HB8_MODE_ADDEMUX    0x00000001
N#define EPI_HB8_MODE_SRAM       0x00000002
N#define EPI_HB8_MODE_FIFO       0x00000003
N#define EPI_HB8_WORD_ACCESS     0x00000100
N#define EPI_HB8_CSCFG_ALE       0x00000000
N#define EPI_HB8_CSCFG_CS        0x00000200
N#define EPI_HB8_CSCFG_DUAL_CS   0x00000400
N#define EPI_HB8_CSCFG_ALE_DUAL_CS                                             \
N                                0x00000600
X#define EPI_HB8_CSCFG_ALE_DUAL_CS                                                                             0x00000600
N#define EPI_HB8_CSCFG_ALE_SINGLE_CS                                           \
N                                0x00001000
X#define EPI_HB8_CSCFG_ALE_SINGLE_CS                                                                           0x00001000
N#define EPI_HB8_CSCFG_QUAD_CS   0x00001200
N#define EPI_HB8_CSCFG_ALE_QUAD_CS                                             \
N                                0x00001400
X#define EPI_HB8_CSCFG_ALE_QUAD_CS                                                                             0x00001400
N#define EPI_HB8_CSBAUD          0x00000800
N#define EPI_HB8_CLOCK_GATE      0x80000000
N#define EPI_HB8_CLOCK_GATE_IDLE                                               \
N                                0x40000000
X#define EPI_HB8_CLOCK_GATE_IDLE                                                                               0x40000000
N#define EPI_HB8_CLOCK_INVERT    0x20000000
N#define EPI_HB8_IN_READY_EN     0x10000000
N#define EPI_HB8_IN_READY_EN_INVERT                                            \
N                                0x18000000
X#define EPI_HB8_IN_READY_EN_INVERT                                                                            0x18000000
N#define EPI_HB8_CSCFG_MASK      0x00001600
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB16ModeSet()
N//
N//*****************************************************************************
N#define EPI_HB16_USE_TXEMPTY    0x00800000
N#define EPI_HB16_USE_RXFULL     0x00400000
N#define EPI_HB16_WRHIGH         0x00200000
N#define EPI_HB16_RDHIGH         0x00100000
N#define EPI_HB16_WRWAIT_0       0x00000000
N#define EPI_HB16_WRWAIT_1       0x00000040
N#define EPI_HB16_WRWAIT_2       0x00000080
N#define EPI_HB16_WRWAIT_3       0x000000C0
N#define EPI_HB16_RDWAIT_0       0x00000000
N#define EPI_HB16_RDWAIT_1       0x00000010
N#define EPI_HB16_RDWAIT_2       0x00000020
N#define EPI_HB16_RDWAIT_3       0x00000030
N#define EPI_HB16_MODE_ADMUX     0x00000000
N#define EPI_HB16_MODE_ADDEMUX   0x00000001
N#define EPI_HB16_MODE_SRAM      0x00000002
N#define EPI_HB16_MODE_FIFO      0x00000003
N#define EPI_HB16_BSEL           0x00000004
N#define EPI_HB16_WORD_ACCESS    0x00000100
N#define EPI_HB16_CSCFG_ALE      0x00000000
N#define EPI_HB16_CSCFG_CS       0x00000200
N#define EPI_HB16_CSCFG_DUAL_CS  0x00000400
N#define EPI_HB16_CSCFG_ALE_DUAL_CS                                            \
N                                0x00000600
X#define EPI_HB16_CSCFG_ALE_DUAL_CS                                                                            0x00000600
N#define EPI_HB16_CSCFG_ALE_SINGLE_CS                                          \
N                                0x00001000
X#define EPI_HB16_CSCFG_ALE_SINGLE_CS                                                                          0x00001000
N#define EPI_HB16_CSCFG_QUAD_CS  0x00001200
N#define EPI_HB16_CSCFG_ALE_QUAD_CS                                            \
N                                0x00001400
X#define EPI_HB16_CSCFG_ALE_QUAD_CS                                                                            0x00001400
N#define EPI_HB16_CLOCK_GATE     0x80000000
N#define EPI_HB16_CLOCK_GATE_IDLE                                              \
N                                0x40000000
X#define EPI_HB16_CLOCK_GATE_IDLE                                                                              0x40000000
N#define EPI_HB16_CLOCK_INVERT   0x20000000
N#define EPI_HB16_IN_READY_EN    0x10000000
N#define EPI_HB16_IN_READY_EN_INVERTED                                         \
N                                0x18000000
X#define EPI_HB16_IN_READY_EN_INVERTED                                                                         0x18000000
N#define EPI_HB16_ALE_HIGH       0x00080000
N#define EPI_HB16_ALE_LOW        0x00000000
N#define EPI_HB16_BURST_TRAFFIC  0x00010000
N#define EPI_HB16_CSBAUD         0x00000800
N#define EPI_HB16_CSCFG_MASK     0x00001600
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB8TimingSet().
N//
N//*****************************************************************************
N#define EPI_HB8_IN_READY_DELAY_1                                              \
N                                0x01000000
X#define EPI_HB8_IN_READY_DELAY_1                                                                              0x01000000
N#define EPI_HB8_IN_READY_DELAY_2                                              \
N                                0x02000000
X#define EPI_HB8_IN_READY_DELAY_2                                                                              0x02000000
N#define EPI_HB8_IN_READY_DELAY_3                                              \
N                                0x03000000
X#define EPI_HB8_IN_READY_DELAY_3                                                                              0x03000000
N#define EPI_HB8_CAP_WIDTH_1     0x00001000
N#define EPI_HB8_CAP_WIDTH_2     0x00002000
N#define EPI_HB8_WRWAIT_MINUS_DISABLE                                          \
N                                0x00000000
X#define EPI_HB8_WRWAIT_MINUS_DISABLE                                                                          0x00000000
N#define EPI_HB8_WRWAIT_MINUS_ENABLE                                           \
N                                0x00000010
X#define EPI_HB8_WRWAIT_MINUS_ENABLE                                                                           0x00000010
N#define EPI_HB8_RDWAIT_MINUS_DISABLE                                          \
N                                0x00000000
X#define EPI_HB8_RDWAIT_MINUS_DISABLE                                                                          0x00000000
N#define EPI_HB8_RDWAIT_MINUS_ENABLE                                           \
N                                0x00000001
X#define EPI_HB8_RDWAIT_MINUS_ENABLE                                                                           0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB16TimingSet().
N//
N//*****************************************************************************
N#define EPI_HB16_IN_READY_DELAY_1                                             \
N                                0x01000000
X#define EPI_HB16_IN_READY_DELAY_1                                                                             0x01000000
N#define EPI_HB16_IN_READY_DELAY_2                                             \
N                                0x02000000
X#define EPI_HB16_IN_READY_DELAY_2                                                                             0x02000000
N#define EPI_HB16_IN_READY_DELAY_3                                             \
N                                0x03000000
X#define EPI_HB16_IN_READY_DELAY_3                                                                             0x03000000
N#define EPI_HB16_PSRAM_NO_LIMIT 0x00000000
N#define EPI_HB16_PSRAM_128      0x00010000
N#define EPI_HB16_PSRAM_256      0x00020000
N#define EPI_HB16_PSRAM_512      0x00030000
N#define EPI_HB16_PSRAM_1024     0x00040000
N#define EPI_HB16_PSRAM_2048     0x00050000
N#define EPI_HB16_PSRAM_4096     0x00060000
N#define EPI_HB16_PSRAM_8192     0x00070000
N#define EPI_HB16_CAP_WIDTH_1    0x00001000
N#define EPI_HB16_CAP_WIDTH_2    0x00002000
N#define EPI_HB16_WRWAIT_MINUS_DISABLE                                         \
N                                0x00000000
X#define EPI_HB16_WRWAIT_MINUS_DISABLE                                                                         0x00000000
N#define EPI_HB16_WRWAIT_MINUS_ENABLE                                          \
N                                0x00000008
X#define EPI_HB16_WRWAIT_MINUS_ENABLE                                                                          0x00000008
N#define EPI_HB16_RDWAIT_MINUS_DISABLE                                         \
N                                0x00000000
X#define EPI_HB16_RDWAIT_MINUS_DISABLE                                                                         0x00000000
N#define EPI_HB16_RDWAIT_MINUS_ENABLE                                          \
N                                0x00000001
X#define EPI_HB16_RDWAIT_MINUS_ENABLE                                                                          0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIAddressMapSet().
N//
N//*****************************************************************************
N#define EPI_ADDR_PER_SIZE_256B  0x00000000
N#define EPI_ADDR_PER_SIZE_64KB  0x00000040
N#define EPI_ADDR_PER_SIZE_16MB  0x00000080
N#define EPI_ADDR_PER_SIZE_256MB 0x000000C0
N#define EPI_ADDR_PER_BASE_NONE  0x00000000
N#define EPI_ADDR_PER_BASE_A     0x00000010
N#define EPI_ADDR_PER_BASE_C     0x00000020
N#define EPI_ADDR_RAM_SIZE_256B  0x00000000
N#define EPI_ADDR_RAM_SIZE_64KB  0x00000004
N#define EPI_ADDR_RAM_SIZE_16MB  0x00000008
N#define EPI_ADDR_RAM_SIZE_256MB 0x0000000C
N#define EPI_ADDR_RAM_BASE_NONE  0x00000000
N#define EPI_ADDR_RAM_BASE_6     0x00000001
N#define EPI_ADDR_RAM_BASE_8     0x00000002
N#define EPI_ADDR_QUAD_MODE      0x00000033
N#define EPI_ADDR_CODE_SIZE_256B 0x00000000
N#define EPI_ADDR_CODE_SIZE_64KB 0x00000400
N#define EPI_ADDR_CODE_SIZE_16MB 0x00000800
N#define EPI_ADDR_CODE_SIZE_256MB                                              \
N                                0x00000C00
X#define EPI_ADDR_CODE_SIZE_256MB                                                                              0x00000C00
N#define EPI_ADDR_CODE_BASE_NONE 0x00000000
N#define EPI_ADDR_CODE_BASE_1    0x00000100
N
N//*****************************************************************************
N//
N// Values that can be passed to EPINonBlockingReadConfigure()
N//
N//*****************************************************************************
N#define EPI_NBCONFIG_SIZE_8     1
N#define EPI_NBCONFIG_SIZE_16    2
N#define EPI_NBCONFIG_SIZE_32    3
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIFIFOConfig()
N//
N//*****************************************************************************
N#define EPI_FIFO_CONFIG_WTFULLERR                                             \
N                                0x00020000
X#define EPI_FIFO_CONFIG_WTFULLERR                                                                             0x00020000
N#define EPI_FIFO_CONFIG_RSTALLERR                                             \
N                                0x00010000
X#define EPI_FIFO_CONFIG_RSTALLERR                                                                             0x00010000
N#define EPI_FIFO_CONFIG_TX_EMPTY                                              \
N                                0x00000000
X#define EPI_FIFO_CONFIG_TX_EMPTY                                                                              0x00000000
N#define EPI_FIFO_CONFIG_TX_1_4  0x00000020
N#define EPI_FIFO_CONFIG_TX_1_2  0x00000030
N#define EPI_FIFO_CONFIG_TX_3_4  0x00000040
N#define EPI_FIFO_CONFIG_RX_1_8  0x00000001
N#define EPI_FIFO_CONFIG_RX_1_4  0x00000002
N#define EPI_FIFO_CONFIG_RX_1_2  0x00000003
N#define EPI_FIFO_CONFIG_RX_3_4  0x00000004
N#define EPI_FIFO_CONFIG_RX_7_8  0x00000005
N#define EPI_FIFO_CONFIG_RX_FULL 0x00000006
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIIntEnable(), EPIIntDisable(), or returned
N// as flags from EPIIntStatus()
N//
N//*****************************************************************************
N#define EPI_INT_DMA_TX_DONE     0x00000010
N#define EPI_INT_DMA_RX_DONE     0x00000008
N#define EPI_INT_TXREQ           0x00000004
N#define EPI_INT_RXREQ           0x00000002
N#define EPI_INT_ERR             0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIIntErrorClear(), or returned as flags from
N// EPIIntErrorStatus()
N//
N//*****************************************************************************
N#define EPI_INT_ERR_DMAWRIC     0x00000010
N#define EPI_INT_ERR_DMARDIC     0x00000008
N#define EPI_INT_ERR_WTFULL      0x00000004
N#define EPI_INT_ERR_RSTALL      0x00000002
N#define EPI_INT_ERR_TIMEOUT     0x00000001
N
N#ifdef rvmdk
N//*****************************************************************************
N//
N// Keil case.
N//
N//*****************************************************************************
Ninline void
NEPIWorkaroundWordWrite(uint32_t *pui32Addr, uint32_t ui32Value)
N{
N  uint32_t ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the write we're actually interested in.
N        //
N        STR ui32Value, [pui32Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI write followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N}
N
Ninline uint32_t
NEPIWorkaroundWordRead(uint32_t *pui32Addr)
N{
N  uint32_t ui32Value, ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the read we're actually interested in.
N        //
N        LDR ui32Value, [pui32Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI read followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N
N    return(ui32Value);
N}
N
Ninline void
NEPIWorkaroundHWordWrite(uint16_t *pui16Addr, uint16_t ui16Value)
N{
N    uint32_t ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the write we're actually interested in.
N        //
N        STRH ui16Value, [pui16Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI write followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N}
N
Ninline uint16_t
NEPIWorkaroundHWordRead(uint16_t *pui16Addr)
N{
N    uint32_t ui32Scratch;
N    uint16_t ui16Value;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the read we're actually interested in.
N        //
N        LDRH ui16Value, [pui16Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI read followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N
N    return(ui16Value);
N}
N
Ninline void
NEPIWorkaroundByteWrite(uint8_t *pui8Addr, uint8_t ui8Value)
N{
N  uint32_t ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the write we're actually interested in.
N        //
N        STRB ui8Value, [pui8Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI write followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N}
N
Ninline uint8_t
NEPIWorkaroundByteRead(uint8_t *pui8Addr)
N{
N    uint32_t ui32Scratch;
N    uint8_t ui8Value;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the read we're actually interested in.
N        //
N        LDRB ui8Value, [pui8Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI read followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N
N    return(ui8Value);
N}
N#endif
N
N#ifdef ccs
S//*****************************************************************************
S//
S// Code Composer Studio versions of these functions can be found in separate
S// source file epi_workaround_ccs.s.
S//
S//*****************************************************************************
Sextern void EPIWorkaroundWordWrite(uint32_t *pui32Addr, uint32_t ui32Value);
Sextern uint32_t EPIWorkaroundWordRead(uint32_t *pui32Addr);
Sextern void EPIWorkaroundHWordWrite(uint16_t *pui16Addr, uint16_t ui16Value);
Sextern uint16_t EPIWorkaroundHWordRead(uint16_t *pui16Addr);
Sextern void EPIWorkaroundByteWrite(uint8_t *pui8Addr, uint8_t ui8Value);
Sextern uint8_t EPIWorkaroundByteRead(uint8_t *pui8Addr);
S
N#endif
N
N#if (defined gcc) || (defined ewarm) || (defined sourcerygxx) || \
N    (defined codered)
X#if (0L) || (0L) || (0L) ||     (0L)
S//*****************************************************************************
S//
S// GCC-based toolchain and IAR case.
S//
S//*****************************************************************************
Sinline void
SEPIWorkaroundWordWrite(uint32_t *pui32Addr, uint32_t ui32Value)
S{
S    volatile register uint32_t ui32Scratch;
S
S    __asm volatile (
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    STR %[value],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         :  [scratch] "=r" (ui32Scratch)
S         :  [addr] "r" (pui32Addr), [value] "r" (ui32Value)
S     );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S}
S
Sinline uint32_t
SEPIWorkaroundWordRead(uint32_t *pui32Addr)
S{
S    volatile register uint32_t ui32Data, ui32Scratch;
S
S    //
S    // ui32Scratch is not used other than to add a padding read following the
S    // "real" read.
S    //
S
S    __asm volatile(
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    LDR %[ret],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         : [ret] "=r" (ui32Data),
S           [scratch] "=r" (ui32Scratch)
S         : [addr] "r" (pui32Addr)
S    );
S
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S
S    return(ui32Data);
S}
S
Sinline void
SEPIWorkaroundHWordWrite(uint16_t *pui16Addr, uint16_t ui16Value)
S{
S    volatile register uint32_t ui32Scratch;
S
S    __asm volatile (
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    STRH %[value],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         :  [scratch] "=r" (ui32Scratch)
S         :  [addr] "r" (pui16Addr), [value] "r" (ui16Value)
S     );
S
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S}
S
Sinline uint16_t
SEPIWorkaroundHWordRead(uint16_t *pui16Addr)
S{
S    register uint16_t ui16Data;
S    register uint32_t ui32Scratch;
S
S    //
S    // ui32Scratch is not used other than to add a padding read following the
S    // "real" read.
S    //
S
S    __asm volatile(
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    LDRH %[ret],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         : [ret] "=r" (ui16Data),
S           [scratch] "=r" (ui32Scratch)
S         : [addr] "r" (pui16Addr)
S    );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S
S    return(ui16Data);
S}
S
Sinline void
SEPIWorkaroundByteWrite(uint8_t *pui8Addr, uint8_t ui8Value)
S{
S    volatile register uint32_t ui32Scratch;
S
S    __asm volatile (
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    STRB %[value],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         :  [scratch] "=r" (ui32Scratch)
S         :  [addr] "r" (pui8Addr), [value] "r" (ui8Value)
S     );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S}
S
Sinline uint8_t
SEPIWorkaroundByteRead(uint8_t *pui8Addr)
S{
S    register uint8_t ui8Data;
S    register uint32_t ui32Scratch;
S
S    //
S    // ui32Scratch is not used other than to add a padding read following the
S    // "real" read.
S    //
S
S    __asm volatile(
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    LDRB %[ret],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         : [ret] "=r" (ui8Data),
S           [scratch] "=r" (ui32Scratch)
S         : [addr] "r" (pui8Addr)
S    );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S
S    return(ui8Data);
S}
N#endif
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void EPIModeSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void EPIDividerSet(uint32_t ui32Base, uint32_t ui32Divider);
Nextern void EPIDividerCSSet(uint32_t ui32Base, uint32_t ui32CS,
N                            uint32_t ui32Divider);
Nextern void EPIDMATxCount(uint32_t ui32Base, uint32_t ui32Count);
Nextern void EPIConfigGPModeSet(uint32_t ui32Base, uint32_t ui32Config,
N                               uint32_t ui32FrameCount, uint32_t ui32MaxWait);
Nextern void EPIConfigHB8Set(uint32_t ui32Base, uint32_t ui32Config,
N                            uint32_t ui32MaxWait);
Nextern void EPIConfigHB16Set(uint32_t ui32Base, uint32_t ui32Config,
N                             uint32_t ui32MaxWait);
Nextern void EPIConfigHB8CSSet(uint32_t ui32Base, uint32_t ui32CS,
N                               uint32_t ui32Config);
Nextern void EPIConfigHB16CSSet(uint32_t ui32Base, uint32_t ui32CS,
N                                uint32_t ui32Config);
Nextern void EPIConfigHB8TimingSet(uint32_t ui32Base, uint32_t ui32CS,
N                                  uint32_t ui32Config);
Nextern void EPIConfigHB16TimingSet(uint32_t ui32Base, uint32_t ui32CS,
N                                   uint32_t ui32Config);
Nextern void EPIPSRAMConfigRegSet(uint32_t ui32Base, uint32_t ui32CS,
N                                 uint32_t ui32CR);
Nextern void EPIPSRAMConfigRegRead(uint32_t ui32Base, uint32_t ui32CS);
Nextern bool EPIPSRAMConfigRegGetNonBlocking(uint32_t ui32Base,
Xextern _Bool EPIPSRAMConfigRegGetNonBlocking(uint32_t ui32Base,
N                                                uint32_t ui32CS,
N                                                uint32_t *pui32CR);
Nextern uint32_t EPIPSRAMConfigRegGet(uint32_t ui32Base, uint32_t ui32CS);
Nextern void EPIConfigSDRAMSet(uint32_t ui32Base, uint32_t ui32Config,
N                              uint32_t ui32Refresh);
Nextern void EPIAddressMapSet(uint32_t ui32Base, uint32_t ui32Map);
Nextern void EPINonBlockingReadConfigure(uint32_t ui32Base,
N                                        uint32_t ui32Channel,
N                                        uint32_t ui32DataSize,
N                                        uint32_t ui32Address);
Nextern void EPINonBlockingReadStart(uint32_t ui32Base,
N                                    uint32_t ui32Channel,
N                                    uint32_t ui32Count);
Nextern void EPINonBlockingReadStop(uint32_t ui32Base,
N                                   uint32_t ui32Channel);
Nextern uint32_t EPINonBlockingReadCount(uint32_t ui32Base,
N                                        uint32_t ui32Channel);
Nextern uint32_t EPINonBlockingReadAvail(uint32_t ui32Base);
Nextern uint32_t EPINonBlockingReadGet32(uint32_t ui32Base,
N                                        uint32_t ui32Count,
N                                        uint32_t *pui32Buf);
Nextern uint32_t EPINonBlockingReadGet16(uint32_t ui32Base,
N                                        uint32_t ui32Count,
N                                        uint16_t *pui16Buf);
Nextern uint32_t EPINonBlockingReadGet8(uint32_t ui32Base,
N                                       uint32_t ui32Count,
N                                       uint8_t *pui8Buf);
Nextern void EPIFIFOConfig(uint32_t ui32Base, uint32_t ui32Config);
Nextern uint32_t EPIWriteFIFOCountGet(uint32_t ui32Base);
Nextern void EPIIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void EPIIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t EPIIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t EPIIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern uint32_t EPIIntErrorStatus(uint32_t ui32Base);
Nextern void EPIIntErrorClear(uint32_t ui32Base, uint32_t ui32ErrFlags);
Nextern void EPIIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void EPIIntUnregister(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_EPI_H__
L 16 "project.h" 2
N#include "driverlib/flash.h"
L 1 "driverlib/flash.h" 1
N//*****************************************************************************
N//
N// flash.h - Prototypes for the flash driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_FLASH_H__
N#define __DRIVERLIB_FLASH_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to FlashProtectSet(), and returned by
N// FlashProtectGet().
N//
N//*****************************************************************************
Ntypedef enum
N{
N    FlashReadWrite,                         // Flash can be read and written
N    FlashReadOnly,                          // Flash can only be read
N    FlashExecuteOnly                        // Flash can only be executed
N}
NtFlashProtection;
N
N//*****************************************************************************
N//
N// Values passed to FlashIntEnable(), FlashIntDisable() and FlashIntClear() and
N// returned from FlashIntStatus().
N//
N//*****************************************************************************
N#define FLASH_INT_PROGRAM     0x00000002 // Programming Interrupt Mask
N#define FLASH_INT_ACCESS      0x00000001 // Access Interrupt Mask
N#define FLASH_INT_EEPROM      0x00000004 // EEPROM Interrupt Mask
N#define FLASH_INT_VOLTAGE_ERR 0x00000200 // Voltage Error Interrupt Mask
N#define FLASH_INT_DATA_ERR    0x00000400 // Invalid Data Interrupt Mask
N#define FLASH_INT_ERASE_ERR   0x00000800 // Erase Error Interrupt Mask
N#define FLASH_INT_PROGRAM_ERR 0x00002000 // Program Verify Error Interrupt Mask
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern int32_t FlashErase(uint32_t ui32Address);
Nextern int32_t FlashProgram(uint32_t *pui32Data, uint32_t ui32Address,
N                            uint32_t ui32Count);
Nextern tFlashProtection FlashProtectGet(uint32_t ui32Address);
Nextern int32_t FlashProtectSet(uint32_t ui32Address,
N                               tFlashProtection eProtect);
Nextern int32_t FlashProtectSave(void);
Nextern int32_t FlashUserGet(uint32_t *pui32User0, uint32_t *pui32User1);
Nextern int32_t FlashUserSet(uint32_t ui32User0, uint32_t ui32User1);
Nextern int32_t FlashAllUserRegisterGet(uint32_t *pui32User0,
N                                       uint32_t *pui32User1,
N                                       uint32_t *pui32User2,
N                                       uint32_t *pui32User3);
Nextern int32_t FlashAllUserRegisterSet(uint32_t ui32User0,
N                                       uint32_t ui32User1,
N                                       uint32_t ui32User2,
N                                       uint32_t ui32User3);
Nextern int32_t FlashUserSave(void);
Nextern int32_t FlashAllUserRegisterSave(void);
Nextern void FlashIntRegister(void (*pfnHandler)(void));
Nextern void FlashIntUnregister(void);
Nextern void FlashIntEnable(uint32_t ui32IntFlags);
Nextern void FlashIntDisable(uint32_t ui32IntFlags);
Nextern uint32_t FlashIntStatus(bool bMasked);
Xextern uint32_t FlashIntStatus(_Bool bMasked);
Nextern void FlashIntClear(uint32_t ui32IntFlags);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_FLASH_H__
L 17 "project.h" 2
N#include "driverlib/fpu.h"
L 1 "driverlib/fpu.h" 1
N//*****************************************************************************
N//
N// fpu.h - Prototypes for the floatint point manipulation routines.
N//
N// Copyright (c) 2011-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_FPU_H__
N#define __DRIVERLIB_FPU_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to FPUHalfPrecisionSet as the ui32Mode parameter.
N//
N//*****************************************************************************
N#define FPU_HALF_IEEE           0x00000000
N#define FPU_HALF_ALTERNATE      0x04000000
N
N//*****************************************************************************
N//
N// Values that can be passed to FPUNaNModeSet as the ui32Mode parameter.
N//
N//*****************************************************************************
N#define FPU_NAN_PROPAGATE       0x00000000
N#define FPU_NAN_DEFAULT         0x02000000
N
N//*****************************************************************************
N//
N// Values that can be passed to FPUFlushToZeroModeSet as the ui32Mode
N// parameter.
N//
N//*****************************************************************************
N#define FPU_FLUSH_TO_ZERO_DIS   0x00000000
N#define FPU_FLUSH_TO_ZERO_EN    0x01000000
N
N//*****************************************************************************
N//
N// Values that can be passed to FPURoundingModeSet as the ui32Mode parameter.
N//
N//*****************************************************************************
N#define FPU_ROUND_NEAREST       0x00000000
N#define FPU_ROUND_POS_INF       0x00400000
N#define FPU_ROUND_NEG_INF       0x00800000
N#define FPU_ROUND_ZERO          0x00c00000
N
N//*****************************************************************************
N//
N// Prototypes.
N//
N//*****************************************************************************
Nextern void FPUEnable(void);
Nextern void FPUDisable(void);
Nextern void FPUStackingEnable(void);
Nextern void FPULazyStackingEnable(void);
Nextern void FPUStackingDisable(void);
Nextern void FPUHalfPrecisionModeSet(uint32_t ui32Mode);
Nextern void FPUNaNModeSet(uint32_t ui32Mode);
Nextern void FPUFlushToZeroModeSet(uint32_t ui32Mode);
Nextern void FPURoundingModeSet(uint32_t ui32Mode);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_FPU_H__
L 18 "project.h" 2
N#include "driverlib/gpio.h"
L 1 "driverlib/gpio.h" 1
N//*****************************************************************************
N//
N// gpio.h - Defines and Macros for GPIO API.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_GPIO_H__
N#define __DRIVERLIB_GPIO_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following values define the bit field for the ui8Pins argument to
N// several of the APIs.
N//
N//*****************************************************************************
N#define GPIO_PIN_0              0x00000001  // GPIO pin 0
N#define GPIO_PIN_1              0x00000002  // GPIO pin 1
N#define GPIO_PIN_2              0x00000004  // GPIO pin 2
N#define GPIO_PIN_3              0x00000008  // GPIO pin 3
N#define GPIO_PIN_4              0x00000010  // GPIO pin 4
N#define GPIO_PIN_5              0x00000020  // GPIO pin 5
N#define GPIO_PIN_6              0x00000040  // GPIO pin 6
N#define GPIO_PIN_7              0x00000080  // GPIO pin 7
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIODirModeSet as the ui32PinIO parameter, and
N// returned from GPIODirModeGet.
N//
N//*****************************************************************************
N#define GPIO_DIR_MODE_IN        0x00000000  // Pin is a GPIO input
N#define GPIO_DIR_MODE_OUT       0x00000001  // Pin is a GPIO output
N#define GPIO_DIR_MODE_HW        0x00000002  // Pin is a peripheral function
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOIntTypeSet as the ui32IntType parameter,
N// and returned from GPIOIntTypeGet.
N//
N//*****************************************************************************
N#define GPIO_FALLING_EDGE       0x00000000  // Interrupt on falling edge
N#define GPIO_RISING_EDGE        0x00000004  // Interrupt on rising edge
N#define GPIO_BOTH_EDGES         0x00000001  // Interrupt on both edges
N#define GPIO_LOW_LEVEL          0x00000002  // Interrupt on low level
N#define GPIO_HIGH_LEVEL         0x00000006  // Interrupt on high level
N#define GPIO_DISCRETE_INT       0x00010000  // Interrupt for individual pins
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ui32Strength parameter,
N// and returned by GPIOPadConfigGet in the *pui32Strength parameter.
N//
N//*****************************************************************************
N#define GPIO_STRENGTH_2MA       0x00000001  // 2mA drive strength
N#define GPIO_STRENGTH_4MA       0x00000002  // 4mA drive strength
N#define GPIO_STRENGTH_6MA       0x00000065  // 6mA drive strength
N#define GPIO_STRENGTH_8MA       0x00000066  // 8mA drive strength
N#define GPIO_STRENGTH_8MA_SC    0x0000006E  // 8mA drive with slew rate control
N#define GPIO_STRENGTH_10MA      0x00000075  // 10mA drive strength
N#define GPIO_STRENGTH_12MA      0x00000077  // 12mA drive strength
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ui32PadType parameter,
N// and returned by GPIOPadConfigGet in the *pui32PadType parameter.
N//
N//*****************************************************************************
N#define GPIO_PIN_TYPE_STD       0x00000008  // Push-pull
N#define GPIO_PIN_TYPE_STD_WPU   0x0000000A  // Push-pull with weak pull-up
N#define GPIO_PIN_TYPE_STD_WPD   0x0000000C  // Push-pull with weak pull-down
N#define GPIO_PIN_TYPE_OD        0x00000009  // Open-drain
N#define GPIO_PIN_TYPE_ANALOG    0x00000000  // Analog comparator
N#define GPIO_PIN_TYPE_WAKE_HIGH 0x00000208  // Hibernate wake, high
N#define GPIO_PIN_TYPE_WAKE_LOW  0x00000108  // Hibernate wake, low
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOIntEnable() and GPIOIntDisable() functions
N// in the ui32IntFlags parameter.
N//
N//*****************************************************************************
N#define GPIO_INT_PIN_0          0x00000001
N#define GPIO_INT_PIN_1          0x00000002
N#define GPIO_INT_PIN_2          0x00000004
N#define GPIO_INT_PIN_3          0x00000008
N#define GPIO_INT_PIN_4          0x00000010
N#define GPIO_INT_PIN_5          0x00000020
N#define GPIO_INT_PIN_6          0x00000040
N#define GPIO_INT_PIN_7          0x00000080
N#define GPIO_INT_DMA            0x00000100
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void GPIODirModeSet(uint32_t ui32Port, uint8_t ui8Pins,
N                           uint32_t ui32PinIO);
Nextern uint32_t GPIODirModeGet(uint32_t ui32Port, uint8_t ui8Pin);
Nextern void GPIOIntTypeSet(uint32_t ui32Port, uint8_t ui8Pins,
N                           uint32_t ui32IntType);
Nextern uint32_t GPIOIntTypeGet(uint32_t ui32Port, uint8_t ui8Pin);
Nextern void GPIOPadConfigSet(uint32_t ui32Port, uint8_t ui8Pins,
N                             uint32_t ui32Strength, uint32_t ui32PadType);
Nextern void GPIOPadConfigGet(uint32_t ui32Port, uint8_t ui8Pin,
N                             uint32_t *pui32Strength, uint32_t *pui32PadType);
Nextern void GPIOIntEnable(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern void GPIOIntDisable(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern uint32_t GPIOIntStatus(uint32_t ui32Port, bool bMasked);
Xextern uint32_t GPIOIntStatus(uint32_t ui32Port, _Bool bMasked);
Nextern void GPIOIntClear(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern void GPIOIntRegister(uint32_t ui32Port, void (*pfnIntHandler)(void));
Nextern void GPIOIntUnregister(uint32_t ui32Port);
Nextern void GPIOIntRegisterPin(uint32_t ui32Port, uint32_t ui32Pin,
N                               void (*pfnIntHandler)(void));
Nextern void GPIOIntUnregisterPin(uint32_t ui32Port, uint32_t ui32Pin);
Nextern int32_t GPIOPinRead(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinWrite(uint32_t ui32Port, uint8_t ui8Pins, uint8_t ui8Val);
Nextern void GPIOPinConfigure(uint32_t ui32PinConfig);
Nextern void GPIOPinTypeADC(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeCAN(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeComparator(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeComparatorOutput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeDIVSCLK(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEPI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEthernetLED(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEthernetMII(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOInput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOOutput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOOutputOD(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeHibernateRTCCLK(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeI2C(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeI2CSCL(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeLCD(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeOneWire(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypePWM(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeQEI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeSSI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeTimer(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeTrace(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUART(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUSBAnalog(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUSBDigital(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeWakeHigh(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeWakeLow(uint32_t ui32Port, uint8_t ui8Pins);
Nextern uint32_t GPIOPinWakeStatus(uint32_t ui32Port);
Nextern void GPIODMATriggerEnable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIODMATriggerDisable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOADCTriggerEnable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOADCTriggerDisable(uint32_t ui32Port, uint8_t ui8Pins);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_GPIO_H__
L 19 "project.h" 2
N#include "driverlib/hibernate.h"
L 1 "driverlib/hibernate.h" 1
N//*****************************************************************************
N//
N// hibernate.h - API definition for the Hibernation module.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_HIBERNATE_H__
N#define __DRIVERLIB_HIBERNATE_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Macros need to configure wake events for HibernateWakeSet()
N//
N//*****************************************************************************
N#define HIBERNATE_WAKE_PIN      0x00000010
N#define HIBERNATE_WAKE_RTC      0x00000008
N#define HIBERNATE_WAKE_LOW_BAT  0x00000200
N#define HIBERNATE_WAKE_GPIO     0x00000010
N#define HIBERNATE_WAKE_RESET    0x00100010
N#define HIBERNATE_WAKE_TAMPER   0x08000010
N
N//*****************************************************************************
N//
N// Macros needed to configure low battery detect for HibernateLowBatSet()
N//
N//*****************************************************************************
N#define HIBERNATE_LOW_BAT_DETECT                                              \
N                                0x00000020
X#define HIBERNATE_LOW_BAT_DETECT                                                                              0x00000020
N#define HIBERNATE_LOW_BAT_ABORT 0x000000A0
N#define HIBERNATE_LOW_BAT_1_9V  0x00000000
N#define HIBERNATE_LOW_BAT_2_1V  0x00002000
N#define HIBERNATE_LOW_BAT_2_3V  0x00004000
N#define HIBERNATE_LOW_BAT_2_5V  0x00006000
N
N//*****************************************************************************
N//
N// Macros defining interrupt source bits for the interrupt functions.
N//
N//*****************************************************************************
N#define HIBERNATE_INT_VDDFAIL   0x00000080
N#define HIBERNATE_INT_RESET_WAKE                                              \
N                                0x00000040
X#define HIBERNATE_INT_RESET_WAKE                                                                              0x00000040
N#define HIBERNATE_INT_GPIO_WAKE 0x00000020
N#define HIBERNATE_INT_WR_COMPLETE                                             \
N                                0x00000010
X#define HIBERNATE_INT_WR_COMPLETE                                                                             0x00000010
N#define HIBERNATE_INT_PIN_WAKE  0x00000008
N#define HIBERNATE_INT_LOW_BAT   0x00000004
N#define HIBERNATE_INT_RTC_MATCH_0                                             \
N                                0x00000001
X#define HIBERNATE_INT_RTC_MATCH_0                                                                             0x00000001
N
N//*****************************************************************************
N//
N// Macros defining oscillator configuration options for the
N// HibernateClockConfig() function.
N//
N//*****************************************************************************
N#define HIBERNATE_OSC_LFIOSC    0x00080000
N#define HIBERNATE_OSC_LOWDRIVE  0x00000000
N#define HIBERNATE_OSC_HIGHDRIVE 0x00020000
N#define HIBERNATE_OSC_DISABLE   0x00010000
N#define HIBERNATE_OUT_WRSTALL   0x20000000
N#define HIBERNATE_OUT_SYSCLK    0x00000001
N#define HIBERNATE_OUT_ALT1CLK   0x00000002
N
N//*****************************************************************************
N//
N// The following defines are used with the HibernateCounterMode() API.
N//
N//*****************************************************************************
N#define HIBERNATE_COUNTER_RTC   0x00000000
N#define HIBERNATE_COUNTER_12HR  0x00000001
N#define HIBERNATE_COUNTER_24HR  0x00000005
N
N//*****************************************************************************
N//
N// Tamper event configuration options used with HibernateTamperEventsConfig().
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_EVENTS_NO_HIB_WAKE                                   \
N                                0x00000000
X#define HIBERNATE_TAMPER_EVENTS_NO_HIB_WAKE                                                                   0x00000000
N#define HIBERNATE_TAMPER_EVENTS_HIB_WAKE                                      \
N                                0x00000800
X#define HIBERNATE_TAMPER_EVENTS_HIB_WAKE                                                                      0x00000800
N#define HIBERNATE_TAMPER_EVENTS_NO_ERASE_HIB_MEM                              \
N                                0x00000000
X#define HIBERNATE_TAMPER_EVENTS_NO_ERASE_HIB_MEM                                                              0x00000000
N#define HIBERNATE_TAMPER_EVENTS_ERASE_LOW_HIB_MEM                             \
N                                0x00000100
X#define HIBERNATE_TAMPER_EVENTS_ERASE_LOW_HIB_MEM                                                             0x00000100
N#define HIBERNATE_TAMPER_EVENTS_ERASE_HIGH_HIB_MEM                            \
N                                0x00000200
X#define HIBERNATE_TAMPER_EVENTS_ERASE_HIGH_HIB_MEM                                                            0x00000200
N#define HIBERNATE_TAMPER_EVENTS_ERASE_ALL_HIB_MEM                             \
N                                0x00000300
X#define HIBERNATE_TAMPER_EVENTS_ERASE_ALL_HIB_MEM                                                             0x00000300
N
N//*****************************************************************************
N//
N// Status flags returned by the HibernateTamperStatus() function.
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_STATUS_INACTIVE                                      \
N                                0x00000010
X#define HIBERNATE_TAMPER_STATUS_INACTIVE                                                                      0x00000010
N#define HIBERNATE_TAMPER_STATUS_ACTIVE                                        \
N                                0x00000020
X#define HIBERNATE_TAMPER_STATUS_ACTIVE                                                                        0x00000020
N#define HIBERNATE_TAMPER_STATUS_EVENT                                         \
N                                0x00000040
X#define HIBERNATE_TAMPER_STATUS_EVENT                                                                         0x00000040
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_ACTIVE                                \
N                                0x00000008
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_ACTIVE                                                                0x00000008
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_INACTIVE                              \
N                                0x00000002
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_INACTIVE                                                              0x00000002
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_VALID                                 \
N                                0x00000004
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_VALID                                                                 0x00000004
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_FAILED                                \
N                                0x00000001
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_FAILED                                                                0x00000001
N
N//*****************************************************************************
N//
N// Configuration options used with HibernateTamperIOEnable().
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_IO_TRIGGER_LOW                                       \
N                                0x00000000
X#define HIBERNATE_TAMPER_IO_TRIGGER_LOW                                                                       0x00000000
N#define HIBERNATE_TAMPER_IO_TRIGGER_HIGH                                      \
N                                0x00000002
X#define HIBERNATE_TAMPER_IO_TRIGGER_HIGH                                                                      0x00000002
N#define HIBERNATE_TAMPER_IO_WPU_DISABLED                                      \
N                                0x00000000
X#define HIBERNATE_TAMPER_IO_WPU_DISABLED                                                                      0x00000000
N#define HIBERNATE_TAMPER_IO_WPU_ENABLED                                       \
N                                0x00000004
X#define HIBERNATE_TAMPER_IO_WPU_ENABLED                                                                       0x00000004
N#define HIBERNATE_TAMPER_IO_MATCH_SHORT                                       \
N                                0x00000000
X#define HIBERNATE_TAMPER_IO_MATCH_SHORT                                                                       0x00000000
N#define HIBERNATE_TAMPER_IO_MATCH_LONG                                        \
N                                0x00000008
X#define HIBERNATE_TAMPER_IO_MATCH_LONG                                                                        0x00000008
N
N//*****************************************************************************
N//
N// Tamper log event flags.
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_EVENT_0                                              \
N                                0x00000001
X#define HIBERNATE_TAMPER_EVENT_0                                                                              0x00000001
N#define HIBERNATE_TAMPER_EVENT_1                                              \
N                                0x00000002
X#define HIBERNATE_TAMPER_EVENT_1                                                                              0x00000002
N#define HIBERNATE_TAMPER_EVENT_2                                              \
N                                0x00000004
X#define HIBERNATE_TAMPER_EVENT_2                                                                              0x00000004
N#define HIBERNATE_TAMPER_EVENT_3                                              \
N                                0x00000008
X#define HIBERNATE_TAMPER_EVENT_3                                                                              0x00000008
N#define HIBERNATE_TAMPER_EVENT_EXT_OSC                                        \
N                                0x00010000
X#define HIBERNATE_TAMPER_EVENT_EXT_OSC                                                                        0x00010000
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void HibernateGPIORetentionEnable(void);
Nextern void HibernateGPIORetentionDisable(void);
Nextern bool HibernateGPIORetentionGet(void);
Xextern _Bool HibernateGPIORetentionGet(void);
Nextern void HibernateEnableExpClk(uint32_t ui32HibClk);
Nextern void HibernateDisable(void);
Nextern void HibernateRTCEnable(void);
Nextern void HibernateRTCDisable(void);
Nextern void HibernateWakeSet(uint32_t ui32WakeFlags);
Nextern uint32_t HibernateWakeGet(void);
Nextern void HibernateLowBatSet(uint32_t ui32LowBatFlags);
Nextern uint32_t HibernateLowBatGet(void);
Nextern void HibernateRTCSet(uint32_t ui32RTCValue);
Nextern uint32_t HibernateRTCGet(void);
Nextern void HibernateRTCMatchSet(uint32_t ui32Match, uint32_t ui32Value);
Nextern uint32_t HibernateRTCMatchGet(uint32_t ui32Match);
Nextern void HibernateRTCTrimSet(uint32_t ui32Trim);
Nextern uint32_t HibernateRTCTrimGet(void);
Nextern void HibernateDataSet(uint32_t *pui32Data, uint32_t ui32Count);
Nextern void HibernateDataGet(uint32_t *pui32Data, uint32_t ui32Count);
Nextern void HibernateRequest(void);
Nextern void HibernateIntEnable(uint32_t ui32IntFlags);
Nextern void HibernateIntDisable(uint32_t ui32IntFlags);
Nextern void HibernateIntRegister(void (*pfnHandler)(void));
Nextern void HibernateIntUnregister(void);
Nextern uint32_t HibernateIntStatus(bool bMasked);
Xextern uint32_t HibernateIntStatus(_Bool bMasked);
Nextern void HibernateIntClear(uint32_t ui32IntFlags);
Nextern uint32_t HibernateIsActive(void);
Nextern void HibernateRTCSSMatchSet(uint32_t ui32Match, uint32_t ui32Value);
Nextern uint32_t HibernateRTCSSMatchGet(uint32_t ui32Match);
Nextern uint32_t HibernateRTCSSGet(void);
Nextern void HibernateClockConfig(uint32_t ui32Config);
Nextern void HibernateBatCheckStart(void);
Nextern uint32_t HibernateBatCheckDone(void);
Nextern void HibernateCounterMode(uint32_t ui32Config);
W "driverlib/hibernate.h" 229 41 declaration is not visible outside of function
Nextern void HibernateCalendarSet(struct tm *psTime);
W "driverlib/hibernate.h" 230 40 declaration is not visible outside of function
Nextern int HibernateCalendarGet(struct tm *psTime);
W "driverlib/hibernate.h" 231 66 declaration is not visible outside of function
Nextern void HibernateCalendarMatchSet(uint32_t ui32Index, struct tm *psTime);
W "driverlib/hibernate.h" 232 66 declaration is not visible outside of function
Nextern void HibernateCalendarMatchGet(uint32_t ui32Index, struct tm *psTime);
Nextern void HibernateTamperEnable(void);
Nextern void HibernateTamperEventsConfig(uint32_t ui32Config);
Nextern bool HibernateTamperEventsGet(uint32_t ui32Index, uint32_t *pui32RTC,
Xextern _Bool HibernateTamperEventsGet(uint32_t ui32Index, uint32_t *pui32RTC,
N                                       uint32_t *pui32Event);
Nextern void HibernateTamperEventsClear(void);
Nextern void HibernateTamperEventsClearNoLock(void);
Nextern void HibernateTamperUnLock(void);
Nextern void HibernateTamperLock(void);
Nextern void HibernateTamperDisable(void);
Nextern void HibernateTamperIOEnable(uint32_t ui32Input, uint32_t ui32Config);
Nextern void HibernateTamperIODisable(uint32_t ui32Input);
Nextern uint32_t HibernateTamperStatusGet(void);
Nextern void HibernateTamperExtOscRecover(void);
Nextern bool HibernateTamperExtOscValid(void);
Xextern _Bool HibernateTamperExtOscValid(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif  // __DRIVERLIB_HIBERNATE_H__
L 20 "project.h" 2
N#include "driverlib/i2c.h"
L 1 "driverlib/i2c.h" 1
N//*****************************************************************************
N//
N// i2c.h - Prototypes for the I2C Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_I2C_H__
N#define __DRIVERLIB_I2C_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Defines for the API.
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Interrupt defines.
N//
N//*****************************************************************************
N#define I2C_INT_MASTER          0x00000001
N#define I2C_INT_SLAVE           0x00000002
N
N//*****************************************************************************
N//
N// I2C Master commands.
N//
N//*****************************************************************************
N#define I2C_MASTER_CMD_SINGLE_SEND                                            \
N                                0x00000007
X#define I2C_MASTER_CMD_SINGLE_SEND                                                                            0x00000007
N#define I2C_MASTER_CMD_SINGLE_RECEIVE                                         \
N                                0x00000007
X#define I2C_MASTER_CMD_SINGLE_RECEIVE                                                                         0x00000007
N#define I2C_MASTER_CMD_BURST_SEND_START                                       \
N                                0x00000003
X#define I2C_MASTER_CMD_BURST_SEND_START                                                                       0x00000003
N#define I2C_MASTER_CMD_BURST_SEND_CONT                                        \
N                                0x00000001
X#define I2C_MASTER_CMD_BURST_SEND_CONT                                                                        0x00000001
N#define I2C_MASTER_CMD_BURST_SEND_FINISH                                      \
N                                0x00000005
X#define I2C_MASTER_CMD_BURST_SEND_FINISH                                                                      0x00000005
N#define I2C_MASTER_CMD_BURST_SEND_STOP                                        \
N                                0x00000004
X#define I2C_MASTER_CMD_BURST_SEND_STOP                                                                        0x00000004
N#define I2C_MASTER_CMD_BURST_SEND_ERROR_STOP                                  \
N                                0x00000004
X#define I2C_MASTER_CMD_BURST_SEND_ERROR_STOP                                                                  0x00000004
N#define I2C_MASTER_CMD_BURST_RECEIVE_START                                    \
N                                0x0000000b
X#define I2C_MASTER_CMD_BURST_RECEIVE_START                                                                    0x0000000b
N#define I2C_MASTER_CMD_BURST_RECEIVE_CONT                                     \
N                                0x00000009
X#define I2C_MASTER_CMD_BURST_RECEIVE_CONT                                                                     0x00000009
N#define I2C_MASTER_CMD_BURST_RECEIVE_FINISH                                   \
N                                0x00000005
X#define I2C_MASTER_CMD_BURST_RECEIVE_FINISH                                                                   0x00000005
N#define I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP                               \
N                                0x00000004
X#define I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP                                                               0x00000004
N#define I2C_MASTER_CMD_QUICK_COMMAND                                          \
N                                0x00000027
X#define I2C_MASTER_CMD_QUICK_COMMAND                                                                          0x00000027
N#define I2C_MASTER_CMD_HS_MASTER_CODE_SEND                                    \
N                                0x00000013
X#define I2C_MASTER_CMD_HS_MASTER_CODE_SEND                                                                    0x00000013
N#define I2C_MASTER_CMD_FIFO_SINGLE_SEND                                       \
N                                0x00000046
X#define I2C_MASTER_CMD_FIFO_SINGLE_SEND                                                                       0x00000046
N#define I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE                                    \
N                                0x00000046
X#define I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE                                                                    0x00000046
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_START                                  \
N                                0x00000042
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_START                                                                  0x00000042
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_CONT                                   \
N                                0x00000040
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_CONT                                                                   0x00000040
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH                                 \
N                                0x00000044
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH                                                                 0x00000044
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP                             \
N                                0x00000004
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP                                                             0x00000004
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START                               \
N                                0x0000004a
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START                                                               0x0000004a
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT                                \
N                                0x00000048
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT                                                                0x00000048
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH                              \
N                                0x00000044
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH                                                              0x00000044
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP                          \
N                                0x00000004
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP                                                          0x00000004
N
N//*****************************************************************************
N//
N// I2C Master glitch filter configuration.
N//
N//*****************************************************************************
N#define I2C_MASTER_GLITCH_FILTER_DISABLED                                     \
N                                0
X#define I2C_MASTER_GLITCH_FILTER_DISABLED                                                                     0
N#define I2C_MASTER_GLITCH_FILTER_1                                            \
N                                0x00010000
X#define I2C_MASTER_GLITCH_FILTER_1                                                                            0x00010000
N#define I2C_MASTER_GLITCH_FILTER_2                                            \
N                                0x00020000
X#define I2C_MASTER_GLITCH_FILTER_2                                                                            0x00020000
N#define I2C_MASTER_GLITCH_FILTER_3                                            \
N                                0x00030000
X#define I2C_MASTER_GLITCH_FILTER_3                                                                            0x00030000
N#define I2C_MASTER_GLITCH_FILTER_4                                            \
N                                0x00040000
X#define I2C_MASTER_GLITCH_FILTER_4                                                                            0x00040000
N#define I2C_MASTER_GLITCH_FILTER_8                                            \
N                                0x00050000
X#define I2C_MASTER_GLITCH_FILTER_8                                                                            0x00050000
N#define I2C_MASTER_GLITCH_FILTER_16                                           \
N                                0x00060000
X#define I2C_MASTER_GLITCH_FILTER_16                                                                           0x00060000
N#define I2C_MASTER_GLITCH_FILTER_32                                           \
N                                0x00070000
X#define I2C_MASTER_GLITCH_FILTER_32                                                                           0x00070000
N
N//*****************************************************************************
N//
N// I2C Master error status.
N//
N//*****************************************************************************
N#define I2C_MASTER_ERR_NONE     0
N#define I2C_MASTER_ERR_ADDR_ACK 0x00000004
N#define I2C_MASTER_ERR_DATA_ACK 0x00000008
N#define I2C_MASTER_ERR_ARB_LOST 0x00000010
N#define I2C_MASTER_ERR_CLK_TOUT 0x00000080
N
N//*****************************************************************************
N//
N// I2C Slave action requests
N//
N//*****************************************************************************
N#define I2C_SLAVE_ACT_NONE      0
N#define I2C_SLAVE_ACT_RREQ      0x00000001  // Master has sent data
N#define I2C_SLAVE_ACT_TREQ      0x00000002  // Master has requested data
N#define I2C_SLAVE_ACT_RREQ_FBR  0x00000005  // Master has sent first byte
N#define I2C_SLAVE_ACT_OWN2SEL   0x00000008  // Master requested secondary slave
N#define I2C_SLAVE_ACT_QCMD      0x00000010  // Master has sent a Quick Command
N#define I2C_SLAVE_ACT_QCMD_DATA 0x00000020  // Master Quick Command value
N
N//*****************************************************************************
N//
N// Miscellaneous I2C driver definitions.
N//
N//*****************************************************************************
N#define I2C_MASTER_MAX_RETRIES  1000        // Number of retries
N
N//*****************************************************************************
N//
N// I2C Master interrupts.
N//
N//*****************************************************************************
N#define I2C_MASTER_INT_RX_FIFO_FULL                                           \
N                                0x00000800  // RX FIFO Full Interrupt
X#define I2C_MASTER_INT_RX_FIFO_FULL                                                                           0x00000800  
N#define I2C_MASTER_INT_TX_FIFO_EMPTY                                          \
N                                0x00000400  // TX FIFO Empty Interrupt
X#define I2C_MASTER_INT_TX_FIFO_EMPTY                                                                          0x00000400  
N#define I2C_MASTER_INT_RX_FIFO_REQ                                            \
N                                0x00000200  // RX FIFO Request Interrupt
X#define I2C_MASTER_INT_RX_FIFO_REQ                                                                            0x00000200  
N#define I2C_MASTER_INT_TX_FIFO_REQ                                            \
N                                0x00000100  // TX FIFO Request Interrupt
X#define I2C_MASTER_INT_TX_FIFO_REQ                                                                            0x00000100  
N#define I2C_MASTER_INT_ARB_LOST                                               \
N                                0x00000080  // Arb Lost Interrupt
X#define I2C_MASTER_INT_ARB_LOST                                                                               0x00000080  
N#define I2C_MASTER_INT_STOP     0x00000040  // Stop Condition Interrupt
N#define I2C_MASTER_INT_START    0x00000020  // Start Condition Interrupt
N#define I2C_MASTER_INT_NACK     0x00000010  // Addr/Data NACK Interrupt
N#define I2C_MASTER_INT_TX_DMA_DONE                                            \
N                                0x00000008  // TX DMA Complete Interrupt
X#define I2C_MASTER_INT_TX_DMA_DONE                                                                            0x00000008  
N#define I2C_MASTER_INT_RX_DMA_DONE                                            \
N                                0x00000004  // RX DMA Complete Interrupt
X#define I2C_MASTER_INT_RX_DMA_DONE                                                                            0x00000004  
N#define I2C_MASTER_INT_TIMEOUT  0x00000002  // Clock Timeout Interrupt
N#define I2C_MASTER_INT_DATA     0x00000001  // Data Interrupt
N
N//*****************************************************************************
N//
N// I2C Slave interrupts.
N//
N//*****************************************************************************
N#define I2C_SLAVE_INT_RX_FIFO_FULL                                            \
N                                0x00000100  // RX FIFO Full Interrupt
X#define I2C_SLAVE_INT_RX_FIFO_FULL                                                                            0x00000100  
N#define I2C_SLAVE_INT_TX_FIFO_EMPTY                                           \
N                                0x00000080  // TX FIFO Empty Interrupt
X#define I2C_SLAVE_INT_TX_FIFO_EMPTY                                                                           0x00000080  
N#define I2C_SLAVE_INT_RX_FIFO_REQ                                             \
N                                0x00000040  // RX FIFO Request Interrupt
X#define I2C_SLAVE_INT_RX_FIFO_REQ                                                                             0x00000040  
N#define I2C_SLAVE_INT_TX_FIFO_REQ                                             \
N                                0x00000020  // TX FIFO Request Interrupt
X#define I2C_SLAVE_INT_TX_FIFO_REQ                                                                             0x00000020  
N#define I2C_SLAVE_INT_TX_DMA_DONE                                             \
N                                0x00000010  // TX DMA Complete Interrupt
X#define I2C_SLAVE_INT_TX_DMA_DONE                                                                             0x00000010  
N#define I2C_SLAVE_INT_RX_DMA_DONE                                             \
N                                0x00000008  // RX DMA Complete Interrupt
X#define I2C_SLAVE_INT_RX_DMA_DONE                                                                             0x00000008  
N#define I2C_SLAVE_INT_STOP      0x00000004  // Stop Condition Interrupt
N#define I2C_SLAVE_INT_START     0x00000002  // Start Condition Interrupt
N#define I2C_SLAVE_INT_DATA      0x00000001  // Data Interrupt
N
N//*****************************************************************************
N//
N// I2C Slave FIFO configuration macros.
N//
N//*****************************************************************************
N#define I2C_SLAVE_TX_FIFO_ENABLE                                              \
N                                0x00000002
X#define I2C_SLAVE_TX_FIFO_ENABLE                                                                              0x00000002
N#define I2C_SLAVE_RX_FIFO_ENABLE                                              \
N                                0x00000004
X#define I2C_SLAVE_RX_FIFO_ENABLE                                                                              0x00000004
N
N//*****************************************************************************
N//
N// I2C FIFO configuration macros.
N//
N//*****************************************************************************
N#define I2C_FIFO_CFG_TX_MASTER  0x00000000
N#define I2C_FIFO_CFG_TX_SLAVE   0x00008000
N#define I2C_FIFO_CFG_RX_MASTER  0x00000000
N#define I2C_FIFO_CFG_RX_SLAVE   0x80000000
N#define I2C_FIFO_CFG_TX_MASTER_DMA                                            \
N                                0x00002000
X#define I2C_FIFO_CFG_TX_MASTER_DMA                                                                            0x00002000
N#define I2C_FIFO_CFG_TX_SLAVE_DMA                                             \
N                                0x0000a000
X#define I2C_FIFO_CFG_TX_SLAVE_DMA                                                                             0x0000a000
N#define I2C_FIFO_CFG_RX_MASTER_DMA                                            \
N                                0x20000000
X#define I2C_FIFO_CFG_RX_MASTER_DMA                                                                            0x20000000
N#define I2C_FIFO_CFG_RX_SLAVE_DMA                                             \
N                                0xa0000000
X#define I2C_FIFO_CFG_RX_SLAVE_DMA                                                                             0xa0000000
N#define I2C_FIFO_CFG_TX_NO_TRIG 0x00000000
N#define I2C_FIFO_CFG_TX_TRIG_1  0x00000001
N#define I2C_FIFO_CFG_TX_TRIG_2  0x00000002
N#define I2C_FIFO_CFG_TX_TRIG_3  0x00000003
N#define I2C_FIFO_CFG_TX_TRIG_4  0x00000004
N#define I2C_FIFO_CFG_TX_TRIG_5  0x00000005
N#define I2C_FIFO_CFG_TX_TRIG_6  0x00000006
N#define I2C_FIFO_CFG_TX_TRIG_7  0x00000007
N#define I2C_FIFO_CFG_TX_TRIG_8  0x00000008
N#define I2C_FIFO_CFG_RX_NO_TRIG 0x00000000
N#define I2C_FIFO_CFG_RX_TRIG_1  0x00010000
N#define I2C_FIFO_CFG_RX_TRIG_2  0x00020000
N#define I2C_FIFO_CFG_RX_TRIG_3  0x00030000
N#define I2C_FIFO_CFG_RX_TRIG_4  0x00040000
N#define I2C_FIFO_CFG_RX_TRIG_5  0x00050000
N#define I2C_FIFO_CFG_RX_TRIG_6  0x00060000
N#define I2C_FIFO_CFG_RX_TRIG_7  0x00070000
N#define I2C_FIFO_CFG_RX_TRIG_8  0x00080000
N
N//*****************************************************************************
N//
N// I2C FIFO status.
N//
N//*****************************************************************************
N#define I2C_FIFO_RX_BELOW_TRIG_LEVEL                                          \
N                                0x00040000
X#define I2C_FIFO_RX_BELOW_TRIG_LEVEL                                                                          0x00040000
N#define I2C_FIFO_RX_FULL        0x00020000
N#define I2C_FIFO_RX_EMPTY       0x00010000
N#define I2C_FIFO_TX_BELOW_TRIG_LEVEL                                          \
N                                0x00000004
X#define I2C_FIFO_TX_BELOW_TRIG_LEVEL                                                                          0x00000004
N#define I2C_FIFO_TX_FULL        0x00000002
N#define I2C_FIFO_TX_EMPTY       0x00000001
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void I2CIntRegister(uint32_t ui32Base, void(*pfnHandler)(void));
Nextern void I2CIntUnregister(uint32_t ui32Base);
Nextern void I2CTxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void I2CTxFIFOFlush(uint32_t ui32Base);
Nextern void I2CRxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void I2CRxFIFOFlush(uint32_t ui32Base);
Nextern uint32_t I2CFIFOStatus(uint32_t ui32Base);
Nextern void I2CFIFODataPut(uint32_t ui32Base, uint8_t ui8Data);
Nextern uint32_t I2CFIFODataPutNonBlocking(uint32_t ui32Base,
N                                          uint8_t ui8Data);
Nextern uint32_t I2CFIFODataGet(uint32_t ui32Base);
Nextern uint32_t I2CFIFODataGetNonBlocking(uint32_t ui32Base,
N                                          uint8_t *pui8Data);
Nextern void I2CMasterBurstLengthSet(uint32_t ui32Base,
N                                    uint8_t ui8Length);
Nextern uint32_t I2CMasterBurstCountGet(uint32_t ui32Base);
Nextern void I2CMasterGlitchFilterConfigSet(uint32_t ui32Base,
N                                           uint32_t ui32Config);
Nextern void I2CSlaveFIFOEnable(uint32_t ui32Base, uint32_t ui32Config);
Nextern void I2CSlaveFIFODisable(uint32_t ui32Base);
Nextern bool I2CMasterBusBusy(uint32_t ui32Base);
Xextern _Bool I2CMasterBusBusy(uint32_t ui32Base);
Nextern bool I2CMasterBusy(uint32_t ui32Base);
Xextern _Bool I2CMasterBusy(uint32_t ui32Base);
Nextern void I2CMasterControl(uint32_t ui32Base, uint32_t ui32Cmd);
Nextern uint32_t I2CMasterDataGet(uint32_t ui32Base);
Nextern void I2CMasterDataPut(uint32_t ui32Base, uint8_t ui8Data);
Nextern void I2CMasterDisable(uint32_t ui32Base);
Nextern void I2CMasterEnable(uint32_t ui32Base);
Nextern uint32_t I2CMasterErr(uint32_t ui32Base);
Nextern void I2CMasterInitExpClk(uint32_t ui32Base, uint32_t ui32I2CClk,
N                                bool bFast);
X                                _Bool bFast);
Nextern void I2CMasterIntClear(uint32_t ui32Base);
Nextern void I2CMasterIntDisable(uint32_t ui32Base);
Nextern void I2CMasterIntEnable(uint32_t ui32Base);
Nextern bool I2CMasterIntStatus(uint32_t ui32Base, bool bMasked);
Xextern _Bool I2CMasterIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void I2CMasterIntEnableEx(uint32_t ui32Base,
N                                 uint32_t ui32IntFlags);
Nextern void I2CMasterIntDisableEx(uint32_t ui32Base,
N                                  uint32_t ui32IntFlags);
Nextern uint32_t I2CMasterIntStatusEx(uint32_t ui32Base,
N                                       bool bMasked);
X                                       _Bool bMasked);
Nextern void I2CMasterIntClearEx(uint32_t ui32Base,
N                                uint32_t ui32IntFlags);
Nextern void I2CMasterTimeoutSet(uint32_t ui32Base, uint32_t ui32Value);
Nextern void I2CSlaveACKOverride(uint32_t ui32Base, bool bEnable);
Xextern void I2CSlaveACKOverride(uint32_t ui32Base, _Bool bEnable);
Nextern void I2CSlaveACKValueSet(uint32_t ui32Base, bool bACK);
Xextern void I2CSlaveACKValueSet(uint32_t ui32Base, _Bool bACK);
Nextern uint32_t I2CMasterLineStateGet(uint32_t ui32Base);
Nextern void I2CMasterSlaveAddrSet(uint32_t ui32Base,
N                                  uint8_t ui8SlaveAddr,
N                                  bool bReceive);
X                                  _Bool bReceive);
Nextern uint32_t I2CSlaveDataGet(uint32_t ui32Base);
Nextern void I2CSlaveDataPut(uint32_t ui32Base, uint8_t ui8Data);
Nextern void I2CSlaveDisable(uint32_t ui32Base);
Nextern void I2CSlaveEnable(uint32_t ui32Base);
Nextern void I2CSlaveInit(uint32_t ui32Base, uint8_t ui8SlaveAddr);
Nextern void I2CSlaveAddressSet(uint32_t ui32Base, uint8_t ui8AddrNum,
N                                 uint8_t ui8SlaveAddr);
Nextern void I2CSlaveIntClear(uint32_t ui32Base);
Nextern void I2CSlaveIntDisable(uint32_t ui32Base);
Nextern void I2CSlaveIntEnable(uint32_t ui32Base);
Nextern void I2CSlaveIntClearEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void I2CSlaveIntDisableEx(uint32_t ui32Base,
N                                 uint32_t ui32IntFlags);
Nextern void I2CSlaveIntEnableEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern bool I2CSlaveIntStatus(uint32_t ui32Base, bool bMasked);
Xextern _Bool I2CSlaveIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern uint32_t I2CSlaveIntStatusEx(uint32_t ui32Base,
N                                      bool bMasked);
X                                      _Bool bMasked);
Nextern uint32_t I2CSlaveStatus(uint32_t ui32Base);
Nextern void I2CLoopbackEnable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_I2C_H__
L 21 "project.h" 2
N#include "driverlib/interrupt.h"
L 1 "driverlib/interrupt.h" 1
N//*****************************************************************************
N//
N// interrupt.h - Prototypes for the NVIC Interrupt Controller Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_INTERRUPT_H__
N#define __DRIVERLIB_INTERRUPT_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Macro to generate an interrupt priority mask based on the number of bits
N// of priority supported by the hardware.
N//
N//*****************************************************************************
N#define INT_PRIORITY_MASK       ((0xFF << (8 - NUM_PRIORITY_BITS)) & 0xFF)
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern bool IntMasterEnable(void);
Xextern _Bool IntMasterEnable(void);
Nextern bool IntMasterDisable(void);
Xextern _Bool IntMasterDisable(void);
Nextern void IntRegister(uint32_t ui32Interrupt, void (*pfnHandler)(void));
Nextern void IntUnregister(uint32_t ui32Interrupt);
Nextern void IntPriorityGroupingSet(uint32_t ui32Bits);
Nextern uint32_t IntPriorityGroupingGet(void);
Nextern void IntPrioritySet(uint32_t ui32Interrupt,
N                           uint8_t ui8Priority);
Nextern int32_t IntPriorityGet(uint32_t ui32Interrupt);
Nextern void IntEnable(uint32_t ui32Interrupt);
Nextern void IntDisable(uint32_t ui32Interrupt);
Nextern uint32_t IntIsEnabled(uint32_t ui32Interrupt);
Nextern void IntPendSet(uint32_t ui32Interrupt);
Nextern void IntPendClear(uint32_t ui32Interrupt);
Nextern void IntPriorityMaskSet(uint32_t ui32PriorityMask);
Nextern uint32_t IntPriorityMaskGet(void);
Nextern void IntTrigger(uint32_t ui32Interrupt);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_INTERRUPT_H__
L 22 "project.h" 2
N#include "driverlib/lcd.h"
L 1 "driverlib/lcd.h" 1
N//*****************************************************************************
N//
N// lcd.h - Defines and Macros for the LCD Controller module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_LCD_H__
N#define __DRIVERLIB_LCD_H__
N
N//*****************************************************************************
N//
N//! \addtogroup lcd_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! This macro can be used to convert a 24-bit RGB color value as used by the
N//! TivaWare Graphics Library into a 12-bit LCD controller color palette
N//! entry.
N//
N//*****************************************************************************
N#define PAL_FROM_RGB(ui32RGBColor) (((ui32RGBColor & 0xF0) >> 4) |            \
N                                    ((ui32RGBColor & 0xF000) >> 8) |          \
N                                    ((ui32RGBColor & 0xF00000) >> 12))
X#define PAL_FROM_RGB(ui32RGBColor) (((ui32RGBColor & 0xF0) >> 4) |                                                ((ui32RGBColor & 0xF000) >> 8) |                                              ((ui32RGBColor & 0xF00000) >> 12))
N
N//*****************************************************************************
N//
N//! This macro can be used to convert from time in microseconds to periods of
N//! the supplied clock in Hertz as required when setting up the LIDD and raster
N//! timing structures.  The calculation will round such that the number of
N//! cycles returned represents no longer a time than specified in the
N//! ui32Time_uS parameter.  Values of ui32Time_uS less than or equal to
N//! 4294967uS (4.29 seconds) are supported by the macro.  Larger values will
N//! cause arithmetic overflow and yield incorrect values.  It is further
N//! assumed that ui32ClockFreq is a non-zero multiple of 1000000 (1MHz).
N//
N//*****************************************************************************
N#define CYCLES_FROM_TIME_US(ui32ClockFreq, ui32Time_uS)                       \
N    (((ui32Time_uS) == 0) ? 0 :                                               \
N    (((ui32ClockFreq) / 1000000) * ((((ui32Time_uS) * 1000) - 1) / 1000)) + 1)
X#define CYCLES_FROM_TIME_US(ui32ClockFreq, ui32Time_uS)                           (((ui32Time_uS) == 0) ? 0 :                                                   (((ui32ClockFreq) / 1000000) * ((((ui32Time_uS) * 1000) - 1) / 1000)) + 1)
N
N//*****************************************************************************
N//
N//! This macro can be used to convert from time in nanoseconds to periods of
N//! the supplied clock in Hertz as required when setting up the LIDD and raster
N//! timing structures.  The calculation will round such that the number of
N//! cycles returned represents no longer a time than specified in the
N//! ui32Time_nS parameter.  Values of ui32Time_nS less than or equal to
N//! 35791394 (35.79 milliseconds) are supported by the macro.  Larger values
N//! will cause arithmetic overflow and yield incorrect values.  It is further
N//! assumed that ui32ClockFreq is a non-zero multiple of 1000000 (1MHz).
N//
N//*****************************************************************************
N#define CYCLES_FROM_TIME_NS(ui32ClockFreq, ui32Time_nS)                       \
N    (((ui32Time_nS) == 0) ? 0 :                                               \
N    ((((((ui32ClockFreq) / 1000000) * ((ui32Time_nS) - 1)) / 1000)) + 1))
X#define CYCLES_FROM_TIME_NS(ui32ClockFreq, ui32Time_nS)                           (((ui32Time_nS) == 0) ? 0 :                                                   ((((((ui32ClockFreq) / 1000000) * ((ui32Time_nS) - 1)) / 1000)) + 1))
N
N//*****************************************************************************
N//
N//! A structure containing timing parameters for the LIDD (LCD Interface
N//! Display Driver) interface.  This is used with the LCDIDDTimingSet function.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! Write Strobe Set-Up cycles.  When performing a write access, this
N    //! field defines the number of MCLK cycles that Data Bus/Pad Output
N    //! Enable, ALE, the Direction bit, and Chip Select have to be ready before
N    //! the Write Strobe is asserted.  Valid values are from 0 to 31.
N    //
N    uint8_t ui8WSSetup;
N
N    //
N    //! Write Strobe Duration cycles.  Field value defines the number of MCLK
N    //! cycles for which the Write Strobe is held active when performing a
N    //! write access.  Valid values are from 1 to 63.
N    //
N    uint8_t ui8WSDuration;
N
N    //
N    //! Write Strobe Hold cycles.  Field value defines the number of MCLK
N    //! cycles for which Data Bus/Pad Output Enable, ALE, the Direction bit,
N    //! and Chip Select are held after the Write Strobe is deasserted when
N    //! performing a write access.  Valid values are from 1 to 15.
N    //
N    uint8_t ui8WSHold;
N
N    //
N    //! Read Strobe Set-Up cycles.  When performing a read access, this field
N    //! defines the number of MCLK cycles that Data Bus/Pad Output Enable, ALE,
N    //! the Direction bit, and Chip Select have to be ready before the Read
N    //! Strobe is asserted.  Valid values are from 0 to 31.
N    //
N    uint8_t ui8RSSetup;
N
N    //
N    //! Read Strobe Duration cycles.  Field value defines the number of MCLK
N    //! cycles for which the Read Strobe is held active when performing a read
N    //! access.  Valid values are from 1 to 63.
N    //
N    uint8_t ui8RSDuration;
N
N    //
N    //! Read Strobe Hold cycles.  Field value defines the number of MCLK cycles
N    //! for which Data Bus/Pad Output Enable, ALE, the Direction bit, and Chip
N    //! Select are held after the Read Strobe is deasserted when performing a
N    //! read access.  Valid values are from 1 to 15.
N    //
N    uint8_t ui8RSHold;
N
N    //
N    //! Field value defines the number of MCLK cycles between the end of one
N    //! device access and the start of another device access using the same
N    //! Chip Select unless the two accesses are both Reads.  In this case,
N    //! this delay is not incurred.  Valid vales are from 1 to 4.
N    //
N    uint8_t ui8DelayCycles;
N}
NtLCDIDDTiming;
N
N//
N// Values which can be ORed together within the ui32Flags field of the
N// tLCDRasterTiming structure.
N//
N#define RASTER_TIMING_SYNCS_OPPOSITE_PIXCLK                                   \
N                                0x00000000
X#define RASTER_TIMING_SYNCS_OPPOSITE_PIXCLK                                                                   0x00000000
N#define RASTER_TIMING_SYNCS_ON_RISING_PIXCLK                                  \
N                                0x02000000
X#define RASTER_TIMING_SYNCS_ON_RISING_PIXCLK                                                                  0x02000000
N#define RASTER_TIMING_SYNCS_ON_FALLING_PIXCLK                                 \
N                                0x03000000
X#define RASTER_TIMING_SYNCS_ON_FALLING_PIXCLK                                                                 0x03000000
N#define RASTER_TIMING_ACTIVE_HIGH_OE                                          \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_OE                                                                          0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_OE                                           \
N                                0x00800000
X#define RASTER_TIMING_ACTIVE_LOW_OE                                                                           0x00800000
N#define RASTER_TIMING_ACTIVE_HIGH_PIXCLK                                      \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_PIXCLK                                                                      0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_PIXCLK                                       \
N                                0x00400000
X#define RASTER_TIMING_ACTIVE_LOW_PIXCLK                                                                       0x00400000
N#define RASTER_TIMING_ACTIVE_HIGH_HSYNC                                       \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_HSYNC                                                                       0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_HSYNC                                        \
N                                0x00200000
X#define RASTER_TIMING_ACTIVE_LOW_HSYNC                                                                        0x00200000
N#define RASTER_TIMING_ACTIVE_HIGH_VSYNC                                       \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_VSYNC                                                                       0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_VSYNC                                        \
N                                0x00100000
X#define RASTER_TIMING_ACTIVE_LOW_VSYNC                                                                        0x00100000
N
N//
N//! A structure containing timing parameters for the raster interface.  This is
N//! used with the LCDRasterTimingSet function.
N//
Ntypedef struct
N{
N    //
N    //! Flags configuring the polarity and active edges of the various signals
N    //! in the raster interface.  This field is comprised of a logical OR of
N    //! the labels with prefix  ``RASTER_TIMING_''.
N    //
N    uint32_t ui32Flags;
N
N    //
N    //! The number of pixels contained within each line on the LCD display.
N    //! Valid values are multiple of 16 less than or equal to 2048.
N    //
N    uint16_t ui16PanelWidth;
N
N    //
N    //! The number of lines on the LCD display.  Valid values are from 1 to
N    //! 2048.
N    //
N    uint16_t ui16PanelHeight;
N
N    //
N    //! A value from 1 to 1024 that specifies the number of pixel clock periods
N    //! to add to the end of each line after active video has ended.
N    //
N    uint16_t ui16HFrontPorch;
N
N    //
N    //! A value from 1 to 1024 that specifies the number of pixel clock periods
N    //! to add to the beginning of a line before active video is asserted.
N    //
N    uint16_t ui16HBackPorch;
N
N    //
N    //! A value from 1 to 1024 that specifies the number of pixel clock periods
N    //! to pulse the line clock at the end of each line.
N    //
N    uint16_t ui16HSyncWidth;
N
N    //
N    //! A value from 0 to 255 that specifies the number of line clock periods
N    //! to add to the end of each frame after the last active line.
N    //
N    uint8_t ui8VFrontPorch;
N
N    //
N    //! A value from 0 to 255 that specifies the number of line clock periods
N    //! to add to the beginning of a frame before the first active line is
N    //! output to the display.
N    //
N    uint8_t ui8VBackPorch;
N
N    //
N    //! In active mode, a value from 1 to 64 that specifies the number of
N    //! line clock periods to set the lcd_fp pin active at the end of each
N    //! frame after the vertical front porch period elapses.  The number of
N    //! The frame clock is used as the VSYNC signal in active mode.
N    //!
N    //! In passive mode, a value from 1 to 64 that specifies the number of
N    //! extra line clock periods to insert after the vertical front porch
N    //! period has elapsed.  Note that the width of lcd_fp is not affected by
N    //! this value in passive mode.
N    //
N    uint8_t ui8VSyncWidth;
N
N    //
N    //! A value from 0 to 255 that specifies the number of line clocks to
N    //! count before transitioning the AC Bias pin.  This pin is used to
N    //! periodically invert the polarity of the power supply to prevent DC
N    //! charge build-up within the display.
N    //
N    uint8_t ui8ACBiasLineCount;
N}
NtLCDRasterTiming;
N
N//*****************************************************************************
N//
N// Possible values for the ui8Mode parameter to LCDModeSet().  The label
N// LCD_MODE_AUTO_UFLOW_RESTART may be ORed with either of the other two.
N//
N//*****************************************************************************
N#define LCD_MODE_LIDD           ((uint8_t)0x00)
N#define LCD_MODE_RASTER         ((uint8_t)0x01)
N#define LCD_MODE_AUTO_UFLOW_RESTART                                           \
N                                ((uint8_t)0x02)
X#define LCD_MODE_AUTO_UFLOW_RESTART                                                                           ((uint8_t)0x02)
N
N//*****************************************************************************
N//
N// Values used to construct the ui32Config parameter to LCDIDDConfigSet().
N//
N//*****************************************************************************
N#define LIDD_CONFIG_SYNC_MPU68  0x00000000
N#define LIDD_CONFIG_ASYNC_MPU68 0x00000001
N#define LIDD_CONFIG_SYNC_MPU80  0x00000002
N#define LIDD_CONFIG_ASYNC_MPU80 0x00000003
N#define LIDD_CONFIG_ASYNC_HITACHI                                             \
N                                0x00000004
X#define LIDD_CONFIG_ASYNC_HITACHI                                                                             0x00000004
N#define LIDD_CONFIG_INVERT_ALE  0x00000008
N#define LIDD_CONFIG_INVERT_RS_EN                                              \
N                                0x00000010
X#define LIDD_CONFIG_INVERT_RS_EN                                                                              0x00000010
N#define LIDD_CONFIG_INVERT_WS_DIR                                             \
N                                0x00000020
X#define LIDD_CONFIG_INVERT_WS_DIR                                                                             0x00000020
N#define LIDD_CONFIG_INVERT_CS0  0x00000040
N#define LIDD_CONFIG_INVERT_CS1  0x00000080
N
N//*****************************************************************************
N//
N// Values used to construct the ui32Config parameter to
N// LCDRasterConfigSet().  Valid parameters contain one of the RASTER_FMT_xxx
N// labels optionally ORed with the other flags.  Only one of
N// RASTER_LOAD_DATA_ONLY and RASTER_LOAD_PALETTE_ONLY may be specified (if
N// neither is specified, the controller will load both palette and data when
N// scanning out the frame buffer).
N//
N//*****************************************************************************
N#define RASTER_FMT_ACTIVE_24BPP_PACKED                                        \
N                                0x02000080
X#define RASTER_FMT_ACTIVE_24BPP_PACKED                                                                        0x02000080
N#define RASTER_FMT_ACTIVE_24BPP_UNPACKED                                      \
N                                0x06000080
X#define RASTER_FMT_ACTIVE_24BPP_UNPACKED                                                                      0x06000080
N#define RASTER_FMT_ACTIVE_PALETTIZED_12BIT                                    \
N                                0x00000080
X#define RASTER_FMT_ACTIVE_PALETTIZED_12BIT                                                                    0x00000080
N#define RASTER_FMT_ACTIVE_PALETTIZED_16BIT                                    \
N                                0x00800080
X#define RASTER_FMT_ACTIVE_PALETTIZED_16BIT                                                                    0x00800080
N#define RASTER_FMT_PASSIVE_MONO_4PIX                                          \
N                                0x00000002
X#define RASTER_FMT_PASSIVE_MONO_4PIX                                                                          0x00000002
N#define RASTER_FMT_PASSIVE_MONO_8PIX                                          \
N                                0x00000202
X#define RASTER_FMT_PASSIVE_MONO_8PIX                                                                          0x00000202
N#define RASTER_FMT_PASSIVE_PALETTIZED                                         \
N                                0x00000000
X#define RASTER_FMT_PASSIVE_PALETTIZED                                                                         0x00000000
N#define RASTER_FMT_PASSIVE_COLOR_12BIT                                        \
N                                0x00000000
X#define RASTER_FMT_PASSIVE_COLOR_12BIT                                                                        0x00000000
N#define RASTER_FMT_PASSIVE_COLOR_16BIT                                        \
N                                0x01000000
X#define RASTER_FMT_PASSIVE_COLOR_16BIT                                                                        0x01000000
N#define RASTER_ACTVID_DURING_BLANK                                            \
N                                0x08000000
X#define RASTER_ACTVID_DURING_BLANK                                                                            0x08000000
N#define RASTER_NIBBLE_MODE_ENABLED                                            \
N                                0x00400000
X#define RASTER_NIBBLE_MODE_ENABLED                                                                            0x00400000
N#define RASTER_LOAD_DATA_ONLY   0x00200000
N#define RASTER_LOAD_PALETTE_ONLY                                              \
N                                0x00100000
X#define RASTER_LOAD_PALETTE_ONLY                                                                              0x00100000
N#define RASTER_READ_ORDER_REVERSED                                            \
N                                0x00000100
X#define RASTER_READ_ORDER_REVERSED                                                                            0x00000100
N
N//*****************************************************************************
N//
N// Interrupt sources for the LCD controller.  These may be ORed together and
N// passed to LCDIntEnable(), LCDIntDisable() and LCDIntClear().  They are also
N// returned by LCDIntStatus().
N//
N//*****************************************************************************
N#define LCD_INT_DMA_DONE        0x00000001
N#define LCD_INT_RASTER_FRAME_DONE                                             \
N                                0x00000002
X#define LCD_INT_RASTER_FRAME_DONE                                                                             0x00000002
N#define LCD_INT_SYNC_LOST       0x00000004
N#define LCD_INT_AC_BIAS_CNT     0x00000008
N#define LCD_INT_UNDERFLOW       0x00000020
N#define LCD_INT_PAL_LOAD        0x00000040
N#define LCD_INT_EOF0            0x00000100
N#define LCD_INT_EOF1            0x00000200
N
N//*****************************************************************************
N//
N// Configuration values used with LCDDMAConfigSet().
N//
N//*****************************************************************************
N#define LCD_DMA_FIFORDY_8_WORDS 0x00000000
N#define LCD_DMA_FIFORDY_16_WORDS                                              \
N                                0x00000100
X#define LCD_DMA_FIFORDY_16_WORDS                                                                              0x00000100
N#define LCD_DMA_FIFORDY_32_WORDS                                              \
N                                0x00000200
X#define LCD_DMA_FIFORDY_32_WORDS                                                                              0x00000200
N#define LCD_DMA_FIFORDY_64_WORDS                                              \
N                                0x00000300
X#define LCD_DMA_FIFORDY_64_WORDS                                                                              0x00000300
N#define LCD_DMA_FIFORDY_128_WORDS                                             \
N                                0x00000400
X#define LCD_DMA_FIFORDY_128_WORDS                                                                             0x00000400
N#define LCD_DMA_FIFORDY_256_WORDS                                             \
N                                0x00000500
X#define LCD_DMA_FIFORDY_256_WORDS                                                                             0x00000500
N#define LCD_DMA_FIFORDY_512_WORDS                                             \
N                                0x00000600
X#define LCD_DMA_FIFORDY_512_WORDS                                                                             0x00000600
N#define LCD_DMA_BURST_1         0x00000010
N#define LCD_DMA_BURST_2         0x00000010
N#define LCD_DMA_BURST_4         0x00000020
N#define LCD_DMA_BURST_8         0x00000030
N#define LCD_DMA_BURST_16        0x00000040
N#define LCD_DMA_BYTE_ORDER_0123 0x00000000
N#define LCD_DMA_BYTE_ORDER_1023 0x00000008
N#define LCD_DMA_BYTE_ORDER_3210 0x00000002
N#define LCD_DMA_BYTE_ORDER_2301 0x0000000A
N#define LCD_DMA_PING_PONG       0x00000001
N
N//*****************************************************************************
N//
N// Type values used with LCDRasterPaletteSet().
N//
N//*****************************************************************************
N#define LCD_PALETTE_TYPE_1BPP   0x00000000
N#define LCD_PALETTE_TYPE_2BPP   0x00001000
N#define LCD_PALETTE_TYPE_4BPP   0x00002000
N#define LCD_PALETTE_TYPE_8BPP   0x00003000
N#define LCD_PALETTE_TYPE_DIRECT 0x00004000
N#define LCD_PALETTE_SRC_24BIT   0x80000000
N
N//*****************************************************************************
N//
N// Flags used in the ui32Clocks parameter to LCDClockReset().
N//
N//*****************************************************************************
N#define LCD_CLOCK_MAIN          0x00000008
N#define LCD_CLOCK_DMA           0x00000004
N#define LCD_CLOCK_LIDD          0x00000002
N#define LCD_CLOCK_CORE          0x00000001
N
N//*****************************************************************************
N//
N// Flags used in with LCDSubPanelConfigSet().
N//
N//*****************************************************************************
N#define LCD_SUBPANEL_AT_TOP     0x20000000
N#define LCD_SUBPANEL_AT_BOTTOM  0x00000000
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Function Prototypes.
N//
N//*****************************************************************************
Nextern uint32_t LCDModeSet(uint32_t ui32Base, uint8_t ui8Mode,
N                           uint32_t ui32PixClk, uint32_t ui32SysClk);
Nextern void LCDClockReset(uint32_t ui32Base, uint32_t ui32Clocks);
Nextern void LCDIDDConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void LCDIDDTimingSet(uint32_t ui32Base, uint32_t ui32CS,
N                            const tLCDIDDTiming *pTiming);
Nextern void LCDIDDDMADisable(uint32_t ui32Base);
Nextern void LCDIDDCommandWrite(uint32_t ui32Base, uint32_t ui32CS,
N                               uint16_t ui16Cmd);
Nextern void LCDIDDDataWrite(uint32_t ui32Base, uint32_t ui32CS,
N                            uint16_t ui16Data);
Nextern void LCDIDDIndexedWrite(uint32_t ui32Base, uint32_t ui32CS,
N                               uint16_t ui16Addr, uint16_t ui16Data);
Nextern uint16_t LCDIDDStatusRead(uint32_t ui32Base, uint32_t ui32CS);
Nextern uint16_t LCDIDDDataRead(uint32_t ui32Base, uint32_t ui32CS);
Nextern uint16_t LCDIDDIndexedRead(uint32_t ui32Base, uint32_t ui32CS,
N                                  uint16_t ui16Addr);
Nextern void LCDIDDDMAWrite(uint32_t ui32Base, uint32_t ui32CS,
N                           const uint32_t *pui32Data, uint32_t ui32Count);
Nextern void LCDRasterConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                               uint8_t ui8PalLoadDelay);
Nextern void LCDRasterTimingSet(uint32_t ui32Base,
N                               const tLCDRasterTiming *pTiming);
Nextern void LCDRasterACBiasIntCountSet(uint32_t ui32Base, uint8_t ui8Count);
Nextern void LCDRasterEnable(uint32_t ui32Base);
Nextern bool LCDRasterEnabled(uint32_t ui32Base);
Xextern _Bool LCDRasterEnabled(uint32_t ui32Base);
Nextern void LCDRasterDisable(uint32_t ui32Base);
Nextern void LCDRasterSubPanelConfigSet(uint32_t ui32Base, uint32_t ui32Flags,
N                                       uint32_t ui32BottomLines,
N                                       uint32_t ui32DefaultPixel);
Nextern void LCDRasterSubPanelEnable(uint32_t ui32Base);
Nextern void LCDRasterSubPanelDisable(uint32_t ui32Base);
Nextern void LCDDMAConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void LCDRasterPaletteSet(uint32_t ui32Base, uint32_t ui32Type,
N                                uint32_t *pui32PalAddr,
N                                const uint32_t *pui32SrcColors,
N                                uint32_t ui32Start,
N                                uint32_t ui32Count);
Nextern void LCDRasterFrameBufferSet(uint32_t ui32Base, uint8_t ui8Buffer,
N                                    uint32_t *pui32Addr,
N                                    uint32_t ui32NumBytes);
Nextern void LCDIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void LCDIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t LCDIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t LCDIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void LCDIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void LCDIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void LCDIntUnregister(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_LCD_H__
L 23 "project.h" 2
N#include "driverlib/mpu.h"
L 1 "driverlib/mpu.h" 1
N//*****************************************************************************
N//
N// mpu.h - Defines and Macros for the memory protection unit.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_MPU_H__
N#define __DRIVERLIB_MPU_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Flags that can be passed to MPUEnable.
N//
N//*****************************************************************************
N#define MPU_CONFIG_PRIV_DEFAULT     4
N#define MPU_CONFIG_HARDFLT_NMI      2
N#define MPU_CONFIG_NONE             0
N
N//*****************************************************************************
N//
N// Flags for the region size to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_RGN_SIZE_32B            (4 << 1)
N#define MPU_RGN_SIZE_64B            (5 << 1)
N#define MPU_RGN_SIZE_128B           (6 << 1)
N#define MPU_RGN_SIZE_256B           (7 << 1)
N#define MPU_RGN_SIZE_512B           (8 << 1)
N
N#define MPU_RGN_SIZE_1K             (9 << 1)
N#define MPU_RGN_SIZE_2K             (10 << 1)
N#define MPU_RGN_SIZE_4K             (11 << 1)
N#define MPU_RGN_SIZE_8K             (12 << 1)
N#define MPU_RGN_SIZE_16K            (13 << 1)
N#define MPU_RGN_SIZE_32K            (14 << 1)
N#define MPU_RGN_SIZE_64K            (15 << 1)
N#define MPU_RGN_SIZE_128K           (16 << 1)
N#define MPU_RGN_SIZE_256K           (17 << 1)
N#define MPU_RGN_SIZE_512K           (18 << 1)
N
N#define MPU_RGN_SIZE_1M             (19 << 1)
N#define MPU_RGN_SIZE_2M             (20 << 1)
N#define MPU_RGN_SIZE_4M             (21 << 1)
N#define MPU_RGN_SIZE_8M             (22 << 1)
N#define MPU_RGN_SIZE_16M            (23 << 1)
N#define MPU_RGN_SIZE_32M            (24 << 1)
N#define MPU_RGN_SIZE_64M            (25 << 1)
N#define MPU_RGN_SIZE_128M           (26 << 1)
N#define MPU_RGN_SIZE_256M           (27 << 1)
N#define MPU_RGN_SIZE_512M           (28 << 1)
N
N#define MPU_RGN_SIZE_1G             (29 << 1)
N#define MPU_RGN_SIZE_2G             (30 << 1)
N#define MPU_RGN_SIZE_4G             (31 << 1)
N
N//*****************************************************************************
N//
N// Flags for the permissions to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_RGN_PERM_EXEC           0x00000000
N#define MPU_RGN_PERM_NOEXEC         0x10000000
N#define MPU_RGN_PERM_PRV_NO_USR_NO  0x00000000
N#define MPU_RGN_PERM_PRV_RW_USR_NO  0x01000000
N#define MPU_RGN_PERM_PRV_RW_USR_RO  0x02000000
N#define MPU_RGN_PERM_PRV_RW_USR_RW  0x03000000
N#define MPU_RGN_PERM_PRV_RO_USR_NO  0x05000000
N#define MPU_RGN_PERM_PRV_RO_USR_RO  0x06000000
N
N//*****************************************************************************
N//
N// Flags for the sub-region to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_SUB_RGN_DISABLE_0       0x00000100
N#define MPU_SUB_RGN_DISABLE_1       0x00000200
N#define MPU_SUB_RGN_DISABLE_2       0x00000400
N#define MPU_SUB_RGN_DISABLE_3       0x00000800
N#define MPU_SUB_RGN_DISABLE_4       0x00001000
N#define MPU_SUB_RGN_DISABLE_5       0x00002000
N#define MPU_SUB_RGN_DISABLE_6       0x00004000
N#define MPU_SUB_RGN_DISABLE_7       0x00008000
N
N//*****************************************************************************
N//
N// Flags to enable or disable a region, to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_RGN_ENABLE              1
N#define MPU_RGN_DISABLE             0
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void MPUEnable(uint32_t ui32MPUConfig);
Nextern void MPUDisable(void);
Nextern uint32_t MPURegionCountGet(void);
Nextern void MPURegionEnable(uint32_t ui32Region);
Nextern void MPURegionDisable(uint32_t ui32Region);
Nextern void MPURegionSet(uint32_t ui32Region, uint32_t ui32Addr,
N                         uint32_t ui32Flags);
Nextern void MPURegionGet(uint32_t ui32Region, uint32_t *pui32Addr,
N                         uint32_t *pui32Flags);
Nextern void MPUIntRegister(void (*pfnHandler)(void));
Nextern void MPUIntUnregister(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_MPU_H__
L 24 "project.h" 2
N#include "driverlib/onewire.h"
L 1 "driverlib/onewire.h" 1
N//*****************************************************************************
N//
N// onewire.h - Prototypes for the OneWire Driver.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ONEWIRE_H__
N#define __DRIVERLIB_ONEWIRE_H__
N
N//*****************************************************************************
N//
N//! \addtogroup onewire_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Defines used in the OneWireInit() function call.
N//
N//*****************************************************************************
N
N//
N// This define is used in initialization to request standard speed bus
N// timings.  This is the default.
N//
N#define ONEWIRE_INIT_SPD_STD    0x00000000
N
N//
N// This define is used in initialization to request overdrive speed bus
N// timings.
N//
N#define ONEWIRE_INIT_SPD_OD     0x00000020
N
N//
N// This define is used in initialization to request standard read sampling
N// timing (2us for ONEWIRE_INIT_SPD_OD and 16us for ONEWIRE_INIT_SPD_STD).
N// This is the default.
N//
N#define ONEWIRE_INIT_READ_STD   0x00000000
N
N//
N// This define is used in initialization to request late read sampling
N// timing (7us for ONEWIRE_INIT_SPD_OD and 50us for ONEWIRE_INIT_SPD_STD).
N//
N#define ONEWIRE_INIT_READ_LATE  0x00000040
N
N//
N// This define is used in initialization to request a standard
N// Answer-to-Reset (presence detect) monitor.  This is the default.
N//
N#define ONEWIRE_INIT_ATR        0x00000000
N
N//
N// This define is used in initialization to request no Answer-to-Reset
N// (presence detect) monitor.  The module will delay operations after a bus
N// reset for the expected presence detect period in this case.
N//
N#define ONEWIRE_INIT_NO_ATR     0x00000080
N
N//
N// This define is used in initialization to request standard signal polarity
N// on the 1-Wire bus (pin is driven low to drive bus low).  This is the
N// default.
N//
N#define ONEWIRE_INIT_STD_POL    0x00000000
N
N//
N// This define is used in initialization to request alternate signal polarity
N// on the 1-Wire bus (pin is driven high to drive bus low).
N//
N#define ONEWIRE_INIT_ALT_POL    0x40000000
N
N//
N// This define is used in initialization to request normal 1-Wire operational
N// mode.  This is the default.
N//
N#define ONEWIRE_INIT_1_WIRE_CFG 0x00000000
N
N//
N// This define is used in initialization to request a 2 pin operational
N// mode where one pin is used exclusively for TX operations and the other
N// for RX.
N//
N#define ONEWIRE_INIT_2_WIRE_CFG 0x80000000
N
N//*****************************************************************************
N//
N// Defines for bus status conditions.  These values can be returned by
N// OneWireBusStatus().
N//
N//*****************************************************************************
N
N//
N// This will be set if the bus is busy handling a Read, Write or
N// Reset activity.
N//
N#define ONEWIRE_BUS_STATUS_BUSY 0x00000100
N
N//
N// This will be set if the module did not detect any slave presence pulses
N// after a bus reset.
N//
N#define ONEWIRE_BUS_STATUS_NO_SLAVE                                           \
N                                0x00000200
X#define ONEWIRE_BUS_STATUS_NO_SLAVE                                                                           0x00000200
N
N//
N// This will be set if the bus is being held low outside of a normal Read,
N// Write or Reset activity.
N//
N#define ONEWIRE_BUS_STATUS_STUCK                                              \
N                                0x00000400
X#define ONEWIRE_BUS_STATUS_STUCK                                                                              0x00000400
N
N//*****************************************************************************
N//
N// OneWire operation modes used with OneWireTransaction().
N//
N//*****************************************************************************
N
N//
N// This mode flag indicates a single reset should be issued prior to a write
N// and/or read operation.
N//
N#define ONEWIRE_OP_RESET        0x00000001
N
N//
N// This mode flag indicates a read operation.
N//
N#define ONEWIRE_OP_READ         0x00000002
N
N//
N// This mode flag indicates a write operation.
N//
N#define ONEWIRE_OP_WRITE        0x00000004
N
N//*****************************************************************************
N//
N// OneWire DMA used with OneWireDMAEnable().
N//
N//*****************************************************************************
N
N//
N// This indicates the DMA should issue a 1-Wire bus reset before starting.
N//
N#define ONEWIRE_DMA_BUS_RESET   0x00000001
N
N//
N// The DMA operation will be a single Read after each module transaction.
N//
N#define ONEWIRE_DMA_OP_READ     0x00000002
N
N//
N// The DMA will write values to the 1-Wire interface as each previous DMA
N// write operation completes.
N//
N#define ONEWIRE_DMA_OP_MULTI_WRITE                                            \
N                                0x00000004
X#define ONEWIRE_DMA_OP_MULTI_WRITE                                                                            0x00000004
N
N//
N// The DMA will read values from the 1-Wire interface as each previous DMA
N// read operation completes.
N//
N#define ONEWIRE_DMA_OP_MULTI_READ                                             \
N                                0x00000006
X#define ONEWIRE_DMA_OP_MULTI_READ                                                                             0x00000006
N
N//
N// This Scatter Gather DMA mode is paired with ONEWIRE_DMA_OP_READ to instruct
N// the 1-Wire DMA to initiate an operation at the start of and then on each
N// transition completion thereafter.
N//
N#define ONEWIRE_DMA_MODE_SG     0x00000008
N
N//
N// DMA expects a Read/Write bus operation size of 8 bits.  This should match
N// the uDMA channel setup.
N//
N#define ONEWIRE_DMA_OP_SZ_8     0x00000000
N
N//
N// DMA expects a Read/Write bus operation size of 16 bits.  This should match
N// the uDMA channel setup.
N//
N#define ONEWIRE_DMA_OP_SZ_16    0x00000800
N
N//
N// DMA expects a Read/Write bus operation size of 32 bits.  This should match
N// the uDMA channel setup.
N//
N#define ONEWIRE_DMA_OP_SZ_32    0x00001800
N
N//*****************************************************************************
N//
N// OneWire interrupt defines.  Use in calls to OneWireIntEnable(),
N// OneWireIntDisable(), OneWireIntClear() and returned by OneWireIntStatus().
N//
N//*****************************************************************************
N
N//
N// This interrupt indicates a bus reset has just completed.
N//
N#define ONEWIRE_INT_RESET_DONE  0x00000001
N
N//
N// The interrupt indicates a Read or Write master initiated operation
N// has just completed.
N//
N#define ONEWIRE_INT_OP_DONE     0x00000002
N
N//
N// This interrupt indicates that no presence detect was signaled by a slave
N// on the bus after a reset.
N//
N#define ONEWIRE_INT_NO_SLAVE    0x00000004
N
N//
N// This interrupt indicates the bus is being held low outside of normal
N// operations.
N//
N#define ONEWIRE_INT_STUCK       0x00000008
N
N//
N// This interrupt indicates a OneWire DMA operation has completed.
N//
N#define ONEWIRE_INT_DMA_DONE    0x00000010
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void OneWireBusReset(uint32_t ui32Base);
Nextern uint32_t OneWireBusStatus(uint32_t ui32Base);
Nextern void OneWireDataGet(uint32_t u3i2Base, uint32_t *pui32Data);
Nextern bool OneWireDataGetNonBlocking(uint32_t ui32Base, uint32_t *pui32Data);
Xextern _Bool OneWireDataGetNonBlocking(uint32_t ui32Base, uint32_t *pui32Data);
Nextern void OneWireDMADisable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void OneWireDMAEnable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void OneWireInit(uint32_t ui32Base, uint32_t ui32InitFlags);
Nextern void OneWireIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void OneWireIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void OneWireIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void OneWireIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void OneWireIntUnregister(uint32_t ui32Base);
Nextern uint32_t OneWireIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t OneWireIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void OneWireTransaction(uint32_t ui32Base, uint32_t ui32OpFlags,
N                               uint32_t ui32Data, uint32_t ui32BitCnt);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_ONEWIRE_H__
L 25 "project.h" 2
N#include "driverlib/pin_map.h"
L 1 "driverlib/pin_map.h" 1
N//*****************************************************************************
N//
N// pin_map.h - Mapping of peripherals to pins for all parts.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_PIN_MAP_H__
N#define __DRIVERLIB_PIN_MAP_H__
N
N//*****************************************************************************
N//
N// TM4C1230C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230C3PM
N
N//*****************************************************************************
N//
N// TM4C1230D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230D5PM
N
N//*****************************************************************************
N//
N// TM4C1230E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230E6PM
N
N//*****************************************************************************
N//
N// TM4C1230H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230H6PM
N
N//*****************************************************************************
N//
N// TM4C1231C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231C3PM
N
N//*****************************************************************************
N//
N// TM4C1231D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231D5PM
N
N//*****************************************************************************
N//
N// TM4C1231D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231D5PZ
N
N//*****************************************************************************
N//
N// TM4C1231E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231E6PM
N
N//*****************************************************************************
N//
N// TM4C1231E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231E6PZ
N
N//*****************************************************************************
N//
N// TM4C1231H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231H6PM
N
N//*****************************************************************************
N//
N// TM4C1231H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231H6PZ
N
N//*****************************************************************************
N//
N// TM4C1232C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232C3PM
N
N//*****************************************************************************
N//
N// TM4C1232D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232D5PM
N
N//*****************************************************************************
N//
N// TM4C1232E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232E6PM
N
N//*****************************************************************************
N//
N// TM4C1232H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232H6PM
N
N//*****************************************************************************
N//
N// TM4C1233C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233C3PM
N
N//*****************************************************************************
N//
N// TM4C1233D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233D5PM
N
N//*****************************************************************************
N//
N// TM4C1233D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233D5PZ
N
N//*****************************************************************************
N//
N// TM4C1233E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233E6PM
N
N//*****************************************************************************
N//
N// TM4C1233E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233E6PZ
N
N//*****************************************************************************
N//
N// TM4C1233H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233H6PM
N
N//*****************************************************************************
N//
N// TM4C1233H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233H6PZ
N
N//*****************************************************************************
N//
N// TM4C1236D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236D5PM
N
N//*****************************************************************************
N//
N// TM4C1236E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236E6PM
N
N//*****************************************************************************
N//
N// TM4C1236H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236H6PM
N
N//*****************************************************************************
N//
N// TM4C1237D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237D5PM
N
N//*****************************************************************************
N//
N// TM4C1237D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237D5PZ
N
N//*****************************************************************************
N//
N// TM4C1237E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237E6PM
N
N//*****************************************************************************
N//
N// TM4C1237E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237E6PZ
N
N//*****************************************************************************
N//
N// TM4C1237H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237H6PM
N
N//*****************************************************************************
N//
N// TM4C1237H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237H6PZ
N
N//*****************************************************************************
N//
N// TM4C123AE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123AE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C123AE6PM
N
N//*****************************************************************************
N//
N// TM4C123AH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123AH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C123AH6PM
N
N//*****************************************************************************
N//
N// TM4C123BE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C123BE6PM
N
N//*****************************************************************************
N//
N// TM4C123BE6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BE6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123BE6PZ
N
N//*****************************************************************************
N//
N// TM4C123BH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C123BH6PM
N
N//*****************************************************************************
N//
N// TM4C123BH6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123BH6PZ
N
N//*****************************************************************************
N//
N// TM4C123FE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123FE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C123FE6PM
N
N//*****************************************************************************
N//
N// TM4C123FH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123FH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C123FH6PM
N
N//*****************************************************************************
N//
N// TM4C123GE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C123GE6PM
N
N//*****************************************************************************
N//
N// TM4C123GE6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GE6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123GE6PZ
N
N//*****************************************************************************
N//
N// TM4C123GH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PM
N
N#define GPIO_PA0_U0RX           0x00000001
N#define GPIO_PA0_CAN1RX         0x00000008
N
N#define GPIO_PA1_U0TX           0x00000401
N#define GPIO_PA1_CAN1TX         0x00000408
N
N#define GPIO_PA2_SSI0CLK        0x00000802
N
N#define GPIO_PA3_SSI0FSS        0x00000C02
N
N#define GPIO_PA4_SSI0RX         0x00001002
N
N#define GPIO_PA5_SSI0TX         0x00001402
N
N#define GPIO_PA6_I2C1SCL        0x00001803
N#define GPIO_PA6_M1PWM2         0x00001805
N
N#define GPIO_PA7_I2C1SDA        0x00001C03
N#define GPIO_PA7_M1PWM3         0x00001C05
N
N#define GPIO_PB0_U1RX           0x00010001
N#define GPIO_PB0_T2CCP0         0x00010007
N
N#define GPIO_PB1_U1TX           0x00010401
N#define GPIO_PB1_T2CCP1         0x00010407
N
N#define GPIO_PB2_I2C0SCL        0x00010803
N#define GPIO_PB2_T3CCP0         0x00010807
N
N#define GPIO_PB3_I2C0SDA        0x00010C03
N#define GPIO_PB3_T3CCP1         0x00010C07
N
N#define GPIO_PB4_SSI2CLK        0x00011002
N#define GPIO_PB4_M0PWM2         0x00011004
N#define GPIO_PB4_T1CCP0         0x00011007
N#define GPIO_PB4_CAN0RX         0x00011008
N
N#define GPIO_PB5_SSI2FSS        0x00011402
N#define GPIO_PB5_M0PWM3         0x00011404
N#define GPIO_PB5_T1CCP1         0x00011407
N#define GPIO_PB5_CAN0TX         0x00011408
N
N#define GPIO_PB6_SSI2RX         0x00011802
N#define GPIO_PB6_M0PWM0         0x00011804
N#define GPIO_PB6_T0CCP0         0x00011807
N
N#define GPIO_PB7_SSI2TX         0x00011C02
N#define GPIO_PB7_M0PWM1         0x00011C04
N#define GPIO_PB7_T0CCP1         0x00011C07
N
N#define GPIO_PC0_TCK            0x00020001
N#define GPIO_PC0_SWCLK          0x00020001
N#define GPIO_PC0_T4CCP0         0x00020007
N
N#define GPIO_PC1_TMS            0x00020401
N#define GPIO_PC1_SWDIO          0x00020401
N#define GPIO_PC1_T4CCP1         0x00020407
N
N#define GPIO_PC2_TDI            0x00020801
N#define GPIO_PC2_T5CCP0         0x00020807
N
N#define GPIO_PC3_SWO            0x00020C01
N#define GPIO_PC3_TDO            0x00020C01
N#define GPIO_PC3_T5CCP1         0x00020C07
N
N#define GPIO_PC4_U4RX           0x00021001
N#define GPIO_PC4_U1RX           0x00021002
N#define GPIO_PC4_M0PWM6         0x00021004
N#define GPIO_PC4_IDX1           0x00021006
N#define GPIO_PC4_WT0CCP0        0x00021007
N#define GPIO_PC4_U1RTS          0x00021008
N
N#define GPIO_PC5_U4TX           0x00021401
N#define GPIO_PC5_U1TX           0x00021402
N#define GPIO_PC5_M0PWM7         0x00021404
N#define GPIO_PC5_PHA1           0x00021406
N#define GPIO_PC5_WT0CCP1        0x00021407
N#define GPIO_PC5_U1CTS          0x00021408
N
N#define GPIO_PC6_U3RX           0x00021801
N#define GPIO_PC6_PHB1           0x00021806
N#define GPIO_PC6_WT1CCP0        0x00021807
N#define GPIO_PC6_USB0EPEN       0x00021808
N
N#define GPIO_PC7_U3TX           0x00021C01
N#define GPIO_PC7_WT1CCP1        0x00021C07
N#define GPIO_PC7_USB0PFLT       0x00021C08
N
N#define GPIO_PD0_SSI3CLK        0x00030001
N#define GPIO_PD0_SSI1CLK        0x00030002
N#define GPIO_PD0_I2C3SCL        0x00030003
N#define GPIO_PD0_M0PWM6         0x00030004
N#define GPIO_PD0_M1PWM0         0x00030005
N#define GPIO_PD0_WT2CCP0        0x00030007
N
N#define GPIO_PD1_SSI3FSS        0x00030401
N#define GPIO_PD1_SSI1FSS        0x00030402
N#define GPIO_PD1_I2C3SDA        0x00030403
N#define GPIO_PD1_M0PWM7         0x00030404
N#define GPIO_PD1_M1PWM1         0x00030405
N#define GPIO_PD1_WT2CCP1        0x00030407
N
N#define GPIO_PD2_SSI3RX         0x00030801
N#define GPIO_PD2_SSI1RX         0x00030802
N#define GPIO_PD2_M0FAULT0       0x00030804
N#define GPIO_PD2_WT3CCP0        0x00030807
N#define GPIO_PD2_USB0EPEN       0x00030808
N
N#define GPIO_PD3_SSI3TX         0x00030C01
N#define GPIO_PD3_SSI1TX         0x00030C02
N#define GPIO_PD3_IDX0           0x00030C06
N#define GPIO_PD3_WT3CCP1        0x00030C07
N#define GPIO_PD3_USB0PFLT       0x00030C08
N
N#define GPIO_PD4_U6RX           0x00031001
N#define GPIO_PD4_WT4CCP0        0x00031007
N
N#define GPIO_PD5_U6TX           0x00031401
N#define GPIO_PD5_WT4CCP1        0x00031407
N
N#define GPIO_PD6_U2RX           0x00031801
N#define GPIO_PD6_M0FAULT0       0x00031804
N#define GPIO_PD6_PHA0           0x00031806
N#define GPIO_PD6_WT5CCP0        0x00031807
N
N#define GPIO_PD7_U2TX           0x00031C01
N#define GPIO_PD7_PHB0           0x00031C06
N#define GPIO_PD7_WT5CCP1        0x00031C07
N#define GPIO_PD7_NMI            0x00031C08
N
N#define GPIO_PE0_U7RX           0x00040001
N
N#define GPIO_PE1_U7TX           0x00040401
N
N#define GPIO_PE4_U5RX           0x00041001
N#define GPIO_PE4_I2C2SCL        0x00041003
N#define GPIO_PE4_M0PWM4         0x00041004
N#define GPIO_PE4_M1PWM2         0x00041005
N#define GPIO_PE4_CAN0RX         0x00041008
N
N#define GPIO_PE5_U5TX           0x00041401
N#define GPIO_PE5_I2C2SDA        0x00041403
N#define GPIO_PE5_M0PWM5         0x00041404
N#define GPIO_PE5_M1PWM3         0x00041405
N#define GPIO_PE5_CAN0TX         0x00041408
N
N#define GPIO_PF0_U1RTS          0x00050001
N#define GPIO_PF0_SSI1RX         0x00050002
N#define GPIO_PF0_CAN0RX         0x00050003
N#define GPIO_PF0_M1PWM4         0x00050005
N#define GPIO_PF0_PHA0           0x00050006
N#define GPIO_PF0_T0CCP0         0x00050007
N#define GPIO_PF0_NMI            0x00050008
N#define GPIO_PF0_C0O            0x00050009
N
N#define GPIO_PF1_U1CTS          0x00050401
N#define GPIO_PF1_SSI1TX         0x00050402
N#define GPIO_PF1_M1PWM5         0x00050405
N#define GPIO_PF1_PHB0           0x00050406
N#define GPIO_PF1_T0CCP1         0x00050407
N#define GPIO_PF1_C1O            0x00050409
N#define GPIO_PF1_TRD1           0x0005040E
N
N#define GPIO_PF2_SSI1CLK        0x00050802
N#define GPIO_PF2_M0FAULT0       0x00050804
N#define GPIO_PF2_M1PWM6         0x00050805
N#define GPIO_PF2_T1CCP0         0x00050807
N#define GPIO_PF2_TRD0           0x0005080E
N
N#define GPIO_PF3_SSI1FSS        0x00050C02
N#define GPIO_PF3_CAN0TX         0x00050C03
N#define GPIO_PF3_M1PWM7         0x00050C05
N#define GPIO_PF3_T1CCP1         0x00050C07
N#define GPIO_PF3_TRCLK          0x00050C0E
N
N#define GPIO_PF4_M1FAULT0       0x00051005
N#define GPIO_PF4_IDX0           0x00051006
N#define GPIO_PF4_T2CCP0         0x00051007
N#define GPIO_PF4_USB0EPEN       0x00051008
N
N#endif // PART_TM4C123GH6PM
N
N//*****************************************************************************
N//
N// TM4C123GH6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123GH6PZ
N
N//*****************************************************************************
N//
N// TM4C1231H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1231H6PGE
N
N//*****************************************************************************
N//
N// TM4C1233H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1233H6PGE
N
N//*****************************************************************************
N//
N// TM4C1237H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1237H6PGE
N
N//*****************************************************************************
N//
N// TM4C123BH6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C123BH6PGE
N
N//*****************************************************************************
N//
N// TM4C123BH6ZRB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6ZRB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123BH6ZRB
N
N//*****************************************************************************
N//
N// TM4C123GH6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C123GH6PGE
N
N//*****************************************************************************
N//
N// TM4C123GH6ZRB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6ZRB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123GH6ZRB
N
N//*****************************************************************************
N//
N// TM4C123GH6ZXR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6ZXR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123GH6ZXR
N
N//*****************************************************************************
N//
N// TM4C1290NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1290NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
N#endif // PART_TM4C1290NCPDT
N
N//*****************************************************************************
N//
N// TM4C1290NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1290NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1290NCZAD
N
N//*****************************************************************************
N//
N// TM4C1292NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1292NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
N#endif // PART_TM4C1292NCPDT
N
N//*****************************************************************************
N//
N// TM4C1292NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1292NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1292NCZAD
N
N//*****************************************************************************
N//
N// TM4C1294KCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294KCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C1294KCPDT
N
N//*****************************************************************************
N//
N// TM4C1294NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C1294NCPDT
N
N//*****************************************************************************
N//
N// TM4C1294NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1294NCZAD
N
N//*****************************************************************************
N//
N// TM4C1297NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1297NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1297NCZAD
N
N//*****************************************************************************
N//
N// TM4C1299KCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1299KCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1299KCZAD
N
N//*****************************************************************************
N//
N// TM4C1299NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1299NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1299NCZAD
N
N//*****************************************************************************
N//
N// TM4C129CNCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129CNCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
N#endif // PART_TM4C129CNCPDT
N
N//*****************************************************************************
N//
N// TM4C129CNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129CNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129CNCZAD
N
N//*****************************************************************************
N//
N// TM4C129DNCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129DNCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
N#endif // PART_TM4C129DNCPDT
N
N//*****************************************************************************
N//
N// TM4C129DNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129DNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129DNCZAD
N
N//*****************************************************************************
N//
N// TM4C129EKCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129EKCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C129EKCPDT
N
N//*****************************************************************************
N//
N// TM4C129ENCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129ENCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C129ENCPDT
N
N//*****************************************************************************
N//
N// TM4C129ENCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129ENCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129ENCZAD
N
N//*****************************************************************************
N//
N// TM4C129LNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129LNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129LNCZAD
N
N//*****************************************************************************
N//
N// TM4C129XKCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129XKCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S#define GPIO_PE3_OWIRE          0x00040C05
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_OWIRE          0x00061005
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_OWALT          0x00061405
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_OWIRE          0x00061805
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_OWIRE          0x00061C05
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_OWIRE          0x000D1004
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_OWALT          0x000D1404
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PP7_OWIRE          0x000D1C05
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129XKCZAD
N
N//*****************************************************************************
N//
N// TM4C129XNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129XNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S#define GPIO_PE3_OWIRE          0x00040C05
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_OWIRE          0x00061005
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_OWALT          0x00061405
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_OWIRE          0x00061805
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_OWIRE          0x00061C05
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_OWIRE          0x000D1004
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_OWALT          0x000D1404
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PP7_OWIRE          0x000D1C05
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129XNCZAD
N
N#endif // __DRIVERLIB_PIN_MAP_H__
L 26 "project.h" 2
N#include "driverlib/pwm.h"
L 1 "driverlib/pwm.h" 1
N//*****************************************************************************
N//
N// pwm.h - API function protoypes for Pulse Width Modulation (PWM) ports
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_PWM_H__
N#define __DRIVERLIB_PWM_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are passed to PWMGenConfigure() as the ui32Config
N// parameter and specify the configuration of the PWM generator.
N//
N//*****************************************************************************
N#define PWM_GEN_MODE_DOWN       0x00000000  // Down count mode
N#define PWM_GEN_MODE_UP_DOWN    0x00000002  // Up/Down count mode
N#define PWM_GEN_MODE_SYNC       0x00000038  // Synchronous updates
N#define PWM_GEN_MODE_NO_SYNC    0x00000000  // Immediate updates
N#define PWM_GEN_MODE_DBG_RUN    0x00000004  // Continue running in debug mode
N#define PWM_GEN_MODE_DBG_STOP   0x00000000  // Stop running in debug mode
N#define PWM_GEN_MODE_FAULT_LATCHED \
N                                0x00040000  // Fault is latched
X#define PWM_GEN_MODE_FAULT_LATCHED                                 0x00040000  
N#define PWM_GEN_MODE_FAULT_UNLATCHED \
N                                0x00000000  // Fault is not latched
X#define PWM_GEN_MODE_FAULT_UNLATCHED                                 0x00000000  
N#define PWM_GEN_MODE_FAULT_MINPER \
N                                0x00020000  // Enable min fault period
X#define PWM_GEN_MODE_FAULT_MINPER                                 0x00020000  
N#define PWM_GEN_MODE_FAULT_NO_MINPER \
N                                0x00000000  // Disable min fault period
X#define PWM_GEN_MODE_FAULT_NO_MINPER                                 0x00000000  
N#define PWM_GEN_MODE_FAULT_EXT  0x00010000  // Enable extended fault support
N#define PWM_GEN_MODE_FAULT_LEGACY \
N                                0x00000000  // Disable extended fault support
X#define PWM_GEN_MODE_FAULT_LEGACY                                 0x00000000  
N#define PWM_GEN_MODE_DB_NO_SYNC 0x00000000  // Deadband updates occur
N                                            // immediately
N#define PWM_GEN_MODE_DB_SYNC_LOCAL \
N                                0x0000A800  // Deadband updates locally
X#define PWM_GEN_MODE_DB_SYNC_LOCAL                                 0x0000A800  
N                                            // synchronized
N#define PWM_GEN_MODE_DB_SYNC_GLOBAL \
N                                0x0000FC00  // Deadband updates globally
X#define PWM_GEN_MODE_DB_SYNC_GLOBAL                                 0x0000FC00  
N                                            // synchronized
N#define PWM_GEN_MODE_GEN_NO_SYNC \
N                                0x00000000  // Generator mode updates occur
X#define PWM_GEN_MODE_GEN_NO_SYNC                                 0x00000000  
N                                            // immediately
N#define PWM_GEN_MODE_GEN_SYNC_LOCAL \
N                                0x00000280  // Generator mode updates locally
X#define PWM_GEN_MODE_GEN_SYNC_LOCAL                                 0x00000280  
N                                            // synchronized
N#define PWM_GEN_MODE_GEN_SYNC_GLOBAL \
N                                0x000003C0  // Generator mode updates globally
X#define PWM_GEN_MODE_GEN_SYNC_GLOBAL                                 0x000003C0  
N                                            // synchronized
N
N//*****************************************************************************
N//
N// Defines for enabling, disabling, and clearing PWM generator interrupts and
N// triggers.
N//
N//*****************************************************************************
N#define PWM_INT_CNT_ZERO        0x00000001  // Int if COUNT = 0
N#define PWM_INT_CNT_LOAD        0x00000002  // Int if COUNT = LOAD
N#define PWM_INT_CNT_AU          0x00000004  // Int if COUNT = CMPA U
N#define PWM_INT_CNT_AD          0x00000008  // Int if COUNT = CMPA D
N#define PWM_INT_CNT_BU          0x00000010  // Int if COUNT = CMPA U
N#define PWM_INT_CNT_BD          0x00000020  // Int if COUNT = CMPA D
N#define PWM_TR_CNT_ZERO         0x00000100  // Trig if COUNT = 0
N#define PWM_TR_CNT_LOAD         0x00000200  // Trig if COUNT = LOAD
N#define PWM_TR_CNT_AU           0x00000400  // Trig if COUNT = CMPA U
N#define PWM_TR_CNT_AD           0x00000800  // Trig if COUNT = CMPA D
N#define PWM_TR_CNT_BU           0x00001000  // Trig if COUNT = CMPA U
N#define PWM_TR_CNT_BD           0x00002000  // Trig if COUNT = CMPA D
N
N//*****************************************************************************
N//
N// Defines for enabling, disabling, and clearing PWM interrupts.
N//
N//*****************************************************************************
N#define PWM_INT_GEN_0           0x00000001  // Generator 0 interrupt
N#define PWM_INT_GEN_1           0x00000002  // Generator 1 interrupt
N#define PWM_INT_GEN_2           0x00000004  // Generator 2 interrupt
N#define PWM_INT_GEN_3           0x00000008  // Generator 3 interrupt
N#define PWM_INT_FAULT0          0x00010000  // Fault0 interrupt
N#define PWM_INT_FAULT1          0x00020000  // Fault1 interrupt
N#define PWM_INT_FAULT2          0x00040000  // Fault2 interrupt
N#define PWM_INT_FAULT3          0x00080000  // Fault3 interrupt
N#define PWM_INT_FAULT_M         0x000F0000  // Fault interrupt source mask
N
N//*****************************************************************************
N//
N// Defines to identify the generators within a module.
N//
N//*****************************************************************************
N#define PWM_GEN_0               0x00000040  // Offset address of Gen0
N#define PWM_GEN_1               0x00000080  // Offset address of Gen1
N#define PWM_GEN_2               0x000000C0  // Offset address of Gen2
N#define PWM_GEN_3               0x00000100  // Offset address of Gen3
N
N#define PWM_GEN_0_BIT           0x00000001  // Bit-wise ID for Gen0
N#define PWM_GEN_1_BIT           0x00000002  // Bit-wise ID for Gen1
N#define PWM_GEN_2_BIT           0x00000004  // Bit-wise ID for Gen2
N#define PWM_GEN_3_BIT           0x00000008  // Bit-wise ID for Gen3
N
N#define PWM_GEN_EXT_0           0x00000800  // Offset of Gen0 ext address range
N#define PWM_GEN_EXT_1           0x00000880  // Offset of Gen1 ext address range
N#define PWM_GEN_EXT_2           0x00000900  // Offset of Gen2 ext address range
N#define PWM_GEN_EXT_3           0x00000980  // Offset of Gen3 ext address range
N
N//*****************************************************************************
N//
N// Defines to identify the outputs within a module.
N//
N//*****************************************************************************
N#define PWM_OUT_0               0x00000040  // Encoded offset address of PWM0
N#define PWM_OUT_1               0x00000041  // Encoded offset address of PWM1
N#define PWM_OUT_2               0x00000082  // Encoded offset address of PWM2
N#define PWM_OUT_3               0x00000083  // Encoded offset address of PWM3
N#define PWM_OUT_4               0x000000C4  // Encoded offset address of PWM4
N#define PWM_OUT_5               0x000000C5  // Encoded offset address of PWM5
N#define PWM_OUT_6               0x00000106  // Encoded offset address of PWM6
N#define PWM_OUT_7               0x00000107  // Encoded offset address of PWM7
N
N#define PWM_OUT_0_BIT           0x00000001  // Bit-wise ID for PWM0
N#define PWM_OUT_1_BIT           0x00000002  // Bit-wise ID for PWM1
N#define PWM_OUT_2_BIT           0x00000004  // Bit-wise ID for PWM2
N#define PWM_OUT_3_BIT           0x00000008  // Bit-wise ID for PWM3
N#define PWM_OUT_4_BIT           0x00000010  // Bit-wise ID for PWM4
N#define PWM_OUT_5_BIT           0x00000020  // Bit-wise ID for PWM5
N#define PWM_OUT_6_BIT           0x00000040  // Bit-wise ID for PWM6
N#define PWM_OUT_7_BIT           0x00000080  // Bit-wise ID for PWM7
N
N//*****************************************************************************
N//
N// Defines to identify each of the possible fault trigger conditions in
N// PWM_FAULT_GROUP_0.
N//
N//*****************************************************************************
N#define PWM_FAULT_GROUP_0       0
N
N#define PWM_FAULT_FAULT0        0x00000001
N#define PWM_FAULT_FAULT1        0x00000002
N#define PWM_FAULT_FAULT2        0x00000004
N#define PWM_FAULT_FAULT3        0x00000008
N#define PWM_FAULT_ACMP0         0x00010000
N#define PWM_FAULT_ACMP1         0x00020000
N#define PWM_FAULT_ACMP2         0x00040000
N
N//*****************************************************************************
N//
N// Defines to identify each of the possible fault trigger conditions in
N// PWM_FAULT_GROUP_1.
N//
N//*****************************************************************************
N#define PWM_FAULT_GROUP_1       1
N
N#define PWM_FAULT_DCMP0         0x00000001
N#define PWM_FAULT_DCMP1         0x00000002
N#define PWM_FAULT_DCMP2         0x00000004
N#define PWM_FAULT_DCMP3         0x00000008
N#define PWM_FAULT_DCMP4         0x00000010
N#define PWM_FAULT_DCMP5         0x00000020
N#define PWM_FAULT_DCMP6         0x00000040
N#define PWM_FAULT_DCMP7         0x00000080
N
N//*****************************************************************************
N//
N// Defines to identify the sense of each of the external FAULTn signals
N//
N//*****************************************************************************
N#define PWM_FAULT0_SENSE_HIGH   0x00000000
N#define PWM_FAULT0_SENSE_LOW    0x00000001
N#define PWM_FAULT1_SENSE_HIGH   0x00000000
N#define PWM_FAULT1_SENSE_LOW    0x00000002
N#define PWM_FAULT2_SENSE_HIGH   0x00000000
N#define PWM_FAULT2_SENSE_LOW    0x00000004
N#define PWM_FAULT3_SENSE_HIGH   0x00000000
N#define PWM_FAULT3_SENSE_LOW    0x00000008
N
N//*****************************************************************************
N//
N// Defines that can be passed to the PWMClockSet() API as the ui32Config
N// parameter, and can be returned by the PWMClockGet() API.
N//
N//*****************************************************************************
N#define PWM_SYSCLK_DIV_1        0x00000000  // PWM clock is system clock
N#define PWM_SYSCLK_DIV_2        0x00000100  // PWM clock is system clock /2
N#define PWM_SYSCLK_DIV_4        0x00000101  // PWM clock is system clock /4
N#define PWM_SYSCLK_DIV_8        0x00000102  // PWM clock is system clock /8
N#define PWM_SYSCLK_DIV_16       0x00000103  // PWM clock is system clock /16
N#define PWM_SYSCLK_DIV_32       0x00000104  // PWM clock is system clock /32
N#define PWM_SYSCLK_DIV_64       0x00000105  // PWM clock is system clock /64
N
N//*****************************************************************************
N//
N// Defines passed to PWMOutputUpdateMode() to identify the synchronization mode
N// to use when enabling or disabling outputs using PWMOutputState().
N//
N//*****************************************************************************
N#define PWM_OUTPUT_MODE_NO_SYNC 0x00000000 // Updates to occur immediately
N#define PWM_OUTPUT_MODE_SYNC_LOCAL \
N                                0x00000002 // Updates are locally synchronized
X#define PWM_OUTPUT_MODE_SYNC_LOCAL                                 0x00000002 
N#define PWM_OUTPUT_MODE_SYNC_GLOBAL \
N                                0x00000003 // Updates are globally synchronized
X#define PWM_OUTPUT_MODE_SYNC_GLOBAL                                 0x00000003 
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void PWMGenConfigure(uint32_t ui32Base, uint32_t ui32Gen,
N                            uint32_t ui32Config);
Nextern void PWMGenPeriodSet(uint32_t ui32Base, uint32_t ui32Gen,
N                            uint32_t ui32Period);
Nextern uint32_t PWMGenPeriodGet(uint32_t ui32Base,
N                                uint32_t ui32Gen);
Nextern void PWMGenEnable(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMGenDisable(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMPulseWidthSet(uint32_t ui32Base, uint32_t ui32PWMOut,
N                             uint32_t ui32Width);
Nextern uint32_t PWMPulseWidthGet(uint32_t ui32Base,
N                                 uint32_t ui32PWMOut);
Nextern void PWMDeadBandEnable(uint32_t ui32Base, uint32_t ui32Gen,
N                              uint16_t ui16Rise, uint16_t ui16Fall);
Nextern void PWMDeadBandDisable(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMSyncUpdate(uint32_t ui32Base, uint32_t ui32GenBits);
Nextern void PWMSyncTimeBase(uint32_t ui32Base, uint32_t ui32GenBits);
Nextern void PWMOutputState(uint32_t ui32Base, uint32_t ui32PWMOutBits,
N                           bool bEnable);
X                           _Bool bEnable);
Nextern void PWMOutputInvert(uint32_t ui32Base, uint32_t ui32PWMOutBits,
N                            bool bInvert);
X                            _Bool bInvert);
Nextern void PWMOutputFaultLevel(uint32_t ui32Base,
N                                uint32_t ui32PWMOutBits,
N                                bool bDriveHigh);
X                                _Bool bDriveHigh);
Nextern void PWMOutputFault(uint32_t ui32Base, uint32_t ui32PWMOutBits,
N                           bool bFaultSuppress);
X                           _Bool bFaultSuppress);
Nextern void PWMGenIntRegister(uint32_t ui32Base, uint32_t ui32Gen,
N                              void (*pfnIntHandler)(void));
Nextern void PWMGenIntUnregister(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMFaultIntRegister(uint32_t ui32Base,
N                                void (*pfnIntHandler)(void));
Nextern void PWMFaultIntUnregister(uint32_t ui32Base);
Nextern void PWMGenIntTrigEnable(uint32_t ui32Base, uint32_t ui32Gen,
N                                uint32_t ui32IntTrig);
Nextern void PWMGenIntTrigDisable(uint32_t ui32Base, uint32_t ui32Gen,
N                                 uint32_t ui32IntTrig);
Nextern uint32_t PWMGenIntStatus(uint32_t ui32Base, uint32_t ui32Gen,
N                                bool bMasked);
X                                _Bool bMasked);
Nextern void PWMGenIntClear(uint32_t ui32Base, uint32_t ui32Gen,
N                           uint32_t ui32Ints);
Nextern void PWMIntEnable(uint32_t ui32Base, uint32_t ui32GenFault);
Nextern void PWMIntDisable(uint32_t ui32Base, uint32_t ui32GenFault);
Nextern void PWMFaultIntClear(uint32_t ui32Base);
Nextern uint32_t PWMIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t PWMIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void PWMFaultIntClearExt(uint32_t ui32Base,
N                                uint32_t ui32FaultInts);
Nextern void PWMGenFaultConfigure(uint32_t ui32Base, uint32_t ui32Gen,
N                                 uint32_t ui32MinFaultPeriod,
N                                 uint32_t ui32FaultSenses);
Nextern void PWMGenFaultTriggerSet(uint32_t ui32Base, uint32_t ui32Gen,
N                                  uint32_t ui32Group,
N                                  uint32_t ui32FaultTriggers);
Nextern uint32_t PWMGenFaultTriggerGet(uint32_t ui32Base,
N                                      uint32_t ui32Gen,
N                                      uint32_t ui32Group);
Nextern uint32_t PWMGenFaultStatus(uint32_t ui32Base,
N                                  uint32_t ui32Gen,
N                                  uint32_t ui32Group);
Nextern void PWMGenFaultClear(uint32_t ui32Base, uint32_t ui32Gen,
N                             uint32_t ui32Group,
N                             uint32_t ui32FaultTriggers);
Nextern void PWMClockSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern uint32_t PWMClockGet(uint32_t ui32Base);
Nextern void PWMOutputUpdateMode(uint32_t ui32Base,
N                                uint32_t ui32PWMOutBits,
N                                uint32_t ui32Mode);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_PWM_H__
L 27 "project.h" 2
N#include "driverlib/qei.h"
L 1 "driverlib/qei.h" 1
N//*****************************************************************************
N//
N// qei.h - Prototypes for the Quadrature Encoder Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_QEI_H__
N#define __DRIVERLIB_QEI_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIConfigure as the ui32Config paramater.
N//
N//*****************************************************************************
N#define QEI_CONFIG_CAPTURE_A    0x00000000  // Count on ChA edges only
N#define QEI_CONFIG_CAPTURE_A_B  0x00000008  // Count on ChA and ChB edges
N#define QEI_CONFIG_NO_RESET     0x00000000  // Do not reset on index pulse
N#define QEI_CONFIG_RESET_IDX    0x00000010  // Reset position on index pulse
N#define QEI_CONFIG_QUADRATURE   0x00000000  // ChA and ChB are quadrature
N#define QEI_CONFIG_CLOCK_DIR    0x00000004  // ChA and ChB are clock and dir
N#define QEI_CONFIG_NO_SWAP      0x00000000  // Do not swap ChA and ChB
N#define QEI_CONFIG_SWAP         0x00000002  // Swap ChA and ChB
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIFilterConfigure as the ui32PreDiv
N// parameter.
N//
N//*****************************************************************************
N#define QEI_FILTCNT_2           0x00000000  // Filter Count of 2 System Clocks
N#define QEI_FILTCNT_3           0x00010000  // Filter Count of 3 System Clocks
N#define QEI_FILTCNT_4           0x00020000  // Filter Count of 4 System Clocks
N#define QEI_FILTCNT_5           0x00030000  // Filter Count of 5 System Clocks
N#define QEI_FILTCNT_6           0x00040000  // Filter Count of 6 System Clocks
N#define QEI_FILTCNT_7           0x00050000  // Filter Count of 7 System Clocks
N#define QEI_FILTCNT_8           0x00060000  // Filter Count of 8 System Clocks
N#define QEI_FILTCNT_9           0x00070000  // Filter Count of 9 System Clocks
N#define QEI_FILTCNT_10          0x00080000  // Filter Count of 10 System Clocks
N#define QEI_FILTCNT_11          0x00090000  // Filter Count of 11 System Clocks
N#define QEI_FILTCNT_12          0x000A0000  // Filter Count of 12 System Clocks
N#define QEI_FILTCNT_13          0x000B0000  // Filter Count of 13 System Clocks
N#define QEI_FILTCNT_14          0x000C0000  // Filter Count of 14 System Clocks
N#define QEI_FILTCNT_15          0x000D0000  // Filter Count of 15 System Clocks
N#define QEI_FILTCNT_16          0x000E0000  // Filter Count of 16 System Clocks
N#define QEI_FILTCNT_17          0x000F0000  // Filter Count of 17 System Clocks
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIVelocityConfigure as the ui32PreDiv
N// parameter.
N//
N//*****************************************************************************
N#define QEI_VELDIV_1            0x00000000  // Predivide by 1
N#define QEI_VELDIV_2            0x00000040  // Predivide by 2
N#define QEI_VELDIV_4            0x00000080  // Predivide by 4
N#define QEI_VELDIV_8            0x000000C0  // Predivide by 8
N#define QEI_VELDIV_16           0x00000100  // Predivide by 16
N#define QEI_VELDIV_32           0x00000140  // Predivide by 32
N#define QEI_VELDIV_64           0x00000180  // Predivide by 64
N#define QEI_VELDIV_128          0x000001C0  // Predivide by 128
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIEnableInts, QEIDisableInts, and QEIClearInts
N// as the ui32IntFlags parameter, and returned by QEIGetIntStatus.
N//
N//*****************************************************************************
N#define QEI_INTERROR            0x00000008  // Phase error detected
N#define QEI_INTDIR              0x00000004  // Direction change
N#define QEI_INTTIMER            0x00000002  // Velocity timer expired
N#define QEI_INTINDEX            0x00000001  // Index pulse detected
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void QEIEnable(uint32_t ui32Base);
Nextern void QEIDisable(uint32_t ui32Base);
Nextern void QEIConfigure(uint32_t ui32Base, uint32_t ui32Config,
N                         uint32_t ui32MaxPosition);
Nextern uint32_t QEIPositionGet(uint32_t ui32Base);
Nextern void QEIPositionSet(uint32_t ui32Base, uint32_t ui32Position);
Nextern int32_t QEIDirectionGet(uint32_t ui32Base);
Nextern bool QEIErrorGet(uint32_t ui32Base);
Xextern _Bool QEIErrorGet(uint32_t ui32Base);
Nextern void QEIFilterEnable(uint32_t ui32Base);
Nextern void QEIFilterDisable(uint32_t ui32Base);
Nextern void QEIFilterConfigure(uint32_t ui32Base, uint32_t ui32FiltCnt);
Nextern void QEIVelocityEnable(uint32_t ui32Base);
Nextern void QEIVelocityDisable(uint32_t ui32Base);
Nextern void QEIVelocityConfigure(uint32_t ui32Base, uint32_t ui32PreDiv,
N                                 uint32_t ui32Period);
Nextern uint32_t QEIVelocityGet(uint32_t ui32Base);
Nextern void QEIIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void QEIIntUnregister(uint32_t ui32Base);
Nextern void QEIIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void QEIIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t QEIIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t QEIIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void QEIIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_QEI_H__
L 28 "project.h" 2
N#include "driverlib/rom.h"
L 1 "driverlib/rom.h" 1
N//*****************************************************************************
N//
N// rom.h - Macros to facilitate calling functions in the ROM.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ROM_H__
N#define __DRIVERLIB_ROM_H__
N
N#ifndef DEPRECATED
N//*****************************************************************************
N//
N// ROM selection labels changed between TivaWare 2.0.1 and 2.1.  The following
N// labels are intended to ensure backwards compatibility for applications
N// which have not yet been updated to use the replacement labels.
N//
N//*****************************************************************************
N#ifdef TARGET_IS_SNOWFLAKE_RA0
S#define TARGET_IS_TM4C129_RA0
N#endif
N#ifdef TARGET_IS_SNOWFLAKE_RA1
S#define TARGET_IS_TM4C129_RA1
N#endif
N#ifdef TARGET_IS_SNOWFLAKE_RA2
S#define TARGET_IS_TM4C129_RA2
N#endif
N#ifdef TARGET_IS_BLIZZARD_RA1
S#define TARGET_IS_TM4C123_RA1
N#endif
N#ifdef TARGET_IS_BLIZZARD_RA2
S#define TARGET_IS_TM4C123_RA2
N#endif
N#ifdef TARGET_IS_BLIZZARD_RA3
S#define TARGET_IS_TM4C123_RA3
N#endif
N#ifdef TARGET_IS_BLIZZARD_RB0
S#define TARGET_IS_TM4C123_RB0
N#endif
N#ifdef TARGET_IS_BLIZZARD_RB1
S#define TARGET_IS_TM4C123_RB1
N#endif
N#endif
N
N//*****************************************************************************
N//
N// Pointers to the main API tables.
N//
N//*****************************************************************************
N#define ROM_APITABLE            ((uint32_t *)0x01000010)
N#define ROM_VERSION             (ROM_APITABLE[0])
N#define ROM_UARTTABLE           ((uint32_t *)(ROM_APITABLE[1]))
N#define ROM_SSITABLE            ((uint32_t *)(ROM_APITABLE[2]))
N#define ROM_I2CTABLE            ((uint32_t *)(ROM_APITABLE[3]))
N#define ROM_GPIOTABLE           ((uint32_t *)(ROM_APITABLE[4]))
N#define ROM_ADCTABLE            ((uint32_t *)(ROM_APITABLE[5]))
N#define ROM_COMPARATORTABLE     ((uint32_t *)(ROM_APITABLE[6]))
N#define ROM_FLASHTABLE          ((uint32_t *)(ROM_APITABLE[7]))
N#define ROM_PWMTABLE            ((uint32_t *)(ROM_APITABLE[8]))
N#define ROM_QEITABLE            ((uint32_t *)(ROM_APITABLE[9]))
N#define ROM_SYSTICKTABLE        ((uint32_t *)(ROM_APITABLE[10]))
N#define ROM_TIMERTABLE          ((uint32_t *)(ROM_APITABLE[11]))
N#define ROM_WATCHDOGTABLE       ((uint32_t *)(ROM_APITABLE[12]))
N#define ROM_SYSCTLTABLE         ((uint32_t *)(ROM_APITABLE[13]))
N#define ROM_INTERRUPTTABLE      ((uint32_t *)(ROM_APITABLE[14]))
N#define ROM_USBTABLE            ((uint32_t *)(ROM_APITABLE[16]))
N#define ROM_UDMATABLE           ((uint32_t *)(ROM_APITABLE[17]))
N#define ROM_CANTABLE            ((uint32_t *)(ROM_APITABLE[18]))
N#define ROM_HIBERNATETABLE      ((uint32_t *)(ROM_APITABLE[19]))
N#define ROM_MPUTABLE            ((uint32_t *)(ROM_APITABLE[20]))
N#define ROM_SOFTWARETABLE       ((uint32_t *)(ROM_APITABLE[21]))
N#define ROM_EPITABLE            ((uint32_t *)(ROM_APITABLE[23]))
N#define ROM_EEPROMTABLE         ((uint32_t *)(ROM_APITABLE[24]))
N#define ROM_FPUTABLE            ((uint32_t *)(ROM_APITABLE[26]))
N#define ROM_SMBUSTABLE          ((uint32_t *)(ROM_APITABLE[29]))
N#define ROM_SYSEXCTABLE         ((uint32_t *)(ROM_APITABLE[30]))
N#define ROM_ONEWIRETABLE        ((uint32_t *)(ROM_APITABLE[34]))
N#define ROM_SPIFLASHTABLE       ((uint32_t *)(ROM_APITABLE[38]))
N#define ROM_LCDTABLE            ((uint32_t *)(ROM_APITABLE[41]))
N#define ROM_EMACTABLE           ((uint32_t *)(ROM_APITABLE[42]))
N#define ROM_AESTABLE            ((uint32_t *)(ROM_APITABLE[43]))
N#define ROM_CRCTABLE            ((uint32_t *)(ROM_APITABLE[44]))
N#define ROM_DESTABLE            ((uint32_t *)(ROM_APITABLE[45]))
N#define ROM_SHAMD5TABLE         ((uint32_t *)(ROM_APITABLE[46]))
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the ADC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceDataGet                                                \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32SequenceNum,                               \
N                      uint32_t *pui32Buffer))ROM_ADCTABLE[0])
X#define ROM_ADCSequenceDataGet                                                        ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     uint32_t *pui32Buffer))ROM_ADCTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[1])
X#define ROM_ADCIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[2])
X#define ROM_ADCIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32SequenceNum,                              \
N                       bool bMasked))ROM_ADCTABLE[3])
X#define ROM_ADCIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     bool bMasked))ROM_ADCTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[4])
X#define ROM_ADCIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceEnable                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[5])
X#define ROM_ADCSequenceEnable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceDisable                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[6])
X#define ROM_ADCSequenceDisable                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceConfigure                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum,                                  \
N                   uint32_t ui32Trigger,                                      \
N                   uint32_t ui32Priority))ROM_ADCTABLE[7])
X#define ROM_ADCSequenceConfigure                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     uint32_t ui32Trigger,                                                         uint32_t ui32Priority))ROM_ADCTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceStepConfigure                                          \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum,                                  \
N                   uint32_t ui32Step,                                         \
N                   uint32_t ui32Config))ROM_ADCTABLE[8])
X#define ROM_ADCSequenceStepConfigure                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     uint32_t ui32Step,                                                            uint32_t ui32Config))ROM_ADCTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceOverflow                                               \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32SequenceNum))ROM_ADCTABLE[9])
X#define ROM_ADCSequenceOverflow                                                       ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceOverflowClear                                          \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[10])
X#define ROM_ADCSequenceOverflowClear                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceUnderflow                                              \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32SequenceNum))ROM_ADCTABLE[11])
X#define ROM_ADCSequenceUnderflow                                                      ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceUnderflowClear                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[12])
X#define ROM_ADCSequenceUnderflowClear                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCProcessorTrigger                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[13])
X#define ROM_ADCProcessorTrigger                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCHardwareOversampleConfigure                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Factor))ROM_ADCTABLE[14])
X#define ROM_ADCHardwareOversampleConfigure                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Factor))ROM_ADCTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorConfigure                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   uint32_t ui32Config))ROM_ADCTABLE[15])
X#define ROM_ADCComparatorConfigure                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            uint32_t ui32Config))ROM_ADCTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorRegionSet                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   uint32_t ui32LowRef,                                       \
N                   uint32_t ui32HighRef))ROM_ADCTABLE[16])
X#define ROM_ADCComparatorRegionSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            uint32_t ui32LowRef,                                                          uint32_t ui32HighRef))ROM_ADCTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorReset                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   bool bTrigger,                                             \
N                   bool bInterrupt))ROM_ADCTABLE[17])
X#define ROM_ADCComparatorReset                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            bool bTrigger,                                                                bool bInterrupt))ROM_ADCTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntDisable                                           \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[18])
X#define ROM_ADCComparatorIntDisable                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntEnable                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[19])
X#define ROM_ADCComparatorIntEnable                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntStatus                                            \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[20])
X#define ROM_ADCComparatorIntStatus                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntClear                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Status))ROM_ADCTABLE[21])
X#define ROM_ADCComparatorIntClear                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Status))ROM_ADCTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCReferenceSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Ref))ROM_ADCTABLE[22])
X#define ROM_ADCReferenceSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ref))ROM_ADCTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCReferenceGet                                                   \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[23])
X#define ROM_ADCReferenceGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCPhaseDelaySet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Phase))ROM_ADCTABLE[24])
X#define ROM_ADCPhaseDelaySet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Phase))ROM_ADCTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCPhaseDelayGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[25])
X#define ROM_ADCPhaseDelayGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCIntDisableEx                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ADCTABLE[29])
X#define ROM_ADCIntDisableEx                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ADCTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCIntEnableEx                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ADCTABLE[30])
X#define ROM_ADCIntEnableEx                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ADCTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCIntStatusEx                                                    \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_ADCTABLE[31])
X#define ROM_ADCIntStatusEx                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_ADCTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCSequenceDMAEnable                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32SequenceNum))ROM_ADCTABLE[32])
X#define ROM_ADCSequenceDMAEnable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCSequenceDMADisable                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32SequenceNum))ROM_ADCTABLE[33])
X#define ROM_ADCSequenceDMADisable                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCBusy                                                           \
S        ((bool (*)(uint32_t ui32Base))ROM_ADCTABLE[34])
X#define ROM_ADCBusy                                                                   ((bool (*)(uint32_t ui32Base))ROM_ADCTABLE[34])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the AES API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_AESTABLE[0])
X#define ROM_AESIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_AESTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESAuthLengthSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Length))ROM_AESTABLE[1])
X#define ROM_AESAuthLengthSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Length))ROM_AESTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESConfigSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_AESTABLE[2])
X#define ROM_AESConfigSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_AESTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataAuth                                                       \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t ui32Length,                                       \
S                   uint32_t *pui32Tag))ROM_AESTABLE[3])
X#define ROM_AESDataAuth                                                               ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t ui32Length,                                                          uint32_t *pui32Tag))ROM_AESTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataProcess                                                    \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t *pui32Dest,                                       \
S                   uint32_t ui32Length))ROM_AESTABLE[4])
X#define ROM_AESDataProcess                                                            ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t *pui32Dest,                                                          uint32_t ui32Length))ROM_AESTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataProcessAuth                                                \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t *pui32Dest,                                       \
S                   uint32_t ui32Length,                                       \
S                   uint32_t *pui32AuthSrc,                                    \
S                   uint32_t ui32AuthLength,                                   \
S                   uint32_t *pui32Tag))ROM_AESTABLE[5])
X#define ROM_AESDataProcessAuth                                                        ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t *pui32Dest,                                                          uint32_t ui32Length,                                                          uint32_t *pui32AuthSrc,                                                       uint32_t ui32AuthLength,                                                      uint32_t *pui32Tag))ROM_AESTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataRead                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_AESTABLE[6])
X#define ROM_AESDataRead                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_AESTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataReadNonBlocking                                            \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_AESTABLE[7])
X#define ROM_AESDataReadNonBlocking                                                    ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_AESTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_AESTABLE[8])
X#define ROM_AESDataWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_AESTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataWriteNonBlocking                                           \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_AESTABLE[9])
X#define ROM_AESDataWriteNonBlocking                                                   ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_AESTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDMADisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_AESTABLE[10])
X#define ROM_AESDMADisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_AESTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDMAEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_AESTABLE[11])
X#define ROM_AESDMAEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_AESTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntClear                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_AESTABLE[12])
X#define ROM_AESIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_AESTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_AESTABLE[13])
X#define ROM_AESIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_AESTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_AESTABLE[14])
X#define ROM_AESIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_AESTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIVSet                                                          \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32IVdata))ROM_AESTABLE[15])
X#define ROM_AESIVSet                                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32IVdata))ROM_AESTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESKey1Set                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key,                                        \
S                   uint32_t ui32Keysize))ROM_AESTABLE[16])
X#define ROM_AESKey1Set                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key,                                                           uint32_t ui32Keysize))ROM_AESTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESKey2Set                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key,                                        \
S                   uint32_t ui32Keysize))ROM_AESTABLE[17])
X#define ROM_AESKey2Set                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key,                                                           uint32_t ui32Keysize))ROM_AESTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESKey3Set                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key))ROM_AESTABLE[18])
X#define ROM_AESKey3Set                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key))ROM_AESTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESLengthSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint64_t ui64Length))ROM_AESTABLE[19])
X#define ROM_AESLengthSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint64_t ui64Length))ROM_AESTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESReset                                                          \
S        ((void (*)(uint32_t ui32Base))ROM_AESTABLE[20])
X#define ROM_AESReset                                                                  ((void (*)(uint32_t ui32Base))ROM_AESTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESTagRead                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32TagData))ROM_AESTABLE[21])
X#define ROM_AESTagRead                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32TagData))ROM_AESTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_AESIVRead                                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32IVdata))ROM_AESTABLE[22])
X#define ROM_AESIVRead                                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32IVdata))ROM_AESTABLE[22])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the CAN API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntClr))ROM_CANTABLE[0])
X#define ROM_CANIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntClr))ROM_CANTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANInit                                                           \
N        ((void (*)(uint32_t ui32Base))ROM_CANTABLE[1])
X#define ROM_CANInit                                                                   ((void (*)(uint32_t ui32Base))ROM_CANTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANEnable                                                         \
N        ((void (*)(uint32_t ui32Base))ROM_CANTABLE[2])
X#define ROM_CANEnable                                                                 ((void (*)(uint32_t ui32Base))ROM_CANTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANDisable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_CANTABLE[3])
X#define ROM_CANDisable                                                                ((void (*)(uint32_t ui32Base))ROM_CANTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANBitTimingSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   tCANBitClkParms *psClkParms))ROM_CANTABLE[4])
X#define ROM_CANBitTimingSet                                                           ((void (*)(uint32_t ui32Base,                                                            tCANBitClkParms *psClkParms))ROM_CANTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANBitTimingGet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   tCANBitClkParms *psClkParms))ROM_CANTABLE[5])
X#define ROM_CANBitTimingGet                                                           ((void (*)(uint32_t ui32Base,                                                            tCANBitClkParms *psClkParms))ROM_CANTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANMessageSet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32ObjID,                                        \
N                   tCANMsgObject *psMsgObject,                                \
N                   tMsgObjType eMsgType))ROM_CANTABLE[6])
X#define ROM_CANMessageSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ObjID,                                                           tCANMsgObject *psMsgObject,                                                   tMsgObjType eMsgType))ROM_CANTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANMessageGet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32ObjID,                                        \
N                   tCANMsgObject *psMsgObject,                                \
N                   bool bClrPendingInt))ROM_CANTABLE[7])
X#define ROM_CANMessageGet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ObjID,                                                           tCANMsgObject *psMsgObject,                                                   bool bClrPendingInt))ROM_CANTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANStatusGet                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       tCANStsReg eStatusReg))ROM_CANTABLE[8])
X#define ROM_CANStatusGet                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            tCANStsReg eStatusReg))ROM_CANTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANMessageClear                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32ObjID))ROM_CANTABLE[9])
X#define ROM_CANMessageClear                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ObjID))ROM_CANTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_CANTABLE[10])
X#define ROM_CANIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_CANTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_CANTABLE[11])
X#define ROM_CANIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_CANTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       tCANIntStsReg eIntStsReg))ROM_CANTABLE[12])
X#define ROM_CANIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            tCANIntStsReg eIntStsReg))ROM_CANTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANRetryGet                                                       \
N        ((bool (*)(uint32_t ui32Base))ROM_CANTABLE[13])
X#define ROM_CANRetryGet                                                               ((bool (*)(uint32_t ui32Base))ROM_CANTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANRetrySet                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bAutoRetry))ROM_CANTABLE[14])
X#define ROM_CANRetrySet                                                               ((void (*)(uint32_t ui32Base,                                                            bool bAutoRetry))ROM_CANTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANErrCntrGet                                                     \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   uint32_t *pui32RxCount,                                    \
N                   uint32_t *pui32TxCount))ROM_CANTABLE[15])
X#define ROM_CANErrCntrGet                                                             ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32RxCount,                                                       uint32_t *pui32TxCount))ROM_CANTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANBitRateSet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32SourceClock,                              \
N                       uint32_t ui32BitRate))ROM_CANTABLE[16])
X#define ROM_CANBitRateSet                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SourceClock,                                                     uint32_t ui32BitRate))ROM_CANTABLE[16])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Comparator API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntClear                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[0])
X#define ROM_ComparatorIntClear                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorConfigure                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   uint32_t ui32Config))ROM_COMPARATORTABLE[1])
X#define ROM_ComparatorConfigure                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            uint32_t ui32Config))ROM_COMPARATORTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorRefSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Ref))ROM_COMPARATORTABLE[2])
X#define ROM_ComparatorRefSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ref))ROM_COMPARATORTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorValueGet                                                \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[3])
X#define ROM_ComparatorValueGet                                                        ((bool (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntEnable                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[4])
X#define ROM_ComparatorIntEnable                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntDisable                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[5])
X#define ROM_ComparatorIntDisable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntStatus                                               \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   bool bMasked))ROM_COMPARATORTABLE[6])
X#define ROM_ComparatorIntStatus                                                       ((bool (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            bool bMasked))ROM_COMPARATORTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the CRC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCConfigSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CRCConfig))ROM_CRCTABLE[0])
X#define ROM_CRCConfigSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CRCConfig))ROM_CRCTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCDataProcess                                                    \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t *pui32DataIn,                                 \
S                       uint32_t ui32DataLength,                               \
S                       bool bPPResult))ROM_CRCTABLE[1])
X#define ROM_CRCDataProcess                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t *pui32DataIn,                                                        uint32_t ui32DataLength,                                                      bool bPPResult))ROM_CRCTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCDataWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Data))ROM_CRCTABLE[2])
X#define ROM_CRCDataWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_CRCTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCResultRead                                                     \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bPPResult))ROM_CRCTABLE[3])
X#define ROM_CRCResultRead                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            bool bPPResult))ROM_CRCTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCSeedSet                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seed))ROM_CRCTABLE[4])
X#define ROM_CRCSeedSet                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seed))ROM_CRCTABLE[4])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the DES API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_DESTABLE[0])
X#define ROM_DESIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_DESTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESConfigSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_DESTABLE[1])
X#define ROM_DESConfigSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_DESTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataRead                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_DESTABLE[2])
X#define ROM_DESDataRead                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_DESTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataReadNonBlocking                                            \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_DESTABLE[3])
X#define ROM_DESDataReadNonBlocking                                                    ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_DESTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataProcess                                                    \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t *pui32Dest,                                       \
S                   uint32_t ui32Length))ROM_DESTABLE[4])
X#define ROM_DESDataProcess                                                            ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t *pui32Dest,                                                          uint32_t ui32Length))ROM_DESTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_DESTABLE[5])
X#define ROM_DESDataWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_DESTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataWriteNonBlocking                                           \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_DESTABLE[6])
X#define ROM_DESDataWriteNonBlocking                                                   ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_DESTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDMADisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_DESTABLE[7])
X#define ROM_DESDMADisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_DESTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDMAEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_DESTABLE[8])
X#define ROM_DESDMAEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_DESTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntClear                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_DESTABLE[9])
X#define ROM_DESIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_DESTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_DESTABLE[10])
X#define ROM_DESIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_DESTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_DESTABLE[11])
X#define ROM_DESIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_DESTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIVSet                                                          \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32IVdata))ROM_DESTABLE[12])
X#define ROM_DESIVSet                                                                  ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32IVdata))ROM_DESTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESKeySet                                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key))ROM_DESTABLE[13])
X#define ROM_DESKeySet                                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key))ROM_DESTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESLengthSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Length))ROM_DESTABLE[14])
X#define ROM_DESLengthSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Length))ROM_DESTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESReset                                                          \
S        ((void (*)(uint32_t ui32Base))ROM_DESTABLE[15])
X#define ROM_DESReset                                                                  ((void (*)(uint32_t ui32Base))ROM_DESTABLE[15])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the EEPROM API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMRead                                                        \
N        ((void (*)(uint32_t *pui32Data,                                       \
N                   uint32_t ui32Address,                                      \
N                   uint32_t ui32Count))ROM_EEPROMTABLE[0])
X#define ROM_EEPROMRead                                                                ((void (*)(uint32_t *pui32Data,                                                          uint32_t ui32Address,                                                         uint32_t ui32Count))ROM_EEPROMTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockCountGet                                               \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[1])
X#define ROM_EEPROMBlockCountGet                                                       ((uint32_t (*)(void))ROM_EEPROMTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockHide                                                   \
N        ((void (*)(uint32_t ui32Block))ROM_EEPROMTABLE[2])
X#define ROM_EEPROMBlockHide                                                           ((void (*)(uint32_t ui32Block))ROM_EEPROMTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockLock                                                   \
N        ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[3])
X#define ROM_EEPROMBlockLock                                                           ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockPasswordSet                                            \
N        ((uint32_t (*)(uint32_t ui32Block,                                    \
N                       uint32_t *pui32Password,                               \
N                       uint32_t ui32Count))ROM_EEPROMTABLE[4])
X#define ROM_EEPROMBlockPasswordSet                                                    ((uint32_t (*)(uint32_t ui32Block,                                                           uint32_t *pui32Password,                                                      uint32_t ui32Count))ROM_EEPROMTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockProtectGet                                             \
N        ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[5])
X#define ROM_EEPROMBlockProtectGet                                                     ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockProtectSet                                             \
N        ((uint32_t (*)(uint32_t ui32Block,                                    \
N                       uint32_t ui32Protect))ROM_EEPROMTABLE[6])
X#define ROM_EEPROMBlockProtectSet                                                     ((uint32_t (*)(uint32_t ui32Block,                                                           uint32_t ui32Protect))ROM_EEPROMTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockUnlock                                                 \
N        ((uint32_t (*)(uint32_t ui32Block,                                    \
N                       uint32_t *pui32Password,                               \
N                       uint32_t ui32Count))ROM_EEPROMTABLE[7])
X#define ROM_EEPROMBlockUnlock                                                         ((uint32_t (*)(uint32_t ui32Block,                                                           uint32_t *pui32Password,                                                      uint32_t ui32Count))ROM_EEPROMTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntClear                                                    \
N        ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[8])
X#define ROM_EEPROMIntClear                                                            ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntDisable                                                  \
N        ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[9])
X#define ROM_EEPROMIntDisable                                                          ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntEnable                                                   \
N        ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[10])
X#define ROM_EEPROMIntEnable                                                           ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntStatus                                                   \
N        ((uint32_t (*)(bool bMasked))ROM_EEPROMTABLE[11])
X#define ROM_EEPROMIntStatus                                                           ((uint32_t (*)(bool bMasked))ROM_EEPROMTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1)
X#if 0L ||                                             1L
N#define ROM_EEPROMMassErase                                                   \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[12])
X#define ROM_EEPROMMassErase                                                           ((uint32_t (*)(void))ROM_EEPROMTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMProgram                                                     \
N        ((uint32_t (*)(uint32_t *pui32Data,                                   \
N                       uint32_t ui32Address,                                  \
N                       uint32_t ui32Count))ROM_EEPROMTABLE[13])
X#define ROM_EEPROMProgram                                                             ((uint32_t (*)(uint32_t *pui32Data,                                                          uint32_t ui32Address,                                                         uint32_t ui32Count))ROM_EEPROMTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMProgramNonBlocking                                          \
N        ((uint32_t (*)(uint32_t ui32Data,                                     \
N                       uint32_t ui32Address))ROM_EEPROMTABLE[14])
X#define ROM_EEPROMProgramNonBlocking                                                  ((uint32_t (*)(uint32_t ui32Data,                                                            uint32_t ui32Address))ROM_EEPROMTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMSizeGet                                                     \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[15])
X#define ROM_EEPROMSizeGet                                                             ((uint32_t (*)(void))ROM_EEPROMTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMStatusGet                                                   \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[16])
X#define ROM_EEPROMStatusGet                                                           ((uint32_t (*)(void))ROM_EEPROMTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMInit                                                        \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[17])
X#define ROM_EEPROMInit                                                                ((uint32_t (*)(void))ROM_EEPROMTABLE[17])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the EPI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_EPITABLE[0])
X#define ROM_EPIIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_EPITABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIModeSet                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_EPITABLE[1])
X#define ROM_EPIModeSet                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_EPITABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIDividerSet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Divider))ROM_EPITABLE[2])
X#define ROM_EPIDividerSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Divider))ROM_EPITABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigSDRAMSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32Refresh))ROM_EPITABLE[3])
X#define ROM_EPIConfigSDRAMSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32Refresh))ROM_EPITABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigGPModeSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32FrameCount,                                   \
S                   uint32_t ui32MaxWait))ROM_EPITABLE[4])
X#define ROM_EPIConfigGPModeSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32FrameCount,                                                      uint32_t ui32MaxWait))ROM_EPITABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB8Set                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32MaxWait))ROM_EPITABLE[5])
X#define ROM_EPIConfigHB8Set                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32MaxWait))ROM_EPITABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB16Set                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32MaxWait))ROM_EPITABLE[6])
X#define ROM_EPIConfigHB16Set                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32MaxWait))ROM_EPITABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIAddressMapSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Map))ROM_EPITABLE[7])
X#define ROM_EPIAddressMapSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Map))ROM_EPITABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadConfigure                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32DataSize,                                     \
S                   uint32_t ui32Address))ROM_EPITABLE[8])
X#define ROM_EPINonBlockingReadConfigure                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32DataSize,                                                        uint32_t ui32Address))ROM_EPITABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadStart                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32Count))ROM_EPITABLE[9])
X#define ROM_EPINonBlockingReadStart                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32Count))ROM_EPITABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadStop                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_EPITABLE[10])
X#define ROM_EPINonBlockingReadStop                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_EPITABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadCount                                           \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Channel))ROM_EPITABLE[11])
X#define ROM_EPINonBlockingReadCount                                                   ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_EPITABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadAvail                                           \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[12])
X#define ROM_EPINonBlockingReadAvail                                                   ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadGet32                                           \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Count,                                    \
S                       uint32_t *pui32Buf))ROM_EPITABLE[13])
X#define ROM_EPINonBlockingReadGet32                                                   ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint32_t *pui32Buf))ROM_EPITABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadGet16                                           \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Count,                                    \
S                       uint16_t *pui16Buf))ROM_EPITABLE[14])
X#define ROM_EPINonBlockingReadGet16                                                   ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint16_t *pui16Buf))ROM_EPITABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadGet8                                            \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Count,                                    \
S                       uint8_t *pui8Buf))ROM_EPITABLE[15])
X#define ROM_EPINonBlockingReadGet8                                                    ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint8_t *pui8Buf))ROM_EPITABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIFIFOConfig                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_EPITABLE[16])
X#define ROM_EPIFIFOConfig                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_EPITABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIWriteFIFOCountGet                                              \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[17])
X#define ROM_EPIWriteFIFOCountGet                                                      ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EPITABLE[18])
X#define ROM_EPIIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EPITABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EPITABLE[19])
X#define ROM_EPIIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EPITABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntErrorStatus                                                 \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[20])
X#define ROM_EPIIntErrorStatus                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntErrorClear                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32ErrFlags))ROM_EPITABLE[21])
X#define ROM_EPIIntErrorClear                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ErrFlags))ROM_EPITABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIDividerCSSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Divider))ROM_EPITABLE[22])
X#define ROM_EPIDividerCSSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Divider))ROM_EPITABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIDMATxCount                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Count))ROM_EPITABLE[23])
X#define ROM_EPIDMATxCount                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Count))ROM_EPITABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB8CSSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[24])
X#define ROM_EPIConfigHB8CSSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB16CSSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[25])
X#define ROM_EPIConfigHB16CSSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB8TimingSet                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[26])
X#define ROM_EPIConfigHB8TimingSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB16TimingSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[27])
X#define ROM_EPIConfigHB16TimingSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegSet                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32CR))ROM_EPITABLE[28])
X#define ROM_EPIPSRAMConfigRegSet                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32CR))ROM_EPITABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegRead                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS))ROM_EPITABLE[29])
X#define ROM_EPIPSRAMConfigRegRead                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_EPITABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegGetNonBlocking                                   \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t *pui32CR))ROM_EPITABLE[30])
X#define ROM_EPIPSRAMConfigRegGetNonBlocking                                           ((bool (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t *pui32CR))ROM_EPITABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegGet                                              \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS))ROM_EPITABLE[31])
X#define ROM_EPIPSRAMConfigRegGet                                                      ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_EPITABLE[31])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the EMAC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntStatus                                                     \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_EMACTABLE[0])
X#define ROM_EMACIntStatus                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_EMACTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACAddrGet                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Index,                                        \
S                   uint8_t *pui8MACAddr))ROM_EMACTABLE[1])
X#define ROM_EMACAddrGet                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Index,                                                           uint8_t *pui8MACAddr))ROM_EMACTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACAddrSet                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Index,                                        \
S                   const uint8_t *pui8MACAddr))ROM_EMACTABLE[2])
X#define ROM_EMACAddrSet                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Index,                                                           const uint8_t *pui8MACAddr))ROM_EMACTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACConfigGet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Config,                                     \
S                   uint32_t *pui32Mode,                                       \
S                   uint32_t *pui32RxMaxFrameSize))ROM_EMACTABLE[3])
X#define ROM_EMACConfigGet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Config,                                                        uint32_t *pui32Mode,                                                          uint32_t *pui32RxMaxFrameSize))ROM_EMACTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACConfigSet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32ModeFlags,                                    \
S                   uint32_t ui32RxMaxFrameSize))ROM_EMACTABLE[4])
X#define ROM_EMACConfigSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32ModeFlags,                                                       uint32_t ui32RxMaxFrameSize))ROM_EMACTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACDMAStateGet                                                   \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[5])
X#define ROM_EMACDMAStateGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACFrameFilterGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[6])
X#define ROM_EMACFrameFilterGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACFrameFilterSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32FilterOpts))ROM_EMACTABLE[7])
X#define ROM_EMACFrameFilterSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32FilterOpts))ROM_EMACTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACInit                                                          \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32SysClk,                                       \
S                   uint32_t ui32BusConfig,                                    \
S                   uint32_t ui32RxBurst,                                      \
S                   uint32_t ui32TxBurst,                                      \
S                   uint32_t ui32DescSkipSize))ROM_EMACTABLE[8])
X#define ROM_EMACInit                                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SysClk,                                                          uint32_t ui32BusConfig,                                                       uint32_t ui32RxBurst,                                                         uint32_t ui32TxBurst,                                                         uint32_t ui32DescSkipSize))ROM_EMACTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntClear                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EMACTABLE[9])
X#define ROM_EMACIntClear                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EMACTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntDisable                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EMACTABLE[10])
X#define ROM_EMACIntDisable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EMACTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntEnable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EMACTABLE[11])
X#define ROM_EMACIntEnable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EMACTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPHYConfigSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_EMACTABLE[12])
X#define ROM_EMACPHYConfigSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_EMACTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYPowerOff                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr))ROM_EMACTABLE[13])
X#define ROM_EMACPHYPowerOff                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr))ROM_EMACTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYPowerOn                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr))ROM_EMACTABLE[14])
X#define ROM_EMACPHYPowerOn                                                            ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr))ROM_EMACTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYRead                                                       \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                        uint8_t ui8PhyAddr,                                   \
S                       uint8_t ui8RegAddr))ROM_EMACTABLE[15])
X#define ROM_EMACPHYRead                                                               ((uint16_t (*)(uint32_t ui32Base,                                                             uint8_t ui8PhyAddr,                                                          uint8_t ui8RegAddr))ROM_EMACTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr,                                        \
S                   uint8_t ui8RegAddr,                                        \
S                   uint16_t ui16Data))ROM_EMACTABLE[16])
X#define ROM_EMACPHYWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr,                                                           uint8_t ui8RegAddr,                                                           uint16_t ui16Data))ROM_EMACTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACReset                                                         \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[17])
X#define ROM_EMACReset                                                                 ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDisable                                                     \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[18])
X#define ROM_EMACRxDisable                                                             ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMACurrentBufferGet                                         \
S        ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[19])
X#define ROM_EMACRxDMACurrentBufferGet                                                 ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMACurrentDescriptorGet                                     \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[20])
X#define ROM_EMACRxDMACurrentDescriptorGet                                             ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMADescriptorListGet                                        \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[21])
X#define ROM_EMACRxDMADescriptorListGet                                                ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMADescriptorListSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[22])
X#define ROM_EMACRxDMADescriptorListSet                                                ((void (*)(uint32_t ui32Base,                                                            tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMAPollDemand                                               \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[23])
X#define ROM_EMACRxDMAPollDemand                                                       ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxEnable                                                      \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[24])
X#define ROM_EMACRxEnable                                                              ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxWatchdogTimerSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Timeout))ROM_EMACTABLE[25])
X#define ROM_EMACRxWatchdogTimerSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Timeout))ROM_EMACTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACStatusGet                                                     \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[26])
X#define ROM_EMACStatusGet                                                             ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDisable                                                     \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[27])
X#define ROM_EMACTxDisable                                                             ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMACurrentBufferGet                                         \
S        ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[28])
X#define ROM_EMACTxDMACurrentBufferGet                                                 ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMACurrentDescriptorGet                                     \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[29])
X#define ROM_EMACTxDMACurrentDescriptorGet                                             ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMADescriptorListGet                                        \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[30])
X#define ROM_EMACTxDMADescriptorListGet                                                ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMADescriptorListSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[31])
X#define ROM_EMACTxDMADescriptorListSet                                                ((void (*)(uint32_t ui32Base,                                                            tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMAPollDemand                                               \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[32])
X#define ROM_EMACTxDMAPollDemand                                                       ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxEnable                                                      \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[33])
X#define ROM_EMACTxEnable                                                              ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxFlush                                                       \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[34])
X#define ROM_EMACTxFlush                                                               ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACAddrFilterGet                                                 \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Index))ROM_EMACTABLE[35])
X#define ROM_EMACAddrFilterGet                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Index))ROM_EMACTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACAddrFilterSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Index,                                        \
S                   uint32_t ui32Config))ROM_EMACTABLE[36])
X#define ROM_EMACAddrFilterSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Index,                                                           uint32_t ui32Config))ROM_EMACTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACHashFilterBitCalculate                                        \
S        ((uint32_t (*)(uint8_t *pui8MACAddr))ROM_EMACTABLE[37])
X#define ROM_EMACHashFilterBitCalculate                                                ((uint32_t (*)(uint8_t *pui8MACAddr))ROM_EMACTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACHashFilterGet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32HashHi,                                     \
S                   uint32_t *pui32HashLo))ROM_EMACTABLE[38])
X#define ROM_EMACHashFilterGet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32HashHi,                                                        uint32_t *pui32HashLo))ROM_EMACTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACHashFilterSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32HashHi,                                       \
S                   uint32_t ui32HashLo))ROM_EMACTABLE[39])
X#define ROM_EMACHashFilterSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32HashHi,                                                          uint32_t ui32HashLo))ROM_EMACTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACNumAddrGet                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[40])
X#define ROM_EMACNumAddrGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPHYExtendedRead                                               \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t ui8PhyAddr,                                    \
S                       uint16_t ui16RegAddr))ROM_EMACTABLE[41])
X#define ROM_EMACPHYExtendedRead                                                       ((uint16_t (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr,                                                           uint16_t ui16RegAddr))ROM_EMACTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPHYExtendedWrite                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr,                                        \
S                   uint16_t ui16RegAddr,                                      \
S                   uint16_t ui16Data))ROM_EMACTABLE[42])
X#define ROM_EMACPHYExtendedWrite                                                      ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr,                                                           uint16_t ui16RegAddr,                                                         uint16_t ui16Data))ROM_EMACTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPowerManagementControlGet                                     \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[43])
X#define ROM_EMACPowerManagementControlGet                                             ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPowerManagementControlSet                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_EMACTABLE[44])
X#define ROM_EMACPowerManagementControlSet                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_EMACTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPowerManagementStatusGet                                      \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[45])
X#define ROM_EMACPowerManagementStatusGet                                              ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACRemoteWakeUpFrameFilterGet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[46])
X#define ROM_EMACRemoteWakeUpFrameFilterGet                                            ((void (*)(uint32_t ui32Base,                                                            tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACRemoteWakeUpFrameFilterSet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   const tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[47])
X#define ROM_EMACRemoteWakeUpFrameFilterSet                                            ((void (*)(uint32_t ui32Base,                                                            const tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampAddendSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds))ROM_EMACTABLE[48])
X#define ROM_EMACTimestampAddendSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds))ROM_EMACTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampConfigGet                                            \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t *pui32SubSecondInc))ROM_EMACTABLE[49])
X#define ROM_EMACTimestampConfigGet                                                    ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t *pui32SubSecondInc))ROM_EMACTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampConfigSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32SubSecondInc))ROM_EMACTABLE[50])
X#define ROM_EMACTimestampConfigSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32SubSecondInc))ROM_EMACTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampDisable                                              \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[51])
X#define ROM_EMACTimestampDisable                                                      ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampEnable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[52])
X#define ROM_EMACTimestampEnable                                                       ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampIntStatus                                            \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[53])
X#define ROM_EMACTimestampIntStatus                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSCommand                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Cmd))ROM_EMACTABLE[54])
X#define ROM_EMACTimestampPPSCommand                                                   ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Cmd))ROM_EMACTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSCommandModeSet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_EMACTABLE[55])
X#define ROM_EMACTimestampPPSCommandModeSet                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_EMACTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSPeriodSet                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Period,                                       \
S                   uint32_t ui32Width))ROM_EMACTABLE[56])
X#define ROM_EMACTimestampPPSPeriodSet                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Period,                                                          uint32_t ui32Width))ROM_EMACTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSSimpleModeSet                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32FreqConfig))ROM_EMACTABLE[57])
X#define ROM_EMACTimestampPPSSimpleModeSet                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32FreqConfig))ROM_EMACTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampSysTimeGet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Seconds,                                    \
S                   uint32_t *pui32SubSeconds))ROM_EMACTABLE[58])
X#define ROM_EMACTimestampSysTimeGet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Seconds,                                                       uint32_t *pui32SubSeconds))ROM_EMACTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampSysTimeSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds,                                      \
S                   uint32_t ui32SubSeconds))ROM_EMACTABLE[59])
X#define ROM_EMACTimestampSysTimeSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds,                                                         uint32_t ui32SubSeconds))ROM_EMACTABLE[59])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampSysTimeUpdate                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds,                                      \
S                   uint32_t ui32SubSeconds,                                   \
S                   bool bInc))ROM_EMACTABLE[60])
X#define ROM_EMACTimestampSysTimeUpdate                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds,                                                         uint32_t ui32SubSeconds,                                                      bool bInc))ROM_EMACTABLE[60])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampTargetIntDisable                                     \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[61])
X#define ROM_EMACTimestampTargetIntDisable                                             ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[61])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampTargetIntEnable                                      \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[62])
X#define ROM_EMACTimestampTargetIntEnable                                              ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[62])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampTargetSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds,                                      \
S                   uint32_t ui32Nanoseconds))ROM_EMACTABLE[63])
X#define ROM_EMACTimestampTargetSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds,                                                         uint32_t ui32Nanoseconds))ROM_EMACTABLE[63])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANHashFilterBitCalculate                                    \
S        ((uint32_t (*)(uint16_t ui16Tag))ROM_EMACTABLE[64])
X#define ROM_EMACVLANHashFilterBitCalculate                                            ((uint32_t (*)(uint16_t ui16Tag))ROM_EMACTABLE[64])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANHashFilterGet                                             \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[65])
X#define ROM_EMACVLANHashFilterGet                                                     ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[65])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANHashFilterSet                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Hash))ROM_EMACTABLE[66])
X#define ROM_EMACVLANHashFilterSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Hash))ROM_EMACTABLE[66])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANRxConfigGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint16_t *pui16Tag))ROM_EMACTABLE[67])
X#define ROM_EMACVLANRxConfigGet                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            uint16_t *pui16Tag))ROM_EMACTABLE[67])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANRxConfigSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint16_t ui16Tag,                                          \
S                   uint32_t ui32Config))ROM_EMACTABLE[68])
X#define ROM_EMACVLANRxConfigSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint16_t ui16Tag,                                                             uint32_t ui32Config))ROM_EMACTABLE[68])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANTxConfigGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint16_t *pui16Tag))ROM_EMACTABLE[69])
X#define ROM_EMACVLANTxConfigGet                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            uint16_t *pui16Tag))ROM_EMACTABLE[69])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANTxConfigSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint16_t ui16Tag,                                          \
S                   uint32_t ui32Config))ROM_EMACTABLE[70])
X#define ROM_EMACVLANTxConfigSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint16_t ui16Tag,                                                             uint32_t ui32Config))ROM_EMACTABLE[70])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_UpdateEMAC                                                        \
S        ((void (*)(uint32_t ui32Clock))ROM_EMACTABLE[71])
X#define ROM_UpdateEMAC                                                                ((void (*)(uint32_t ui32Clock))ROM_EMACTABLE[71])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Flash API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProgram                                                      \
N        ((int32_t (*)(uint32_t *pui32Data,                                    \
N                      uint32_t ui32Address,                                   \
N                      uint32_t ui32Count))ROM_FLASHTABLE[0])
X#define ROM_FlashProgram                                                              ((int32_t (*)(uint32_t *pui32Data,                                                          uint32_t ui32Address,                                                         uint32_t ui32Count))ROM_FLASHTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashErase                                                        \
N        ((int32_t (*)(uint32_t ui32Address))ROM_FLASHTABLE[3])
X#define ROM_FlashErase                                                                ((int32_t (*)(uint32_t ui32Address))ROM_FLASHTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProtectGet                                                   \
N        ((tFlashProtection (*)(uint32_t ui32Address))ROM_FLASHTABLE[4])
X#define ROM_FlashProtectGet                                                           ((tFlashProtection (*)(uint32_t ui32Address))ROM_FLASHTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProtectSet                                                   \
N        ((int32_t (*)(uint32_t ui32Address,                                   \
N                      tFlashProtection eProtect))ROM_FLASHTABLE[5])
X#define ROM_FlashProtectSet                                                           ((int32_t (*)(uint32_t ui32Address,                                                         tFlashProtection eProtect))ROM_FLASHTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProtectSave                                                  \
N        ((int32_t (*)(void))ROM_FLASHTABLE[6])
X#define ROM_FlashProtectSave                                                          ((int32_t (*)(void))ROM_FLASHTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashUserGet                                                      \
N        ((int32_t (*)(uint32_t *pui32User0,                                   \
N                      uint32_t *pui32User1))ROM_FLASHTABLE[7])
X#define ROM_FlashUserGet                                                              ((int32_t (*)(uint32_t *pui32User0,                                                         uint32_t *pui32User1))ROM_FLASHTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashUserSet                                                      \
N        ((int32_t (*)(uint32_t ui32User0,                                     \
N                      uint32_t ui32User1))ROM_FLASHTABLE[8])
X#define ROM_FlashUserSet                                                              ((int32_t (*)(uint32_t ui32User0,                                                           uint32_t ui32User1))ROM_FLASHTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashUserSave                                                     \
N        ((int32_t (*)(void))ROM_FLASHTABLE[9])
X#define ROM_FlashUserSave                                                             ((int32_t (*)(void))ROM_FLASHTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntEnable                                                    \
N        ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[10])
X#define ROM_FlashIntEnable                                                            ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntDisable                                                   \
N        ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[11])
X#define ROM_FlashIntDisable                                                           ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntStatus                                                    \
N        ((uint32_t (*)(bool bMasked))ROM_FLASHTABLE[12])
X#define ROM_FlashIntStatus                                                            ((uint32_t (*)(bool bMasked))ROM_FLASHTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntClear                                                     \
N        ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[13])
X#define ROM_FlashIntClear                                                             ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[13])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the FPU API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUEnable                                                         \
N        ((void (*)(void))ROM_FPUTABLE[0])
X#define ROM_FPUEnable                                                                 ((void (*)(void))ROM_FPUTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUDisable                                                        \
N        ((void (*)(void))ROM_FPUTABLE[1])
X#define ROM_FPUDisable                                                                ((void (*)(void))ROM_FPUTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUFlushToZeroModeSet                                             \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[2])
X#define ROM_FPUFlushToZeroModeSet                                                     ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUHalfPrecisionModeSet                                           \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[3])
X#define ROM_FPUHalfPrecisionModeSet                                                   ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPULazyStackingEnable                                             \
N        ((void (*)(void))ROM_FPUTABLE[4])
X#define ROM_FPULazyStackingEnable                                                     ((void (*)(void))ROM_FPUTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUNaNModeSet                                                     \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[5])
X#define ROM_FPUNaNModeSet                                                             ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPURoundingModeSet                                                \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[6])
X#define ROM_FPURoundingModeSet                                                        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUStackingDisable                                                \
N        ((void (*)(void))ROM_FPUTABLE[7])
X#define ROM_FPUStackingDisable                                                        ((void (*)(void))ROM_FPUTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUStackingEnable                                                 \
N        ((void (*)(void))ROM_FPUTABLE[8])
X#define ROM_FPUStackingEnable                                                         ((void (*)(void))ROM_FPUTABLE[8])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the GPIO API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinWrite                                                      \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint8_t ui8Val))ROM_GPIOTABLE[0])
X#define ROM_GPIOPinWrite                                                              ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint8_t ui8Val))ROM_GPIOTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODirModeSet                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint32_t ui32PinIO))ROM_GPIOTABLE[1])
X#define ROM_GPIODirModeSet                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint32_t ui32PinIO))ROM_GPIOTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODirModeGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Port,                                     \
N                       uint8_t ui8Pin))ROM_GPIOTABLE[2])
X#define ROM_GPIODirModeGet                                                            ((uint32_t (*)(uint32_t ui32Port,                                                            uint8_t ui8Pin))ROM_GPIOTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOIntTypeSet                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint32_t ui32IntType))ROM_GPIOTABLE[3])
X#define ROM_GPIOIntTypeSet                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint32_t ui32IntType))ROM_GPIOTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOIntTypeGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Port,                                     \
N                       uint8_t ui8Pin))ROM_GPIOTABLE[4])
X#define ROM_GPIOIntTypeGet                                                            ((uint32_t (*)(uint32_t ui32Port,                                                            uint8_t ui8Pin))ROM_GPIOTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_GPIOPadConfigSet                                                  \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint32_t ui32Strength,                                     \
N                   uint32_t ui32PadType))ROM_GPIOTABLE[5])
X#define ROM_GPIOPadConfigSet                                                          ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint32_t ui32Strength,                                                        uint32_t ui32PadType))ROM_GPIOTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPadConfigGet                                                  \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pin,                                            \
N                   uint32_t *pui32Strength,                                   \
N                   uint32_t *pui32PadType))ROM_GPIOTABLE[6])
X#define ROM_GPIOPadConfigGet                                                          ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pin,                                                               uint32_t *pui32Strength,                                                      uint32_t *pui32PadType))ROM_GPIOTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinRead                                                       \
N        ((int32_t (*)(uint32_t ui32Port,                                      \
N                      uint8_t ui8Pins))ROM_GPIOTABLE[11])
X#define ROM_GPIOPinRead                                                               ((int32_t (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_GPIOPinTypeCAN                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[12])
X#define ROM_GPIOPinTypeCAN                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeComparator                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[13])
X#define ROM_GPIOPinTypeComparator                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeGPIOInput                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[14])
X#define ROM_GPIOPinTypeGPIOInput                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeGPIOOutput                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[15])
X#define ROM_GPIOPinTypeGPIOOutput                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeI2C                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[16])
X#define ROM_GPIOPinTypeI2C                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypePWM                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[17])
X#define ROM_GPIOPinTypePWM                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeQEI                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[18])
X#define ROM_GPIOPinTypeQEI                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeSSI                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[19])
X#define ROM_GPIOPinTypeSSI                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeTimer                                                  \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[20])
X#define ROM_GPIOPinTypeTimer                                                          ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeUART                                                   \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[21])
X#define ROM_GPIOPinTypeUART                                                           ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeGPIOOutputOD                                           \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[22])
X#define ROM_GPIOPinTypeGPIOOutputOD                                                   ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeADC                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[23])
X#define ROM_GPIOPinTypeADC                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeUSBDigital                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[24])
X#define ROM_GPIOPinTypeUSBDigital                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinConfigure                                                  \
N        ((void (*)(uint32_t ui32PinConfig))ROM_GPIOTABLE[26])
X#define ROM_GPIOPinConfigure                                                          ((void (*)(uint32_t ui32PinConfig))ROM_GPIOTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeUSBAnalog                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[28])
X#define ROM_GPIOPinTypeUSBAnalog                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODMATriggerEnable                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[31])
X#define ROM_GPIODMATriggerEnable                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODMATriggerDisable                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[32])
X#define ROM_GPIODMATriggerDisable                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOADCTriggerEnable                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[33])
X#define ROM_GPIOADCTriggerEnable                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOADCTriggerDisable                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[34])
X#define ROM_GPIOADCTriggerDisable                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeI2CSCL                                                 \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[39])
X#define ROM_GPIOPinTypeI2CSCL                                                         ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOPinTypeOneWire                                                \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint8_t ui8Pins))ROM_GPIOTABLE[44])
X#define ROM_GPIOPinTypeOneWire                                                        ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOPinTypeWakeHigh                                               \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint8_t ui8Pins))ROM_GPIOTABLE[48])
X#define ROM_GPIOPinTypeWakeHigh                                                       ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOPinTypeWakeLow                                                \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint8_t ui8Pins))ROM_GPIOTABLE[49])
X#define ROM_GPIOPinTypeWakeLow                                                        ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntClear                                                      \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint32_t ui32IntFlags))ROM_GPIOTABLE[51])
X#define ROM_GPIOIntClear                                                              ((void (*)(uint32_t ui32Port,                                                            uint32_t ui32IntFlags))ROM_GPIOTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntDisable                                                    \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint32_t ui32IntFlags))ROM_GPIOTABLE[52])
X#define ROM_GPIOIntDisable                                                            ((void (*)(uint32_t ui32Port,                                                            uint32_t ui32IntFlags))ROM_GPIOTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntEnable                                                     \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint32_t ui32IntFlags))ROM_GPIOTABLE[53])
X#define ROM_GPIOIntEnable                                                             ((void (*)(uint32_t ui32Port,                                                            uint32_t ui32IntFlags))ROM_GPIOTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntStatus                                                     \
S        ((uint32_t (*)(uint32_t ui32Port,                                     \
S                       bool bMasked))ROM_GPIOTABLE[54])
X#define ROM_GPIOIntStatus                                                             ((uint32_t (*)(uint32_t ui32Port,                                                            bool bMasked))ROM_GPIOTABLE[54])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Hibernate API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntClear                                                 \
N        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[0])
X#define ROM_HibernateIntClear                                                         ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateEnableExpClk                                             \
N        ((void (*)(uint32_t ui32HibClk))ROM_HIBERNATETABLE[1])
X#define ROM_HibernateEnableExpClk                                                     ((void (*)(uint32_t ui32HibClk))ROM_HIBERNATETABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateDisable                                                  \
N        ((void (*)(void))ROM_HIBERNATETABLE[2])
X#define ROM_HibernateDisable                                                          ((void (*)(void))ROM_HIBERNATETABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCEnable                                                \
N        ((void (*)(void))ROM_HIBERNATETABLE[4])
X#define ROM_HibernateRTCEnable                                                        ((void (*)(void))ROM_HIBERNATETABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCDisable                                               \
N        ((void (*)(void))ROM_HIBERNATETABLE[5])
X#define ROM_HibernateRTCDisable                                                       ((void (*)(void))ROM_HIBERNATETABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateWakeSet                                                  \
N        ((void (*)(uint32_t ui32WakeFlags))ROM_HIBERNATETABLE[6])
X#define ROM_HibernateWakeSet                                                          ((void (*)(uint32_t ui32WakeFlags))ROM_HIBERNATETABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateWakeGet                                                  \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[7])
X#define ROM_HibernateWakeGet                                                          ((uint32_t (*)(void))ROM_HIBERNATETABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateLowBatSet                                                \
N        ((void (*)(uint32_t ui32LowBatFlags))ROM_HIBERNATETABLE[8])
X#define ROM_HibernateLowBatSet                                                        ((void (*)(uint32_t ui32LowBatFlags))ROM_HIBERNATETABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateLowBatGet                                                \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[9])
X#define ROM_HibernateLowBatGet                                                        ((uint32_t (*)(void))ROM_HIBERNATETABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCSet                                                   \
N        ((void (*)(uint32_t ui32RTCValue))ROM_HIBERNATETABLE[10])
X#define ROM_HibernateRTCSet                                                           ((void (*)(uint32_t ui32RTCValue))ROM_HIBERNATETABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCGet                                                   \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[11])
X#define ROM_HibernateRTCGet                                                           ((uint32_t (*)(void))ROM_HIBERNATETABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCTrimSet                                               \
N        ((void (*)(uint32_t ui32Trim))ROM_HIBERNATETABLE[16])
X#define ROM_HibernateRTCTrimSet                                                       ((void (*)(uint32_t ui32Trim))ROM_HIBERNATETABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCTrimGet                                               \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[17])
X#define ROM_HibernateRTCTrimGet                                                       ((uint32_t (*)(void))ROM_HIBERNATETABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateDataSet                                                  \
N        ((void (*)(uint32_t *pui32Data,                                       \
N                   uint32_t ui32Count))ROM_HIBERNATETABLE[18])
X#define ROM_HibernateDataSet                                                          ((void (*)(uint32_t *pui32Data,                                                          uint32_t ui32Count))ROM_HIBERNATETABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateDataGet                                                  \
N        ((void (*)(uint32_t *pui32Data,                                       \
N                   uint32_t ui32Count))ROM_HIBERNATETABLE[19])
X#define ROM_HibernateDataGet                                                          ((void (*)(uint32_t *pui32Data,                                                          uint32_t ui32Count))ROM_HIBERNATETABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRequest                                                  \
N        ((void (*)(void))ROM_HIBERNATETABLE[20])
X#define ROM_HibernateRequest                                                          ((void (*)(void))ROM_HIBERNATETABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntEnable                                                \
N        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[21])
X#define ROM_HibernateIntEnable                                                        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntDisable                                               \
N        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[22])
X#define ROM_HibernateIntDisable                                                       ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntStatus                                                \
N        ((uint32_t (*)(bool bMasked))ROM_HIBERNATETABLE[23])
X#define ROM_HibernateIntStatus                                                        ((uint32_t (*)(bool bMasked))ROM_HIBERNATETABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIsActive                                                 \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[24])
X#define ROM_HibernateIsActive                                                         ((uint32_t (*)(void))ROM_HIBERNATETABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCSSGet                                                 \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[27])
X#define ROM_HibernateRTCSSGet                                                         ((uint32_t (*)(void))ROM_HIBERNATETABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateClockConfig                                              \
N        ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[28])
X#define ROM_HibernateClockConfig                                                      ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateBatCheckStart                                            \
N        ((void (*)(void))ROM_HIBERNATETABLE[29])
X#define ROM_HibernateBatCheckStart                                                    ((void (*)(void))ROM_HIBERNATETABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateBatCheckDone                                             \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[30])
X#define ROM_HibernateBatCheckDone                                                     ((uint32_t (*)(void))ROM_HIBERNATETABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateGPIORetentionEnable                                      \
S        ((void (*)(void))ROM_HIBERNATETABLE[31])
X#define ROM_HibernateGPIORetentionEnable                                              ((void (*)(void))ROM_HIBERNATETABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateGPIORetentionDisable                                     \
S        ((void (*)(void))ROM_HIBERNATETABLE[32])
X#define ROM_HibernateGPIORetentionDisable                                             ((void (*)(void))ROM_HIBERNATETABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateGPIORetentionGet                                         \
S        ((bool (*)(void))ROM_HIBERNATETABLE[33])
X#define ROM_HibernateGPIORetentionGet                                                 ((bool (*)(void))ROM_HIBERNATETABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCounterMode                                              \
S        ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[34])
X#define ROM_HibernateCounterMode                                                      ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateCalendarSet                                              \
N        ((void (*)(struct tm *psTime))ROM_HIBERNATETABLE[35])
X#define ROM_HibernateCalendarSet                                                      ((void (*)(struct tm *psTime))ROM_HIBERNATETABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCalendarGet                                              \
S        ((int (*)(struct tm *psTime))ROM_HIBERNATETABLE[36])
X#define ROM_HibernateCalendarGet                                                      ((int (*)(struct tm *psTime))ROM_HIBERNATETABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCalendarMatchSet                                         \
S        ((void (*)(uint32_t ui32Index,                                        \
S                   struct tm *psTime))ROM_HIBERNATETABLE[37])
X#define ROM_HibernateCalendarMatchSet                                                 ((void (*)(uint32_t ui32Index,                                                           struct tm *psTime))ROM_HIBERNATETABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCalendarMatchGet                                         \
S        ((void (*)(uint32_t ui32Index,                                        \
S                   struct tm *psTime))ROM_HIBERNATETABLE[38])
X#define ROM_HibernateCalendarMatchGet                                                 ((void (*)(uint32_t ui32Index,                                                           struct tm *psTime))ROM_HIBERNATETABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperDisable                                            \
S        ((void (*)(void))ROM_HIBERNATETABLE[39])
X#define ROM_HibernateTamperDisable                                                    ((void (*)(void))ROM_HIBERNATETABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEnable                                             \
S        ((void (*)(void))ROM_HIBERNATETABLE[40])
X#define ROM_HibernateTamperEnable                                                     ((void (*)(void))ROM_HIBERNATETABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEventsClear                                        \
S        ((void (*)(void))ROM_HIBERNATETABLE[41])
X#define ROM_HibernateTamperEventsClear                                                ((void (*)(void))ROM_HIBERNATETABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEventsConfig                                       \
S        ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[42])
X#define ROM_HibernateTamperEventsConfig                                               ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEventsGet                                          \
S        ((bool (*)(uint32_t ui32Index,                                        \
S                   uint32_t *pui32RTC,                                        \
S                   uint32_t *pui32Event))ROM_HIBERNATETABLE[43])
X#define ROM_HibernateTamperEventsGet                                                  ((bool (*)(uint32_t ui32Index,                                                           uint32_t *pui32RTC,                                                           uint32_t *pui32Event))ROM_HIBERNATETABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperExtOscValid                                        \
S        ((bool (*)(void))ROM_HIBERNATETABLE[44])
X#define ROM_HibernateTamperExtOscValid                                                ((bool (*)(void))ROM_HIBERNATETABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperExtOscRecover                                      \
S        ((void (*)(void))ROM_HIBERNATETABLE[45])
X#define ROM_HibernateTamperExtOscRecover                                              ((void (*)(void))ROM_HIBERNATETABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperIODisable                                          \
S        ((void (*)(uint32_t ui32Input))ROM_HIBERNATETABLE[46])
X#define ROM_HibernateTamperIODisable                                                  ((void (*)(uint32_t ui32Input))ROM_HIBERNATETABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperIOEnable                                           \
S        ((void (*)(uint32_t ui32Input,                                        \
S                   uint32_t ui32Config))ROM_HIBERNATETABLE[47])
X#define ROM_HibernateTamperIOEnable                                                   ((void (*)(uint32_t ui32Input,                                                           uint32_t ui32Config))ROM_HIBERNATETABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperStatusGet                                          \
S        ((uint32_t (*)(void))ROM_HIBERNATETABLE[48])
X#define ROM_HibernateTamperStatusGet                                                  ((uint32_t (*)(void))ROM_HIBERNATETABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_HibernateRTCMatchGet                                              \
S        ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[49])
X#define ROM_HibernateRTCMatchGet                                                      ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_HibernateRTCMatchSet                                              \
S        ((void (*)(uint32_t ui32Match,                                        \
S                   uint32_t ui32Value))ROM_HIBERNATETABLE[50])
X#define ROM_HibernateRTCMatchSet                                                      ((void (*)(uint32_t ui32Match,                                                           uint32_t ui32Value))ROM_HIBERNATETABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateRTCSSMatchGet                                            \
S        ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[51])
X#define ROM_HibernateRTCSSMatchGet                                                    ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_HibernateRTCSSMatchSet                                            \
S        ((void (*)(uint32_t ui32Match,                                        \
S                   uint32_t ui32Value))ROM_HIBERNATETABLE[52])
X#define ROM_HibernateRTCSSMatchSet                                                    ((void (*)(uint32_t ui32Match,                                                           uint32_t ui32Value))ROM_HIBERNATETABLE[52])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the I2C API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterDataPut                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8Data))ROM_I2CTABLE[0])
X#define ROM_I2CMasterDataPut                                                          ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterInitExpClk                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32I2CClk,                                       \
N                   bool bFast))ROM_I2CTABLE[1])
X#define ROM_I2CMasterInitExpClk                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32I2CClk,                                                          bool bFast))ROM_I2CTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveInit                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8SlaveAddr))ROM_I2CTABLE[2])
X#define ROM_I2CSlaveInit                                                              ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8SlaveAddr))ROM_I2CTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterEnable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[3])
X#define ROM_I2CMasterEnable                                                           ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveEnable                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[4])
X#define ROM_I2CSlaveEnable                                                            ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterDisable                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[5])
X#define ROM_I2CMasterDisable                                                          ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveDisable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[6])
X#define ROM_I2CSlaveDisable                                                           ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntEnable                                                \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[7])
X#define ROM_I2CMasterIntEnable                                                        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntEnable                                                 \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[8])
X#define ROM_I2CSlaveIntEnable                                                         ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntDisable                                               \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[9])
X#define ROM_I2CMasterIntDisable                                                       ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntDisable                                                \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[10])
X#define ROM_I2CSlaveIntDisable                                                        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntStatus                                                \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   bool bMasked))ROM_I2CTABLE[11])
X#define ROM_I2CMasterIntStatus                                                        ((bool (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntStatus                                                 \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   bool bMasked))ROM_I2CTABLE[12])
X#define ROM_I2CSlaveIntStatus                                                         ((bool (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntClear                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[13])
X#define ROM_I2CMasterIntClear                                                         ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntClear                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[14])
X#define ROM_I2CSlaveIntClear                                                          ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterSlaveAddrSet                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8SlaveAddr,                                      \
N                   bool bReceive))ROM_I2CTABLE[15])
X#define ROM_I2CMasterSlaveAddrSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8SlaveAddr,                                                         bool bReceive))ROM_I2CTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterBusy                                                     \
N        ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[16])
X#define ROM_I2CMasterBusy                                                             ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterBusBusy                                                  \
N        ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[17])
X#define ROM_I2CMasterBusBusy                                                          ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterControl                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Cmd))ROM_I2CTABLE[18])
X#define ROM_I2CMasterControl                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Cmd))ROM_I2CTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterErr                                                      \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[19])
X#define ROM_I2CMasterErr                                                              ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterDataGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[20])
X#define ROM_I2CMasterDataGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveStatus                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[21])
X#define ROM_I2CSlaveStatus                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveDataPut                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Data))ROM_I2CTABLE[22])
X#define ROM_I2CSlaveDataPut                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveDataGet                                                   \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[23])
X#define ROM_I2CSlaveDataGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateI2C                                                         \
N        ((void (*)(void))ROM_I2CTABLE[24])
X#define ROM_UpdateI2C                                                                 ((void (*)(void))ROM_I2CTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntEnableEx                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_I2CTABLE[25])
X#define ROM_I2CSlaveIntEnableEx                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntDisableEx                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_I2CTABLE[26])
X#define ROM_I2CSlaveIntDisableEx                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntStatusEx                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_I2CTABLE[27])
X#define ROM_I2CSlaveIntStatusEx                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntClearEx                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_I2CTABLE[28])
X#define ROM_I2CSlaveIntClearEx                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntEnableEx                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_I2CTABLE[29])
X#define ROM_I2CMasterIntEnableEx                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntDisableEx                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_I2CTABLE[30])
X#define ROM_I2CMasterIntDisableEx                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntStatusEx                                              \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_I2CTABLE[31])
X#define ROM_I2CMasterIntStatusEx                                                      ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntClearEx                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_I2CTABLE[32])
X#define ROM_I2CMasterIntClearEx                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterTimeoutSet                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Value))ROM_I2CTABLE[33])
X#define ROM_I2CMasterTimeoutSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Value))ROM_I2CTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveACKOverride                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bEnable))ROM_I2CTABLE[34])
X#define ROM_I2CSlaveACKOverride                                                       ((void (*)(uint32_t ui32Base,                                                            bool bEnable))ROM_I2CTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveACKValueSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bACK))ROM_I2CTABLE[35])
X#define ROM_I2CSlaveACKValueSet                                                       ((void (*)(uint32_t ui32Base,                                                            bool bACK))ROM_I2CTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveAddressSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8AddrNum,                                        \
S                   uint8_t ui8SlaveAddr))ROM_I2CTABLE[37])
X#define ROM_I2CSlaveAddressSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8AddrNum,                                                           uint8_t ui8SlaveAddr))ROM_I2CTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterLineStateGet                                             \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[38])
X#define ROM_I2CMasterLineStateGet                                                     ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CTxFIFOConfigSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[39])
X#define ROM_I2CTxFIFOConfigSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CTxFIFOFlush                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[40])
X#define ROM_I2CTxFIFOFlush                                                            ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CRxFIFOConfigSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[41])
X#define ROM_I2CRxFIFOConfigSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CRxFIFOFlush                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[42])
X#define ROM_I2CRxFIFOFlush                                                            ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFOStatus                                                     \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[43])
X#define ROM_I2CFIFOStatus                                                             ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataPut                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Data))ROM_I2CTABLE[44])
X#define ROM_I2CFIFODataPut                                                            ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataPutNonBlocking                                         \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t ui8Data))ROM_I2CTABLE[45])
X#define ROM_I2CFIFODataPutNonBlocking                                                 ((uint32_t (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataGet                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[46])
X#define ROM_I2CFIFODataGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataGetNonBlocking                                         \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t *pui8Data))ROM_I2CTABLE[47])
X#define ROM_I2CFIFODataGetNonBlocking                                                 ((uint32_t (*)(uint32_t ui32Base,                                                            uint8_t *pui8Data))ROM_I2CTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CMasterBurstLengthSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Length))ROM_I2CTABLE[48])
X#define ROM_I2CMasterBurstLengthSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Length))ROM_I2CTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CMasterBurstCountGet                                            \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[49])
X#define ROM_I2CMasterBurstCountGet                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveFIFODisable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[50])
X#define ROM_I2CSlaveFIFODisable                                                       ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveFIFOEnable                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[51])
X#define ROM_I2CSlaveFIFOEnable                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CMasterGlitchFilterConfigSet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[54])
X#define ROM_I2CMasterGlitchFilterConfigSet                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[54])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Interrupt API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntEnable                                                         \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[0])
X#define ROM_IntEnable                                                                 ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntMasterEnable                                                   \
N        ((bool (*)(void))ROM_INTERRUPTTABLE[1])
X#define ROM_IntMasterEnable                                                           ((bool (*)(void))ROM_INTERRUPTTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntMasterDisable                                                  \
N        ((bool (*)(void))ROM_INTERRUPTTABLE[2])
X#define ROM_IntMasterDisable                                                          ((bool (*)(void))ROM_INTERRUPTTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntDisable                                                        \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[3])
X#define ROM_IntDisable                                                                ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityGroupingSet                                            \
N        ((void (*)(uint32_t ui32Bits))ROM_INTERRUPTTABLE[4])
X#define ROM_IntPriorityGroupingSet                                                    ((void (*)(uint32_t ui32Bits))ROM_INTERRUPTTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityGroupingGet                                            \
N        ((uint32_t (*)(void))ROM_INTERRUPTTABLE[5])
X#define ROM_IntPriorityGroupingGet                                                    ((uint32_t (*)(void))ROM_INTERRUPTTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPrioritySet                                                    \
N        ((void (*)(uint32_t ui32Interrupt,                                    \
N                   uint8_t ui8Priority))ROM_INTERRUPTTABLE[6])
X#define ROM_IntPrioritySet                                                            ((void (*)(uint32_t ui32Interrupt,                                                       uint8_t ui8Priority))ROM_INTERRUPTTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityGet                                                    \
N        ((int32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[7])
X#define ROM_IntPriorityGet                                                            ((int32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPendSet                                                        \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[8])
X#define ROM_IntPendSet                                                                ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPendClear                                                      \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[9])
X#define ROM_IntPendClear                                                              ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityMaskSet                                                \
N        ((void (*)(uint32_t ui32PriorityMask))ROM_INTERRUPTTABLE[10])
X#define ROM_IntPriorityMaskSet                                                        ((void (*)(uint32_t ui32PriorityMask))ROM_INTERRUPTTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityMaskGet                                                \
N        ((uint32_t (*)(void))ROM_INTERRUPTTABLE[11])
X#define ROM_IntPriorityMaskGet                                                        ((uint32_t (*)(void))ROM_INTERRUPTTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntIsEnabled                                                      \
N        ((uint32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[12])
X#define ROM_IntIsEnabled                                                              ((uint32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_IntTrigger                                                        \
S        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[13])
X#define ROM_IntTrigger                                                                ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[13])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the LCD API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_LCDTABLE[0])
X#define ROM_LCDIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_LCDTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDClockReset                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Clocks))ROM_LCDTABLE[1])
X#define ROM_LCDClockReset                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Clocks))ROM_LCDTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDDMAConfigSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_LCDTABLE[2])
X#define ROM_LCDDMAConfigSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_LCDTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDCommandWrite                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint16_t ui16Cmd))ROM_LCDTABLE[3])
X#define ROM_LCDIDDCommandWrite                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Cmd))ROM_LCDTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDConfigSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_LCDTABLE[4])
X#define ROM_LCDIDDConfigSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_LCDTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDataRead                                                    \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS))ROM_LCDTABLE[5])
X#define ROM_LCDIDDDataRead                                                            ((uint16_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_LCDTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDataWrite                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint16_t ui16Data))ROM_LCDTABLE[6])
X#define ROM_LCDIDDDataWrite                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Data))ROM_LCDTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDMADisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[7])
X#define ROM_LCDIDDDMADisable                                                          ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDMAWrite                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   const uint32_t *pui32Data,                                 \
S                   uint32_t ui32Count))ROM_LCDTABLE[8])
X#define ROM_LCDIDDDMAWrite                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              const uint32_t *pui32Data,                                                    uint32_t ui32Count))ROM_LCDTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDIndexedRead                                                 \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS,                                       \
S                       uint16_t ui16Addr))ROM_LCDTABLE[9])
X#define ROM_LCDIDDIndexedRead                                                         ((uint16_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Addr))ROM_LCDTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDIndexedWrite                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint16_t ui16Addr,                                         \
S                   uint16_t ui16Data))ROM_LCDTABLE[10])
X#define ROM_LCDIDDIndexedWrite                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Addr,                                                            uint16_t ui16Data))ROM_LCDTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDStatusRead                                                  \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS))ROM_LCDTABLE[11])
X#define ROM_LCDIDDStatusRead                                                          ((uint16_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_LCDTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDTimingSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   const tLCDIDDTiming *pTiming))ROM_LCDTABLE[12])
X#define ROM_LCDIDDTimingSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              const tLCDIDDTiming *pTiming))ROM_LCDTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntClear                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_LCDTABLE[13])
X#define ROM_LCDIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_LCDTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_LCDTABLE[14])
X#define ROM_LCDIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_LCDTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_LCDTABLE[15])
X#define ROM_LCDIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_LCDTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDModeSet                                                        \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t ui8Mode,                                       \
S                       uint32_t ui32PixClk,                                   \
S                       uint32_t ui32SysClk))ROM_LCDTABLE[16])
X#define ROM_LCDModeSet                                                                ((uint32_t (*)(uint32_t ui32Base,                                                            uint8_t ui8Mode,                                                              uint32_t ui32PixClk,                                                          uint32_t ui32SysClk))ROM_LCDTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterACBiasIntCountSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Count))ROM_LCDTABLE[17])
X#define ROM_LCDRasterACBiasIntCountSet                                                ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Count))ROM_LCDTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterConfigSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint8_t ui8PalLoadDelay))ROM_LCDTABLE[18])
X#define ROM_LCDRasterConfigSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint8_t ui8PalLoadDelay))ROM_LCDTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterDisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[19])
X#define ROM_LCDRasterDisable                                                          ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterEnable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[20])
X#define ROM_LCDRasterEnable                                                           ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterFrameBufferSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Buffer,                                         \
S                   uint32_t *pui32Addr,                                       \
S                   uint32_t ui32NumBytes))ROM_LCDTABLE[21])
X#define ROM_LCDRasterFrameBufferSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Buffer,                                                            uint32_t *pui32Addr,                                                          uint32_t ui32NumBytes))ROM_LCDTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterPaletteSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Type,                                         \
S                   uint32_t *pui32PalAddr,                                    \
S                   const uint32_t *pui32SrcColors,                            \
S                   uint32_t ui32Start,                                        \
S                   uint32_t ui32Count))ROM_LCDTABLE[22])
X#define ROM_LCDRasterPaletteSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Type,                                                            uint32_t *pui32PalAddr,                                                       const uint32_t *pui32SrcColors,                                               uint32_t ui32Start,                                                           uint32_t ui32Count))ROM_LCDTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterSubPanelConfigSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags,                                        \
S                   uint32_t ui32BottomLines,                                  \
S                   uint32_t ui32DefaultPixel))ROM_LCDTABLE[23])
X#define ROM_LCDRasterSubPanelConfigSet                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags,                                                           uint32_t ui32BottomLines,                                                     uint32_t ui32DefaultPixel))ROM_LCDTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterSubPanelDisable                                          \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[24])
X#define ROM_LCDRasterSubPanelDisable                                                  ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterSubPanelEnable                                           \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[25])
X#define ROM_LCDRasterSubPanelEnable                                                   ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterTimingSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   const tLCDRasterTiming *pTiming))ROM_LCDTABLE[26])
X#define ROM_LCDRasterTimingSet                                                        ((void (*)(uint32_t ui32Base,                                                            const tLCDRasterTiming *pTiming))ROM_LCDTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_LCDRasterEnabled                                                  \
S        ((bool (*)(uint32_t ui32Base))ROM_LCDTABLE[27])
X#define ROM_LCDRasterEnabled                                                          ((bool (*)(uint32_t ui32Base))ROM_LCDTABLE[27])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the MPU API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPUEnable                                                         \
N        ((void (*)(uint32_t ui32MPUConfig))ROM_MPUTABLE[0])
X#define ROM_MPUEnable                                                                 ((void (*)(uint32_t ui32MPUConfig))ROM_MPUTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPUDisable                                                        \
N        ((void (*)(void))ROM_MPUTABLE[1])
X#define ROM_MPUDisable                                                                ((void (*)(void))ROM_MPUTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionCountGet                                                 \
N        ((uint32_t (*)(void))ROM_MPUTABLE[2])
X#define ROM_MPURegionCountGet                                                         ((uint32_t (*)(void))ROM_MPUTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionEnable                                                   \
N        ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[3])
X#define ROM_MPURegionEnable                                                           ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionDisable                                                  \
N        ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[4])
X#define ROM_MPURegionDisable                                                          ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionSet                                                      \
N        ((void (*)(uint32_t ui32Region,                                       \
N                   uint32_t ui32Addr,                                         \
N                   uint32_t ui32Flags))ROM_MPUTABLE[5])
X#define ROM_MPURegionSet                                                              ((void (*)(uint32_t ui32Region,                                                          uint32_t ui32Addr,                                                            uint32_t ui32Flags))ROM_MPUTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionGet                                                      \
N        ((void (*)(uint32_t ui32Region,                                       \
N                   uint32_t *pui32Addr,                                       \
N                   uint32_t *pui32Flags))ROM_MPUTABLE[6])
X#define ROM_MPURegionGet                                                              ((void (*)(uint32_t ui32Region,                                                          uint32_t *pui32Addr,                                                          uint32_t *pui32Flags))ROM_MPUTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the OneWire API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntStatus                                                  \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_ONEWIRETABLE[0])
X#define ROM_OneWireIntStatus                                                          ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_ONEWIRETABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireBusReset                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[1])
X#define ROM_OneWireBusReset                                                           ((void (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireBusStatus                                                  \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[2])
X#define ROM_OneWireBusStatus                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDataGet                                                    \
S        ((void (*)(uint32_t u3i2Base,                                         \
S                   uint32_t *pui32Data))ROM_ONEWIRETABLE[3])
X#define ROM_OneWireDataGet                                                            ((void (*)(uint32_t u3i2Base,                                                            uint32_t *pui32Data))ROM_ONEWIRETABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDataGetNonBlocking                                         \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Data))ROM_ONEWIRETABLE[4])
X#define ROM_OneWireDataGetNonBlocking                                                 ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Data))ROM_ONEWIRETABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireInit                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32InitFlags))ROM_ONEWIRETABLE[5])
X#define ROM_OneWireInit                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32InitFlags))ROM_ONEWIRETABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntClear                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ONEWIRETABLE[6])
X#define ROM_OneWireIntClear                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ONEWIRETABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntDisable                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ONEWIRETABLE[7])
X#define ROM_OneWireIntDisable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ONEWIRETABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntEnable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ONEWIRETABLE[8])
X#define ROM_OneWireIntEnable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ONEWIRETABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireTransaction                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32OpFlags,                                      \
S                   uint32_t ui32Data,                                         \
S                   uint32_t ui32BitCnt))ROM_ONEWIRETABLE[9])
X#define ROM_OneWireTransaction                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32OpFlags,                                                         uint32_t ui32Data,                                                            uint32_t ui32BitCnt))ROM_ONEWIRETABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDMADisable                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[10])
X#define ROM_OneWireDMADisable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDMAEnable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[11])
X#define ROM_OneWireDMAEnable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[11])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the PWM API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMPulseWidthSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOut,                                       \
N                   uint32_t ui32Width))ROM_PWMTABLE[0])
X#define ROM_PWMPulseWidthSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOut,                                                          uint32_t ui32Width))ROM_PWMTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenConfigure                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Config))ROM_PWMTABLE[1])
X#define ROM_PWMGenConfigure                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Config))ROM_PWMTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenPeriodSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Period))ROM_PWMTABLE[2])
X#define ROM_PWMGenPeriodSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Period))ROM_PWMTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenPeriodGet                                                   \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen))ROM_PWMTABLE[3])
X#define ROM_PWMGenPeriodGet                                                           ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen))ROM_PWMTABLE[4])
X#define ROM_PWMGenEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen))ROM_PWMTABLE[5])
X#define ROM_PWMGenDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMPulseWidthGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32PWMOut))ROM_PWMTABLE[6])
X#define ROM_PWMPulseWidthGet                                                          ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOut))ROM_PWMTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMDeadBandEnable                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint16_t ui16Rise,                                         \
N                   uint16_t ui16Fall))ROM_PWMTABLE[7])
X#define ROM_PWMDeadBandEnable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint16_t ui16Rise,                                                            uint16_t ui16Fall))ROM_PWMTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMDeadBandDisable                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen))ROM_PWMTABLE[8])
X#define ROM_PWMDeadBandDisable                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMSyncUpdate                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenBits))ROM_PWMTABLE[9])
X#define ROM_PWMSyncUpdate                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenBits))ROM_PWMTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMSyncTimeBase                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenBits))ROM_PWMTABLE[10])
X#define ROM_PWMSyncTimeBase                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenBits))ROM_PWMTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputState                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bEnable))ROM_PWMTABLE[11])
X#define ROM_PWMOutputState                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bEnable))ROM_PWMTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputInvert                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bInvert))ROM_PWMTABLE[12])
X#define ROM_PWMOutputInvert                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bInvert))ROM_PWMTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputFault                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bFaultSuppress))ROM_PWMTABLE[13])
X#define ROM_PWMOutputFault                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bFaultSuppress))ROM_PWMTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntTrigEnable                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32IntTrig))ROM_PWMTABLE[14])
X#define ROM_PWMGenIntTrigEnable                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32IntTrig))ROM_PWMTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntTrigDisable                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32IntTrig))ROM_PWMTABLE[15])
X#define ROM_PWMGenIntTrigDisable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32IntTrig))ROM_PWMTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntStatus                                                   \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen,                                      \
N                       bool bMasked))ROM_PWMTABLE[16])
X#define ROM_PWMGenIntStatus                                                           ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             bool bMasked))ROM_PWMTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntClear                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Ints))ROM_PWMTABLE[17])
X#define ROM_PWMGenIntClear                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Ints))ROM_PWMTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenFault))ROM_PWMTABLE[18])
X#define ROM_PWMIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenFault))ROM_PWMTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenFault))ROM_PWMTABLE[19])
X#define ROM_PWMIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenFault))ROM_PWMTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMFaultIntClear                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_PWMTABLE[20])
X#define ROM_PWMFaultIntClear                                                          ((void (*)(uint32_t ui32Base))ROM_PWMTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_PWMTABLE[21])
X#define ROM_PWMIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_PWMTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputFaultLevel                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bDriveHigh))ROM_PWMTABLE[22])
X#define ROM_PWMOutputFaultLevel                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bDriveHigh))ROM_PWMTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMFaultIntClearExt                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32FaultInts))ROM_PWMTABLE[23])
X#define ROM_PWMFaultIntClearExt                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32FaultInts))ROM_PWMTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultConfigure                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32MinFaultPeriod,                               \
N                   uint32_t ui32FaultSenses))ROM_PWMTABLE[24])
X#define ROM_PWMGenFaultConfigure                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32MinFaultPeriod,                                                  uint32_t ui32FaultSenses))ROM_PWMTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultTriggerSet                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Group,                                        \
N                   uint32_t ui32FaultTriggers))ROM_PWMTABLE[25])
X#define ROM_PWMGenFaultTriggerSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group,                                                           uint32_t ui32FaultTriggers))ROM_PWMTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultTriggerGet                                             \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen,                                      \
N                       uint32_t ui32Group))ROM_PWMTABLE[26])
X#define ROM_PWMGenFaultTriggerGet                                                     ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group))ROM_PWMTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultStatus                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen,                                      \
N                       uint32_t ui32Group))ROM_PWMTABLE[27])
X#define ROM_PWMGenFaultStatus                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group))ROM_PWMTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultClear                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Group,                                        \
N                   uint32_t ui32FaultTriggers))ROM_PWMTABLE[28])
X#define ROM_PWMGenFaultClear                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group,                                                           uint32_t ui32FaultTriggers))ROM_PWMTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_PWMClockSet                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_PWMTABLE[29])
X#define ROM_PWMClockSet                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_PWMTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_PWMClockGet                                                       \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_PWMTABLE[30])
X#define ROM_PWMClockGet                                                               ((uint32_t (*)(uint32_t ui32Base))ROM_PWMTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputUpdateMode                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   uint32_t ui32Mode))ROM_PWMTABLE[31])
X#define ROM_PWMOutputUpdateMode                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      uint32_t ui32Mode))ROM_PWMTABLE[31])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the QEI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIPositionGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[0])
X#define ROM_QEIPositionGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIEnable                                                         \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[1])
X#define ROM_QEIEnable                                                                 ((void (*)(uint32_t ui32Base))ROM_QEITABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIDisable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[2])
X#define ROM_QEIDisable                                                                ((void (*)(uint32_t ui32Base))ROM_QEITABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIConfigure                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Config,                                       \
N                   uint32_t ui32MaxPosition))ROM_QEITABLE[3])
X#define ROM_QEIConfigure                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32MaxPosition))ROM_QEITABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIPositionSet                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Position))ROM_QEITABLE[4])
X#define ROM_QEIPositionSet                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Position))ROM_QEITABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIDirectionGet                                                   \
N        ((int32_t (*)(uint32_t ui32Base))ROM_QEITABLE[5])
X#define ROM_QEIDirectionGet                                                           ((int32_t (*)(uint32_t ui32Base))ROM_QEITABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIErrorGet                                                       \
N        ((bool (*)(uint32_t ui32Base))ROM_QEITABLE[6])
X#define ROM_QEIErrorGet                                                               ((bool (*)(uint32_t ui32Base))ROM_QEITABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityEnable                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[7])
X#define ROM_QEIVelocityEnable                                                         ((void (*)(uint32_t ui32Base))ROM_QEITABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityDisable                                                \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[8])
X#define ROM_QEIVelocityDisable                                                        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityConfigure                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PreDiv,                                       \
N                   uint32_t ui32Period))ROM_QEITABLE[9])
X#define ROM_QEIVelocityConfigure                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PreDiv,                                                          uint32_t ui32Period))ROM_QEITABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[10])
X#define ROM_QEIVelocityGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_QEITABLE[11])
X#define ROM_QEIIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_QEITABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_QEITABLE[12])
X#define ROM_QEIIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_QEITABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_QEITABLE[13])
X#define ROM_QEIIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_QEITABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_QEITABLE[14])
X#define ROM_QEIIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_QEITABLE[14])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SHAMD5 API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntStatus                                                   \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_SHAMD5TABLE[0])
X#define ROM_SHAMD5IntStatus                                                           ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_SHAMD5TABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5ConfigSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_SHAMD5TABLE[1])
X#define ROM_SHAMD5ConfigSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_SHAMD5TABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DataProcess                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32DataSrc,                                    \
S                   uint32_t ui32DataLength,                                   \
S                   uint32_t *pui32HashResult))ROM_SHAMD5TABLE[2])
X#define ROM_SHAMD5DataProcess                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32DataSrc,                                                       uint32_t ui32DataLength,                                                      uint32_t *pui32HashResult))ROM_SHAMD5TABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DataWrite                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[3])
X#define ROM_SHAMD5DataWrite                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DataWriteNonBlocking                                        \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[4])
X#define ROM_SHAMD5DataWriteNonBlocking                                                ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DMADisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[5])
X#define ROM_SHAMD5DMADisable                                                          ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DMAEnable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[6])
X#define ROM_SHAMD5DMAEnable                                                           ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HashLengthSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Length))ROM_SHAMD5TABLE[7])
X#define ROM_SHAMD5HashLengthSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Length))ROM_SHAMD5TABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACKeySet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[8])
X#define ROM_SHAMD5HMACKeySet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACPPKeyGenerate                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key,                                        \
S                   uint32_t *pui32PPKey))ROM_SHAMD5TABLE[9])
X#define ROM_SHAMD5HMACPPKeyGenerate                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key,                                                           uint32_t *pui32PPKey))ROM_SHAMD5TABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACPPKeySet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[10])
X#define ROM_SHAMD5HMACPPKeySet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACProcess                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32DataSrc,                                    \
S                   uint32_t ui32DataLength,                                   \
S                   uint32_t *pui32HashResult))ROM_SHAMD5TABLE[11])
X#define ROM_SHAMD5HMACProcess                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32DataSrc,                                                       uint32_t ui32DataLength,                                                      uint32_t *pui32HashResult))ROM_SHAMD5TABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntClear                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_SHAMD5TABLE[12])
X#define ROM_SHAMD5IntClear                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SHAMD5TABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntDisable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_SHAMD5TABLE[13])
X#define ROM_SHAMD5IntDisable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SHAMD5TABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntEnable                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_SHAMD5TABLE[14])
X#define ROM_SHAMD5IntEnable                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SHAMD5TABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5Reset                                                       \
S        ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[15])
X#define ROM_SHAMD5Reset                                                               ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5ResultRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_SHAMD5TABLE[16])
X#define ROM_SHAMD5ResultRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_SHAMD5TABLE[16])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SMBus API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterIntProcess                                             \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[0])
X#define ROM_SMBusMasterIntProcess                                                     ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPDisable                                                   \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[1])
X#define ROM_SMBusARPDisable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPEnable                                                    \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[2])
X#define ROM_SMBusARPEnable                                                            ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPUDIDPacketDecode                                          \
N        ((void (*)(tSMBusUDID *pUDID,                                         \
N                   uint8_t *pui8Address,                                      \
N                   uint8_t *pui8Data))ROM_SMBUSTABLE[3])
X#define ROM_SMBusARPUDIDPacketDecode                                                  ((void (*)(tSMBusUDID *pUDID,                                                            uint8_t *pui8Address,                                                         uint8_t *pui8Data))ROM_SMBUSTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPUDIDPacketEncode                                          \
N        ((void (*)(tSMBusUDID *pUDID,                                         \
N                   uint8_t ui8Address,                                        \
N                   uint8_t *pui8Data))ROM_SMBUSTABLE[4])
X#define ROM_SMBusARPUDIDPacketEncode                                                  ((void (*)(tSMBusUDID *pUDID,                                                            uint8_t ui8Address,                                                           uint8_t *pui8Data))ROM_SMBUSTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPAssignAddress                                       \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[5])
X#define ROM_SMBusMasterARPAssignAddress                                               ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data))ROM_SMBUSTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPGetUDIDDir                                          \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[6])
X#define ROM_SMBusMasterARPGetUDIDDir                                                  ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data))ROM_SMBUSTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPGetUDIDGen                                          \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[7])
X#define ROM_SMBusMasterARPGetUDIDGen                                                  ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data))ROM_SMBUSTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPNotifyMaster                                        \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[8])
X#define ROM_SMBusMasterARPNotifyMaster                                                ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data))ROM_SMBUSTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPPrepareToARP                                        \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[9])
X#define ROM_SMBusMasterARPPrepareToARP                                                ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPResetDeviceDir                                      \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress))ROM_SMBUSTABLE[10])
X#define ROM_SMBusMasterARPResetDeviceDir                                              ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress))ROM_SMBUSTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPResetDeviceGen                                      \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[11])
X#define ROM_SMBusMasterARPResetDeviceGen                                              ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterBlockProcessCall                                       \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8TxData,                               \
N                           uint8_t ui8TxSize,                                 \
N                           uint8_t *pui8RxData))ROM_SMBUSTABLE[12])
X#define ROM_SMBusMasterBlockProcessCall                                               ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8TxData,                                                          uint8_t ui8TxSize,                                                            uint8_t *pui8RxData))ROM_SMBUSTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterBlockRead                                              \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[13])
X#define ROM_SMBusMasterBlockRead                                                      ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data))ROM_SMBUSTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterBlockWrite                                             \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[14])
X#define ROM_SMBusMasterBlockWrite                                                     ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteReceive                                            \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[15])
X#define ROM_SMBusMasterByteReceive                                                    ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data))ROM_SMBUSTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteSend                                               \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Data))ROM_SMBUSTABLE[16])
X#define ROM_SMBusMasterByteSend                                                       ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Data))ROM_SMBUSTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteWordRead                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[17])
X#define ROM_SMBusMasterByteWordRead                                                   ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteWordWrite                                          \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[18])
X#define ROM_SMBusMasterByteWordWrite                                                  ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterHostNotify                                             \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8OwnSlaveAddress,                        \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[19])
X#define ROM_SMBusMasterHostNotify                                                     ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8OwnSlaveAddress,                                                   uint8_t *pui8Data))ROM_SMBUSTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterI2CRead                                                \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[20])
X#define ROM_SMBusMasterI2CRead                                                        ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterI2CWrite                                               \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[21])
X#define ROM_SMBusMasterI2CWrite                                                       ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterI2CWriteRead                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8TxData,                               \
N                           uint8_t ui8TxSize,                                 \
N                           uint8_t *pui8RxData,                               \
N                           uint8_t ui8RxSize))ROM_SMBUSTABLE[22])
X#define ROM_SMBusMasterI2CWriteRead                                                   ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8TxData,                                                          uint8_t ui8TxSize,                                                            uint8_t *pui8RxData,                                                          uint8_t ui8RxSize))ROM_SMBUSTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterInit                                                   \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint32_t ui32I2CBase,                                      \
N                   uint32_t ui32SMBusClock))ROM_SMBUSTABLE[23])
X#define ROM_SMBusMasterInit                                                           ((void (*)(tSMBus *psSMBus,                                                              uint32_t ui32I2CBase,                                                         uint32_t ui32SMBusClock))ROM_SMBUSTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterIntEnable                                              \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[24])
X#define ROM_SMBusMasterIntEnable                                                      ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterProcessCall                                            \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8TxData,                               \
N                           uint8_t *pui8RxData))ROM_SMBUSTABLE[25])
X#define ROM_SMBusMasterProcessCall                                                    ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8TxData,                                                          uint8_t *pui8RxData))ROM_SMBUSTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterQuickCommand                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           bool bData))ROM_SMBUSTABLE[26])
X#define ROM_SMBusMasterQuickCommand                                                   ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     bool bData))ROM_SMBUSTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusPECDisable                                                   \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[27])
X#define ROM_SMBusPECDisable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusPECEnable                                                    \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[28])
X#define ROM_SMBusPECEnable                                                            ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusRxPacketSizeGet                                              \
N        ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[29])
X#define ROM_SMBusRxPacketSizeGet                                                      ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveACKSend                                                 \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   bool bACK))ROM_SMBUSTABLE[30])
X#define ROM_SMBusSlaveACKSend                                                         ((void (*)(tSMBus *psSMBus,                                                              bool bACK))ROM_SMBUSTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveAddressSet                                              \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint8_t ui8AddressNum,                                     \
N                   uint8_t ui8SlaveAddress))ROM_SMBUSTABLE[31])
X#define ROM_SMBusSlaveAddressSet                                                      ((void (*)(tSMBus *psSMBus,                                                              uint8_t ui8AddressNum,                                                        uint8_t ui8SlaveAddress))ROM_SMBUSTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagARGet                                            \
N        ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[32])
X#define ROM_SMBusSlaveARPFlagARGet                                                    ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagARSet                                            \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   bool bValue))ROM_SMBUSTABLE[33])
X#define ROM_SMBusSlaveARPFlagARSet                                                    ((void (*)(tSMBus *psSMBus,                                                              bool bValue))ROM_SMBUSTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagAVGet                                            \
N        ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[34])
X#define ROM_SMBusSlaveARPFlagAVGet                                                    ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagAVSet                                            \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   bool bValue))ROM_SMBUSTABLE[35])
X#define ROM_SMBusSlaveARPFlagAVSet                                                    ((void (*)(tSMBus *psSMBus,                                                              bool bValue))ROM_SMBUSTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveBlockTransferDisable                                    \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[36])
X#define ROM_SMBusSlaveBlockTransferDisable                                            ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveBlockTransferEnable                                     \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[37])
X#define ROM_SMBusSlaveBlockTransferEnable                                             ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveCommandGet                                              \
N        ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[38])
X#define ROM_SMBusSlaveCommandGet                                                      ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveI2CDisable                                              \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[39])
X#define ROM_SMBusSlaveI2CDisable                                                      ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveI2CEnable                                               \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[40])
X#define ROM_SMBusSlaveI2CEnable                                                       ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveInit                                                    \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint32_t ui32I2CBase))ROM_SMBUSTABLE[41])
X#define ROM_SMBusSlaveInit                                                            ((void (*)(tSMBus *psSMBus,                                                              uint32_t ui32I2CBase))ROM_SMBUSTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveIntAddressGet                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[42])
X#define ROM_SMBusSlaveIntAddressGet                                                   ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveIntEnable                                               \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[43])
X#define ROM_SMBusSlaveIntEnable                                                       ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveIntProcess                                              \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[44])
X#define ROM_SMBusSlaveIntProcess                                                      ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveManualACKDisable                                        \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[45])
X#define ROM_SMBusSlaveManualACKDisable                                                ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveManualACKEnable                                         \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[46])
X#define ROM_SMBusSlaveManualACKEnable                                                 ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveManualACKStatusGet                                      \
N        ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[47])
X#define ROM_SMBusSlaveManualACKStatusGet                                              ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveProcessCallDisable                                      \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[48])
X#define ROM_SMBusSlaveProcessCallDisable                                              ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveProcessCallEnable                                       \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[49])
X#define ROM_SMBusSlaveProcessCallEnable                                               ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveRxBufferSet                                             \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint8_t *pui8Data,                                         \
N                   uint8_t ui8Size))ROM_SMBUSTABLE[50])
X#define ROM_SMBusSlaveRxBufferSet                                                     ((void (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveTransferInit                                            \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[51])
X#define ROM_SMBusSlaveTransferInit                                                    ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveTxBufferSet                                             \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint8_t *pui8Data,                                         \
N                   uint8_t ui8Size))ROM_SMBUSTABLE[52])
X#define ROM_SMBusSlaveTxBufferSet                                                     ((void (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveUDIDSet                                                 \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   tSMBusUDID *pUDID))ROM_SMBUSTABLE[53])
X#define ROM_SMBusSlaveUDIDSet                                                         ((void (*)(tSMBus *psSMBus,                                                              tSMBusUDID *pUDID))ROM_SMBUSTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusStatusGet                                                    \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[54])
X#define ROM_SMBusStatusGet                                                            ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveDataSend                                                \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[55])
X#define ROM_SMBusSlaveDataSend                                                        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusFIFOEnable                                                   \
S        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[56])
X#define ROM_SMBusFIFOEnable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusFIFODisable                                                  \
S        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[57])
X#define ROM_SMBusFIFODisable                                                          ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusDMAEnable                                                    \
S        ((void (*)(tSMBus *psSMBus,                                           \
S                   uint8_t ui8TxChannel,                                      \
S                   uint8_t ui8RxChannel))ROM_SMBUSTABLE[58])
X#define ROM_SMBusDMAEnable                                                            ((void (*)(tSMBus *psSMBus,                                                              uint8_t ui8TxChannel,                                                         uint8_t ui8RxChannel))ROM_SMBUSTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusDMADisable                                                   \
S        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[59])
X#define ROM_SMBusDMADisable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[59])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SPIFlash API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashIntHandler                                                \
S        ((uint32_t (*)(tSPIFlashState *pState))ROM_SPIFLASHTABLE[0])
X#define ROM_SPIFlashIntHandler                                                        ((uint32_t (*)(tSPIFlashState *pState))ROM_SPIFLASHTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashInit                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Clock,                                        \
S                   uint32_t ui32BitRate))ROM_SPIFLASHTABLE[1])
X#define ROM_SPIFlashInit                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Clock,                                                           uint32_t ui32BitRate))ROM_SPIFLASHTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashWriteStatus                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Status))ROM_SPIFLASHTABLE[2])
X#define ROM_SPIFlashWriteStatus                                                       ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Status))ROM_SPIFLASHTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashPageProgram                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   const uint8_t *pui8Data,                                   \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[3])
X#define ROM_SPIFlashPageProgram                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SPIFLASHTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashPageProgramNonBlocking                                    \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   const uint8_t *pui8Data,                                   \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel))ROM_SPIFLASHTABLE[4])
X#define ROM_SPIFlashPageProgramNonBlocking                                            ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            const uint8_t *pui8Data,                                                      uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel))ROM_SPIFLASHTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashRead                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[5])
X#define ROM_SPIFlashRead                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashReadNonBlocking                                           \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[6])
X#define ROM_SPIFlashReadNonBlocking                                                   ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashWriteDisable                                              \
S        ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[7])
X#define ROM_SPIFlashWriteDisable                                                      ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashReadStatus                                                \
S        ((uint8_t (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[8])
X#define ROM_SPIFlashReadStatus                                                        ((uint8_t (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashWriteEnable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[9])
X#define ROM_SPIFlashWriteEnable                                                       ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashFastRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[10])
X#define ROM_SPIFlashFastRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashFastReadNonBlocking                                       \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[11])
X#define ROM_SPIFlashFastReadNonBlocking                                               ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashSectorErase                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr))ROM_SPIFLASHTABLE[12])
X#define ROM_SPIFlashSectorErase                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr))ROM_SPIFLASHTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashDualRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[13])
X#define ROM_SPIFlashDualRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashDualReadNonBlocking                                       \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[14])
X#define ROM_SPIFlashDualReadNonBlocking                                               ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashBlockErase32                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr))ROM_SPIFLASHTABLE[15])
X#define ROM_SPIFlashBlockErase32                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr))ROM_SPIFLASHTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashQuadRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[16])
X#define ROM_SPIFlashQuadRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashQuadReadNonBlocking                                       \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[17])
X#define ROM_SPIFlashQuadReadNonBlocking                                               ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashReadID                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t *pui8ManufacturerID,                               \
S                   uint16_t *pui16DeviceID))ROM_SPIFLASHTABLE[18])
X#define ROM_SPIFlashReadID                                                            ((void (*)(uint32_t ui32Base,                                                            uint8_t *pui8ManufacturerID,                                                  uint16_t *pui16DeviceID))ROM_SPIFLASHTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashChipErase                                                 \
S        ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[19])
X#define ROM_SPIFlashChipErase                                                         ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashBlockErase64                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr))ROM_SPIFLASHTABLE[20])
X#define ROM_SPIFlashBlockErase64                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr))ROM_SPIFLASHTABLE[20])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SSI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataPut                                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Data))ROM_SSITABLE[0])
X#define ROM_SSIDataPut                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIConfigSetExpClk                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SSIClk,                                       \
N                   uint32_t ui32Protocol,                                     \
N                   uint32_t ui32Mode,                                         \
N                   uint32_t ui32BitRate,                                      \
N                   uint32_t ui32DataWidth))ROM_SSITABLE[1])
X#define ROM_SSIConfigSetExpClk                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SSIClk,                                                          uint32_t ui32Protocol,                                                        uint32_t ui32Mode,                                                            uint32_t ui32BitRate,                                                         uint32_t ui32DataWidth))ROM_SSITABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIEnable                                                         \
N        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[2])
X#define ROM_SSIEnable                                                                 ((void (*)(uint32_t ui32Base))ROM_SSITABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDisable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[3])
X#define ROM_SSIDisable                                                                ((void (*)(uint32_t ui32Base))ROM_SSITABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_SSITABLE[4])
X#define ROM_SSIIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SSITABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_SSITABLE[5])
X#define ROM_SSIIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SSITABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_SSITABLE[6])
X#define ROM_SSIIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_SSITABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_SSITABLE[7])
X#define ROM_SSIIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SSITABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataPutNonBlocking                                             \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Data))ROM_SSITABLE[8])
X#define ROM_SSIDataPutNonBlocking                                                     ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataGet                                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t *pui32Data))ROM_SSITABLE[9])
X#define ROM_SSIDataGet                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Data))ROM_SSITABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataGetNonBlocking                                             \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t *pui32Data))ROM_SSITABLE[10])
X#define ROM_SSIDataGetNonBlocking                                                     ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t *pui32Data))ROM_SSITABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateSSI                                                         \
N        ((void (*)(void))ROM_SSITABLE[11])
X#define ROM_UpdateSSI                                                                 ((void (*)(void))ROM_SSITABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDMAEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_SSITABLE[12])
X#define ROM_SSIDMAEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_SSITABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDMADisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_SSITABLE[13])
X#define ROM_SSIDMADisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_SSITABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIBusy                                                           \
N        ((bool (*)(uint32_t ui32Base))ROM_SSITABLE[14])
X#define ROM_SSIBusy                                                                   ((bool (*)(uint32_t ui32Base))ROM_SSITABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIClockSourceGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_SSITABLE[15])
X#define ROM_SSIClockSourceGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_SSITABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIClockSourceSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Source))ROM_SSITABLE[16])
X#define ROM_SSIClockSourceSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Source))ROM_SSITABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvModeSet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_SSITABLE[17])
X#define ROM_SSIAdvModeSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_SSITABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvDataPutFrameEnd                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Data))ROM_SSITABLE[18])
X#define ROM_SSIAdvDataPutFrameEnd                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvDataPutFrameEndNonBlocking                                  \
S        ((int32_t (*)(uint32_t ui32Base,                                      \
S                      uint32_t ui32Data))ROM_SSITABLE[19])
X#define ROM_SSIAdvDataPutFrameEndNonBlocking                                          ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvFrameHoldEnable                                             \
S        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[20])
X#define ROM_SSIAdvFrameHoldEnable                                                     ((void (*)(uint32_t ui32Base))ROM_SSITABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvFrameHoldDisable                                            \
S        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[21])
X#define ROM_SSIAdvFrameHoldDisable                                                    ((void (*)(uint32_t ui32Base))ROM_SSITABLE[21])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysCtl API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlSleep                                                       \
N        ((void (*)(void))ROM_SYSCTLTABLE[0])
X#define ROM_SysCtlSleep                                                               ((void (*)(void))ROM_SYSCTLTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlSRAMSizeGet                                                 \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[1])
X#define ROM_SysCtlSRAMSizeGet                                                         ((uint32_t (*)(void))ROM_SYSCTLTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlFlashSizeGet                                                \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[2])
X#define ROM_SysCtlFlashSizeGet                                                        ((uint32_t (*)(void))ROM_SYSCTLTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralPresent                                           \
N        ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[4])
X#define ROM_SysCtlPeripheralPresent                                                   ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralReset                                             \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[5])
X#define ROM_SysCtlPeripheralReset                                                     ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralEnable                                            \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[6])
X#define ROM_SysCtlPeripheralEnable                                                    ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralDisable                                           \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[7])
X#define ROM_SysCtlPeripheralDisable                                                   ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralSleepEnable                                       \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[8])
X#define ROM_SysCtlPeripheralSleepEnable                                               ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralSleepDisable                                      \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[9])
X#define ROM_SysCtlPeripheralSleepDisable                                              ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralDeepSleepEnable                                   \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[10])
X#define ROM_SysCtlPeripheralDeepSleepEnable                                           ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralDeepSleepDisable                                  \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[11])
X#define ROM_SysCtlPeripheralDeepSleepDisable                                          ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralClockGating                                       \
N        ((void (*)(bool bEnable))ROM_SYSCTLTABLE[12])
X#define ROM_SysCtlPeripheralClockGating                                               ((void (*)(bool bEnable))ROM_SYSCTLTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntEnable                                                   \
N        ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[13])
X#define ROM_SysCtlIntEnable                                                           ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntDisable                                                  \
N        ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[14])
X#define ROM_SysCtlIntDisable                                                          ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntClear                                                    \
N        ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[15])
X#define ROM_SysCtlIntClear                                                            ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntStatus                                                   \
N        ((uint32_t (*)(bool bMasked))ROM_SYSCTLTABLE[16])
X#define ROM_SysCtlIntStatus                                                           ((uint32_t (*)(bool bMasked))ROM_SYSCTLTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlReset                                                       \
N        ((void (*)(void))ROM_SYSCTLTABLE[19])
X#define ROM_SysCtlReset                                                               ((void (*)(void))ROM_SYSCTLTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlDeepSleep                                                   \
N        ((void (*)(void))ROM_SYSCTLTABLE[20])
X#define ROM_SysCtlDeepSleep                                                           ((void (*)(void))ROM_SYSCTLTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlResetCauseGet                                               \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[21])
X#define ROM_SysCtlResetCauseGet                                                       ((uint32_t (*)(void))ROM_SYSCTLTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlResetCauseClear                                             \
N        ((void (*)(uint32_t ui32Causes))ROM_SYSCTLTABLE[22])
X#define ROM_SysCtlResetCauseClear                                                     ((void (*)(uint32_t ui32Causes))ROM_SYSCTLTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlClockSet                                                    \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[23])
X#define ROM_SysCtlClockSet                                                            ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlClockGet                                                    \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[24])
X#define ROM_SysCtlClockGet                                                            ((uint32_t (*)(void))ROM_SYSCTLTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlPWMClockSet                                                 \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[25])
X#define ROM_SysCtlPWMClockSet                                                         ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlPWMClockGet                                                 \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[26])
X#define ROM_SysCtlPWMClockGet                                                         ((uint32_t (*)(void))ROM_SYSCTLTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlUSBPLLEnable                                                \
N        ((void (*)(void))ROM_SYSCTLTABLE[31])
X#define ROM_SysCtlUSBPLLEnable                                                        ((void (*)(void))ROM_SYSCTLTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlUSBPLLDisable                                               \
N        ((void (*)(void))ROM_SYSCTLTABLE[32])
X#define ROM_SysCtlUSBPLLDisable                                                       ((void (*)(void))ROM_SYSCTLTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlDelay                                                       \
N        ((void (*)(uint32_t ui32Count))ROM_SYSCTLTABLE[34])
X#define ROM_SysCtlDelay                                                               ((void (*)(uint32_t ui32Count))ROM_SYSCTLTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralReady                                             \
N        ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[35])
X#define ROM_SysCtlPeripheralReady                                                     ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralPowerOn                                           \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[36])
X#define ROM_SysCtlPeripheralPowerOn                                                   ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralPowerOff                                          \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[37])
X#define ROM_SysCtlPeripheralPowerOff                                                  ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlMOSCConfigSet                                               \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[44])
X#define ROM_SysCtlMOSCConfigSet                                                       ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPIOSCCalibrate                                              \
N        ((uint32_t (*)(uint32_t ui32Type))ROM_SYSCTLTABLE[45])
X#define ROM_SysCtlPIOSCCalibrate                                                      ((uint32_t (*)(uint32_t ui32Type))ROM_SYSCTLTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlDeepSleepClockSet                                           \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[46])
X#define ROM_SysCtlDeepSleepClockSet                                                   ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlDeepSleepClockConfigSet                                     \
S        ((void (*)(uint32_t ui32Div,                                          \
S                   uint32_t ui32Config))ROM_SYSCTLTABLE[47])
X#define ROM_SysCtlDeepSleepClockConfigSet                                             ((void (*)(uint32_t ui32Div,                                                             uint32_t ui32Config))ROM_SYSCTLTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlResetBehaviorSet                                            \
S        ((void (*)(uint32_t ui32Behavior))ROM_SYSCTLTABLE[51])
X#define ROM_SysCtlResetBehaviorSet                                                    ((void (*)(uint32_t ui32Behavior))ROM_SYSCTLTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlResetBehaviorGet                                            \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[52])
X#define ROM_SysCtlResetBehaviorGet                                                    ((uint32_t (*)(void))ROM_SYSCTLTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlFlashSectorSizeGet                                          \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[54])
X#define ROM_SysCtlFlashSectorSizeGet                                                  ((uint32_t (*)(void))ROM_SYSCTLTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlVoltageEventConfig                                          \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[55])
X#define ROM_SysCtlVoltageEventConfig                                                  ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlVoltageEventStatus                                          \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[56])
X#define ROM_SysCtlVoltageEventStatus                                                  ((uint32_t (*)(void))ROM_SYSCTLTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlVoltageEventClear                                           \
S        ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[57])
X#define ROM_SysCtlVoltageEventClear                                                   ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlNMIStatus                                                   \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[58])
X#define ROM_SysCtlNMIStatus                                                           ((uint32_t (*)(void))ROM_SYSCTLTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlNMIClear                                                    \
S        ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[59])
X#define ROM_SysCtlNMIClear                                                            ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[59])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlClockOutConfig                                              \
S        ((void (*)(uint32_t ui32Config,                                       \
S                   uint32_t ui32Div))ROM_SYSCTLTABLE[60])
X#define ROM_SysCtlClockOutConfig                                                      ((void (*)(uint32_t ui32Config,                                                          uint32_t ui32Div))ROM_SYSCTLTABLE[60])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlAltClkConfig                                                \
S        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[61])
X#define ROM_SysCtlAltClkConfig                                                        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[61])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysExc API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntStatus                                                   \
N        ((uint32_t (*)(bool bMasked))ROM_SYSEXCTABLE[0])
X#define ROM_SysExcIntStatus                                                           ((uint32_t (*)(bool bMasked))ROM_SYSEXCTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntClear                                                    \
N        ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[1])
X#define ROM_SysExcIntClear                                                            ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntDisable                                                  \
N        ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[2])
X#define ROM_SysExcIntDisable                                                          ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntEnable                                                   \
N        ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[3])
X#define ROM_SysExcIntEnable                                                           ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[3])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysTick API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickValueGet                                                   \
N        ((uint32_t (*)(void))ROM_SYSTICKTABLE[0])
X#define ROM_SysTickValueGet                                                           ((uint32_t (*)(void))ROM_SYSTICKTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickEnable                                                     \
N        ((void (*)(void))ROM_SYSTICKTABLE[1])
X#define ROM_SysTickEnable                                                             ((void (*)(void))ROM_SYSTICKTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickDisable                                                    \
N        ((void (*)(void))ROM_SYSTICKTABLE[2])
X#define ROM_SysTickDisable                                                            ((void (*)(void))ROM_SYSTICKTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickIntEnable                                                  \
N        ((void (*)(void))ROM_SYSTICKTABLE[3])
X#define ROM_SysTickIntEnable                                                          ((void (*)(void))ROM_SYSTICKTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickIntDisable                                                 \
N        ((void (*)(void))ROM_SYSTICKTABLE[4])
X#define ROM_SysTickIntDisable                                                         ((void (*)(void))ROM_SYSTICKTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickPeriodSet                                                  \
N        ((void (*)(uint32_t ui32Period))ROM_SYSTICKTABLE[5])
X#define ROM_SysTickPeriodSet                                                          ((void (*)(uint32_t ui32Period))ROM_SYSTICKTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickPeriodGet                                                  \
N        ((uint32_t (*)(void))ROM_SYSTICKTABLE[6])
X#define ROM_SysTickPeriodGet                                                          ((uint32_t (*)(void))ROM_SYSTICKTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Timer API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntClear                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_TIMERTABLE[0])
X#define ROM_TimerIntClear                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_TIMERTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerEnable                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer))ROM_TIMERTABLE[1])
X#define ROM_TimerEnable                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerDisable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer))ROM_TIMERTABLE[2])
X#define ROM_TimerDisable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerConfigure                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Config))ROM_TIMERTABLE[3])
X#define ROM_TimerConfigure                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_TIMERTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlLevel                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bInvert))ROM_TIMERTABLE[4])
X#define ROM_TimerControlLevel                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bInvert))ROM_TIMERTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L
N#define ROM_TimerControlTrigger                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bEnable))ROM_TIMERTABLE[5])
X#define ROM_TimerControlTrigger                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bEnable))ROM_TIMERTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlEvent                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Event))ROM_TIMERTABLE[6])
X#define ROM_TimerControlEvent                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Event))ROM_TIMERTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlStall                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bStall))ROM_TIMERTABLE[7])
X#define ROM_TimerControlStall                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bStall))ROM_TIMERTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerRTCEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[8])
X#define ROM_TimerRTCEnable                                                            ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerRTCDisable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[9])
X#define ROM_TimerRTCDisable                                                           ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[10])
X#define ROM_TimerPrescaleSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[11])
X#define ROM_TimerPrescaleGet                                                          ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleMatchSet                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[12])
X#define ROM_TimerPrescaleMatchSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleMatchGet                                             \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[13])
X#define ROM_TimerPrescaleMatchGet                                                     ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerLoadSet                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[14])
X#define ROM_TimerLoadSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerLoadGet                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[15])
X#define ROM_TimerLoadGet                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerValueGet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[16])
X#define ROM_TimerValueGet                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerMatchSet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[17])
X#define ROM_TimerMatchSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerMatchGet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[18])
X#define ROM_TimerMatchGet                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntEnable                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_TIMERTABLE[19])
X#define ROM_TimerIntEnable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_TIMERTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntDisable                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_TIMERTABLE[20])
X#define ROM_TimerIntDisable                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_TIMERTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntStatus                                                    \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_TIMERTABLE[21])
X#define ROM_TimerIntStatus                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_TIMERTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlWaitOnTrigger                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bWait))ROM_TIMERTABLE[22])
X#define ROM_TimerControlWaitOnTrigger                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bWait))ROM_TIMERTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerLoadSet64                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint64_t ui64Value))ROM_TIMERTABLE[23])
X#define ROM_TimerLoadSet64                                                            ((void (*)(uint32_t ui32Base,                                                            uint64_t ui64Value))ROM_TIMERTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerLoadGet64                                                    \
N        ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[24])
X#define ROM_TimerLoadGet64                                                            ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerValueGet64                                                   \
N        ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[25])
X#define ROM_TimerValueGet64                                                           ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerMatchSet64                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint64_t ui64Value))ROM_TIMERTABLE[26])
X#define ROM_TimerMatchSet64                                                           ((void (*)(uint32_t ui32Base,                                                            uint64_t ui64Value))ROM_TIMERTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerMatchGet64                                                   \
N        ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[27])
X#define ROM_TimerMatchGet64                                                           ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerClockSourceGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[28])
X#define ROM_TimerClockSourceGet                                                       ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerClockSourceSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Source))ROM_TIMERTABLE[29])
X#define ROM_TimerClockSourceSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Source))ROM_TIMERTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerADCEventGet                                                  \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[30])
X#define ROM_TimerADCEventGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerADCEventSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32ADCEvent))ROM_TIMERTABLE[31])
X#define ROM_TimerADCEventSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ADCEvent))ROM_TIMERTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerDMAEventGet                                                  \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[32])
X#define ROM_TimerDMAEventGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerDMAEventSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32DMAEvent))ROM_TIMERTABLE[33])
X#define ROM_TimerDMAEventSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAEvent))ROM_TIMERTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerSynchronize                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Timers))ROM_TIMERTABLE[34])
X#define ROM_TimerSynchronize                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timers))ROM_TIMERTABLE[34])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the UART API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharPut                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   unsigned char ucData))ROM_UARTTABLE[0])
X#define ROM_UARTCharPut                                                               ((void (*)(uint32_t ui32Base,                                                            unsigned char ucData))ROM_UARTTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTParityModeSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Parity))ROM_UARTTABLE[1])
X#define ROM_UARTParityModeSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Parity))ROM_UARTTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTParityModeGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[2])
X#define ROM_UARTParityModeGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFOLevelSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32TxLevel,                                      \
N                   uint32_t ui32RxLevel))ROM_UARTTABLE[3])
X#define ROM_UARTFIFOLevelSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32TxLevel,                                                         uint32_t ui32RxLevel))ROM_UARTTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFOLevelGet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t *pui32TxLevel,                                    \
N                   uint32_t *pui32RxLevel))ROM_UARTTABLE[4])
X#define ROM_UARTFIFOLevelGet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32TxLevel,                                                       uint32_t *pui32RxLevel))ROM_UARTTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTConfigSetExpClk                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32UARTClk,                                      \
N                   uint32_t ui32Baud,                                         \
N                   uint32_t ui32Config))ROM_UARTTABLE[5])
X#define ROM_UARTConfigSetExpClk                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32UARTClk,                                                         uint32_t ui32Baud,                                                            uint32_t ui32Config))ROM_UARTTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTConfigGetExpClk                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32UARTClk,                                      \
N                   uint32_t *pui32Baud,                                       \
N                   uint32_t *pui32Config))ROM_UARTTABLE[6])
X#define ROM_UARTConfigGetExpClk                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32UARTClk,                                                         uint32_t *pui32Baud,                                                          uint32_t *pui32Config))ROM_UARTTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTEnable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[7])
X#define ROM_UARTEnable                                                                ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDisable                                                       \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[8])
X#define ROM_UARTDisable                                                               ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTEnableSIR                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bLowPower))ROM_UARTTABLE[9])
X#define ROM_UARTEnableSIR                                                             ((void (*)(uint32_t ui32Base,                                                            bool bLowPower))ROM_UARTTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDisableSIR                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[10])
X#define ROM_UARTDisableSIR                                                            ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharsAvail                                                    \
N        ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[11])
X#define ROM_UARTCharsAvail                                                            ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTSpaceAvail                                                    \
N        ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[12])
X#define ROM_UARTSpaceAvail                                                            ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharGetNonBlocking                                            \
N        ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[13])
X#define ROM_UARTCharGetNonBlocking                                                    ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharGet                                                       \
N        ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[14])
X#define ROM_UARTCharGet                                                               ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharPutNonBlocking                                            \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   unsigned char ucData))ROM_UARTTABLE[15])
X#define ROM_UARTCharPutNonBlocking                                                    ((bool (*)(uint32_t ui32Base,                                                            unsigned char ucData))ROM_UARTTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTBreakCtl                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bBreakState))ROM_UARTTABLE[16])
X#define ROM_UARTBreakCtl                                                              ((void (*)(uint32_t ui32Base,                                                            bool bBreakState))ROM_UARTTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntEnable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_UARTTABLE[17])
X#define ROM_UARTIntEnable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_UARTTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntDisable                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_UARTTABLE[18])
X#define ROM_UARTIntDisable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_UARTTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntStatus                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_UARTTABLE[19])
X#define ROM_UARTIntStatus                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_UARTTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntClear                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_UARTTABLE[20])
X#define ROM_UARTIntClear                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_UARTTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateUART                                                        \
N        ((void (*)(void))ROM_UARTTABLE[21])
X#define ROM_UpdateUART                                                                ((void (*)(void))ROM_UARTTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDMAEnable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_UARTTABLE[22])
X#define ROM_UARTDMAEnable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_UARTTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDMADisable                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_UARTTABLE[23])
X#define ROM_UARTDMADisable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_UARTTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFOEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[24])
X#define ROM_UARTFIFOEnable                                                            ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFODisable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[25])
X#define ROM_UARTFIFODisable                                                           ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTBusy                                                          \
N        ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[26])
X#define ROM_UARTBusy                                                                  ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTTxIntModeSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Mode))ROM_UARTTABLE[27])
X#define ROM_UARTTxIntModeSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_UARTTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTTxIntModeGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[28])
X#define ROM_UARTTxIntModeGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTRxErrorGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[29])
X#define ROM_UARTRxErrorGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTRxErrorClear                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[30])
X#define ROM_UARTRxErrorClear                                                          ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTClockSourceSet                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Source))ROM_UARTTABLE[31])
X#define ROM_UARTClockSourceSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Source))ROM_UARTTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTClockSourceGet                                                \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[32])
X#define ROM_UARTClockSourceGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[33])
X#define ROM_UART9BitEnable                                                            ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitDisable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[34])
X#define ROM_UART9BitDisable                                                           ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitAddrSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8Addr,                                           \
N                   uint8_t ui8Mask))ROM_UARTTABLE[35])
X#define ROM_UART9BitAddrSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Addr,                                                              uint8_t ui8Mask))ROM_UARTTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitAddrSend                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8Addr))ROM_UARTTABLE[36])
X#define ROM_UART9BitAddrSend                                                          ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Addr))ROM_UARTTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTSmartCardDisable                                              \
S        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[37])
X#define ROM_UARTSmartCardDisable                                                      ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTSmartCardEnable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[38])
X#define ROM_UARTSmartCardEnable                                                       ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTModemControlClear                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Control))ROM_UARTTABLE[39])
X#define ROM_UARTModemControlClear                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Control))ROM_UARTTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTModemControlGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[40])
X#define ROM_UARTModemControlGet                                                       ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTModemControlSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Control))ROM_UARTTABLE[41])
X#define ROM_UARTModemControlSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Control))ROM_UARTTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTModemStatusGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[42])
X#define ROM_UARTModemStatusGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTFlowControlGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[43])
X#define ROM_UARTFlowControlGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTFlowControlSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_UARTTABLE[44])
X#define ROM_UARTFlowControlSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_UARTTABLE[44])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the uDMA API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelTransferSet                                            \
N        ((void (*)(uint32_t ui32ChannelStructIndex,                           \
N                   uint32_t ui32Mode,                                         \
N                   void *pvSrcAddr,                                           \
N                   void *pvDstAddr,                                           \
N                   uint32_t ui32TransferSize))ROM_UDMATABLE[0])
X#define ROM_uDMAChannelTransferSet                                                    ((void (*)(uint32_t ui32ChannelStructIndex,                                              uint32_t ui32Mode,                                                            void *pvSrcAddr,                                                              void *pvDstAddr,                                                              uint32_t ui32TransferSize))ROM_UDMATABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAEnable                                                        \
N        ((void (*)(void))ROM_UDMATABLE[1])
X#define ROM_uDMAEnable                                                                ((void (*)(void))ROM_UDMATABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMADisable                                                       \
N        ((void (*)(void))ROM_UDMATABLE[2])
X#define ROM_uDMADisable                                                               ((void (*)(void))ROM_UDMATABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAErrorStatusGet                                                \
N        ((uint32_t (*)(void))ROM_UDMATABLE[3])
X#define ROM_uDMAErrorStatusGet                                                        ((uint32_t (*)(void))ROM_UDMATABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAErrorStatusClear                                              \
N        ((void (*)(void))ROM_UDMATABLE[4])
X#define ROM_uDMAErrorStatusClear                                                      ((void (*)(void))ROM_UDMATABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelEnable                                                 \
N        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[5])
X#define ROM_uDMAChannelEnable                                                         ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelDisable                                                \
N        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[6])
X#define ROM_uDMAChannelDisable                                                        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelIsEnabled                                              \
N        ((bool (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[7])
X#define ROM_uDMAChannelIsEnabled                                                      ((bool (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAControlBaseSet                                                \
N        ((void (*)(void *pControlTable))ROM_UDMATABLE[8])
X#define ROM_uDMAControlBaseSet                                                        ((void (*)(void *pControlTable))ROM_UDMATABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAControlBaseGet                                                \
N        ((void * (*)(void))ROM_UDMATABLE[9])
X#define ROM_uDMAControlBaseGet                                                        ((void * (*)(void))ROM_UDMATABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelRequest                                                \
N        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[10])
X#define ROM_uDMAChannelRequest                                                        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAttributeEnable                                        \
N        ((void (*)(uint32_t ui32ChannelNum,                                   \
N                   uint32_t ui32Attr))ROM_UDMATABLE[11])
X#define ROM_uDMAChannelAttributeEnable                                                ((void (*)(uint32_t ui32ChannelNum,                                                      uint32_t ui32Attr))ROM_UDMATABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAttributeDisable                                       \
N        ((void (*)(uint32_t ui32ChannelNum,                                   \
N                   uint32_t ui32Attr))ROM_UDMATABLE[12])
X#define ROM_uDMAChannelAttributeDisable                                               ((void (*)(uint32_t ui32ChannelNum,                                                      uint32_t ui32Attr))ROM_UDMATABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAttributeGet                                           \
N        ((uint32_t (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[13])
X#define ROM_uDMAChannelAttributeGet                                                   ((uint32_t (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelControlSet                                             \
N        ((void (*)(uint32_t ui32ChannelStructIndex,                           \
N                   uint32_t ui32Control))ROM_UDMATABLE[14])
X#define ROM_uDMAChannelControlSet                                                     ((void (*)(uint32_t ui32ChannelStructIndex,                                              uint32_t ui32Control))ROM_UDMATABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelSizeGet                                                \
N        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[15])
X#define ROM_uDMAChannelSizeGet                                                        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelModeGet                                                \
N        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[16])
X#define ROM_uDMAChannelModeGet                                                        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelSelectSecondary                                        \
N        ((void (*)(uint32_t ui32SecPeriphs))ROM_UDMATABLE[17])
X#define ROM_uDMAChannelSelectSecondary                                                ((void (*)(uint32_t ui32SecPeriphs))ROM_UDMATABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelSelectDefault                                          \
N        ((void (*)(uint32_t ui32DefPeriphs))ROM_UDMATABLE[18])
X#define ROM_uDMAChannelSelectDefault                                                  ((void (*)(uint32_t ui32DefPeriphs))ROM_UDMATABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAIntStatus                                                     \
N        ((uint32_t (*)(void))ROM_UDMATABLE[19])
X#define ROM_uDMAIntStatus                                                             ((uint32_t (*)(void))ROM_UDMATABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAIntClear                                                      \
N        ((void (*)(uint32_t ui32ChanMask))ROM_UDMATABLE[20])
X#define ROM_uDMAIntClear                                                              ((void (*)(uint32_t ui32ChanMask))ROM_UDMATABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAControlAlternateBaseGet                                       \
N        ((void * (*)(void))ROM_UDMATABLE[21])
X#define ROM_uDMAControlAlternateBaseGet                                               ((void * (*)(void))ROM_UDMATABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelScatterGatherSet                                       \
N        ((void (*)(uint32_t ui32ChannelNum,                                   \
N                   uint32_t ui32TaskCount,                                    \
N                   void *pvTaskList,                                          \
N                   uint32_t ui32IsPeriphSG))ROM_UDMATABLE[22])
X#define ROM_uDMAChannelScatterGatherSet                                               ((void (*)(uint32_t ui32ChannelNum,                                                      uint32_t ui32TaskCount,                                                       void *pvTaskList,                                                             uint32_t ui32IsPeriphSG))ROM_UDMATABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAssign                                                 \
N        ((void (*)(uint32_t ui32Mapping))ROM_UDMATABLE[23])
X#define ROM_uDMAChannelAssign                                                         ((void (*)(uint32_t ui32Mapping))ROM_UDMATABLE[23])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the USB API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevAddrGet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[1])
X#define ROM_USBDevAddrGet                                                             ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevAddrSet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Address))ROM_USBTABLE[2])
X#define ROM_USBDevAddrSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Address))ROM_USBTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevConnect                                                     \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[3])
X#define ROM_USBDevConnect                                                             ((void (*)(uint32_t ui32Base))ROM_USBTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevDisconnect                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[4])
X#define ROM_USBDevDisconnect                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointConfigSet                                           \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32MaxPacketSize,                                \
N                   uint32_t ui32Flags))ROM_USBTABLE[5])
X#define ROM_USBDevEndpointConfigSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32MaxPacketSize,                                                   uint32_t ui32Flags))ROM_USBTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointDataAck                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   bool bIsLastPacket))ROM_USBTABLE[6])
X#define ROM_USBDevEndpointDataAck                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        bool bIsLastPacket))ROM_USBTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointStall                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[7])
X#define ROM_USBDevEndpointStall                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointStallClear                                          \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[8])
X#define ROM_USBDevEndpointStallClear                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointStatusClear                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[9])
X#define ROM_USBDevEndpointStatusClear                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataGet                                                \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Endpoint,                                  \
N                      uint8_t *pui8Data,                                      \
N                      uint32_t *pui32Size))ROM_USBTABLE[10])
X#define ROM_USBEndpointDataGet                                                        ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint8_t *pui8Data,                                                            uint32_t *pui32Size))ROM_USBTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataPut                                                \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Endpoint,                                  \
N                      uint8_t *pui8Data,                                      \
N                      uint32_t ui32Size))ROM_USBTABLE[11])
X#define ROM_USBEndpointDataPut                                                        ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint8_t *pui8Data,                                                            uint32_t ui32Size))ROM_USBTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataSend                                               \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Endpoint,                                  \
N                      uint32_t ui32TransType))ROM_USBTABLE[12])
X#define ROM_USBEndpointDataSend                                                       ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32TransType))ROM_USBTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataToggleClear                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[13])
X#define ROM_USBEndpointDataToggleClear                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointStatus                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint))ROM_USBTABLE[14])
X#define ROM_USBEndpointStatus                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOAddrGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint))ROM_USBTABLE[15])
X#define ROM_USBFIFOAddrGet                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOConfigGet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t *pui32FIFOAddress,                                \
N                   uint32_t *pui32FIFOSize,                                   \
N                   uint32_t ui32Flags))ROM_USBTABLE[16])
X#define ROM_USBFIFOConfigGet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t *pui32FIFOAddress,                                                   uint32_t *pui32FIFOSize,                                                      uint32_t ui32Flags))ROM_USBTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOConfigSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32FIFOAddress,                                  \
N                   uint32_t ui32FIFOSize,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[17])
X#define ROM_USBFIFOConfigSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32FIFOAddress,                                                     uint32_t ui32FIFOSize,                                                        uint32_t ui32Flags))ROM_USBTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOFlush                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[18])
X#define ROM_USBFIFOFlush                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFrameNumberGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[19])
X#define ROM_USBFrameNumberGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostAddrGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint,                                 \
N                       uint32_t ui32Flags))ROM_USBTABLE[20])
X#define ROM_USBHostAddrGet                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostAddrSet                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Addr,                                         \
N                   uint32_t ui32Flags))ROM_USBTABLE[21])
X#define ROM_USBHostAddrSet                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Addr,                                                            uint32_t ui32Flags))ROM_USBTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointConfig                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32MaxPacketSize,                                \
N                   uint32_t ui32NAKPollInterval,                              \
N                   uint32_t ui32TargetEndpoint,                               \
N                   uint32_t ui32Flags))ROM_USBTABLE[22])
X#define ROM_USBHostEndpointConfig                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32MaxPacketSize,                                                   uint32_t ui32NAKPollInterval,                                                 uint32_t ui32TargetEndpoint,                                                  uint32_t ui32Flags))ROM_USBTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointDataAck                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint))ROM_USBTABLE[23])
X#define ROM_USBHostEndpointDataAck                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointDataToggle                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   bool bDataToggle,                                          \
N                   uint32_t ui32Flags))ROM_USBTABLE[24])
X#define ROM_USBHostEndpointDataToggle                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        bool bDataToggle,                                                             uint32_t ui32Flags))ROM_USBTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointStatusClear                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[25])
X#define ROM_USBHostEndpointStatusClear                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostHubAddrGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint,                                 \
N                       uint32_t ui32Flags))ROM_USBTABLE[26])
X#define ROM_USBHostHubAddrGet                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostHubAddrSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Addr,                                         \
N                   uint32_t ui32Flags))ROM_USBTABLE[27])
X#define ROM_USBHostHubAddrSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Addr,                                                            uint32_t ui32Flags))ROM_USBTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrDisable                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[28])
X#define ROM_USBHostPwrDisable                                                         ((void (*)(uint32_t ui32Base))ROM_USBTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrEnable                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[29])
X#define ROM_USBHostPwrEnable                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrConfig                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Flags))ROM_USBTABLE[30])
X#define ROM_USBHostPwrConfig                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_USBTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrFaultDisable                                            \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[31])
X#define ROM_USBHostPwrFaultDisable                                                    ((void (*)(uint32_t ui32Base))ROM_USBTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrFaultEnable                                             \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[32])
X#define ROM_USBHostPwrFaultEnable                                                     ((void (*)(uint32_t ui32Base))ROM_USBTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostRequestIN                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint))ROM_USBTABLE[33])
X#define ROM_USBHostRequestIN                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostRequestStatus                                              \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[34])
X#define ROM_USBHostRequestStatus                                                      ((void (*)(uint32_t ui32Base))ROM_USBTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostReset                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bStart))ROM_USBTABLE[35])
X#define ROM_USBHostReset                                                              ((void (*)(uint32_t ui32Base,                                                            bool bStart))ROM_USBTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostResume                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bStart))ROM_USBTABLE[36])
X#define ROM_USBHostResume                                                             ((void (*)(uint32_t ui32Base,                                                            bool bStart))ROM_USBTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostSpeedGet                                                   \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[37])
X#define ROM_USBHostSpeedGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostSuspend                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[38])
X#define ROM_USBHostSuspend                                                            ((void (*)(uint32_t ui32Base))ROM_USBTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointConfigGet                                           \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t *pui32MaxPacketSize,                              \
N                   uint32_t *pui32Flags))ROM_USBTABLE[41])
X#define ROM_USBDevEndpointConfigGet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t *pui32MaxPacketSize,                                                 uint32_t *pui32Flags))ROM_USBTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDMAEnable                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[42])
X#define ROM_USBEndpointDMAEnable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDMADisable                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[43])
X#define ROM_USBEndpointDMADisable                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataAvail                                              \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint))ROM_USBTABLE[44])
X#define ROM_USBEndpointDataAvail                                                      ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBModeGet                                                        \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[46])
X#define ROM_USBModeGet                                                                ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDMAChannel                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Channel))ROM_USBTABLE[47])
X#define ROM_USBEndpointDMAChannel                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Channel))ROM_USBTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntDisableControl                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[48])
X#define ROM_USBIntDisableControl                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntEnableControl                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[49])
X#define ROM_USBIntEnableControl                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntStatusControl                                               \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[50])
X#define ROM_USBIntStatusControl                                                       ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntDisableEndpoint                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[51])
X#define ROM_USBIntDisableEndpoint                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntEnableEndpoint                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[52])
X#define ROM_USBIntEnableEndpoint                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntStatusEndpoint                                              \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[53])
X#define ROM_USBIntStatusEndpoint                                                      ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostMode                                                       \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[54])
X#define ROM_USBHostMode                                                               ((void (*)(uint32_t ui32Base))ROM_USBTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevMode                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[55])
X#define ROM_USBDevMode                                                                ((void (*)(uint32_t ui32Base))ROM_USBTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBPHYPowerOff                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[56])
X#define ROM_USBPHYPowerOff                                                            ((void (*)(uint32_t ui32Base))ROM_USBTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBPHYPowerOn                                                     \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[57])
X#define ROM_USBPHYPowerOn                                                             ((void (*)(uint32_t ui32Base))ROM_USBTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateUSB                                                         \
N        ((void (*)(uint8_t *pui8DescriptorInfo))ROM_USBTABLE[58])
X#define ROM_UpdateUSB                                                                 ((void (*)(uint8_t *pui8DescriptorInfo))ROM_USBTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBOTGMode                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[59])
X#define ROM_USBOTGMode                                                                ((void (*)(uint32_t ui32Base))ROM_USBTABLE[59])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostRequestINClear                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint))ROM_USBTABLE[60])
X#define ROM_USBHostRequestINClear                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[60])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBNumEndpointsGet                                                \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[61])
X#define ROM_USBNumEndpointsGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[61])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBClockDisable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[62])
X#define ROM_USBClockDisable                                                           ((void (*)(uint32_t ui32Base))ROM_USBTABLE[62])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBClockEnable                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Div,                                          \
S                   uint32_t ui32Flags))ROM_USBTABLE[63])
X#define ROM_USBClockEnable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Div,                                                             uint32_t ui32Flags))ROM_USBTABLE[63])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBControllerVersion                                              \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[64])
X#define ROM_USBControllerVersion                                                      ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[64])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevLPMConfig                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_USBTABLE[65])
X#define ROM_USBDevLPMConfig                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_USBTABLE[65])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevLPMDisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[66])
X#define ROM_USBDevLPMDisable                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[66])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevLPMEnable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[67])
X#define ROM_USBDevLPMEnable                                                           ((void (*)(uint32_t ui32Base))ROM_USBTABLE[67])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevLPMRemoteWake                                               \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[68])
X#define ROM_USBDevLPMRemoteWake                                                       ((void (*)(uint32_t ui32Base))ROM_USBTABLE[68])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevSpeedGet                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[69])
X#define ROM_USBDevSpeedGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[69])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelAddressGet                                           \
S        ((void * (*)(uint32_t ui32Base,                                       \
S                     uint32_t ui32Channel))ROM_USBTABLE[70])
X#define ROM_USBDMAChannelAddressGet                                                   ((void * (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[70])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelAddressSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   void *pvAddress))ROM_USBTABLE[71])
X#define ROM_USBDMAChannelAddressSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         void *pvAddress))ROM_USBTABLE[71])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelConfigSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Config))ROM_USBTABLE[72])
X#define ROM_USBDMAChannelConfigSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32Endpoint,                                                        uint32_t ui32Config))ROM_USBTABLE[72])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelDisable                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[73])
X#define ROM_USBDMAChannelDisable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[73])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelEnable                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[74])
X#define ROM_USBDMAChannelEnable                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[74])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelIntDisable                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[75])
X#define ROM_USBDMAChannelIntDisable                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[75])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelIntEnable                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[76])
X#define ROM_USBDMAChannelIntEnable                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[76])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelCountGet                                             \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Channel))ROM_USBTABLE[77])
X#define ROM_USBDMAChannelCountGet                                                     ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[77])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelCountSet                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Count,                                        \
S                   uint32_t ui32Channel))ROM_USBTABLE[78])
X#define ROM_USBDMAChannelCountSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint32_t ui32Channel))ROM_USBTABLE[78])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelIntStatus                                            \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[79])
X#define ROM_USBDMAChannelIntStatus                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[79])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelStatus                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Channel))ROM_USBTABLE[80])
X#define ROM_USBDMAChannelStatus                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[80])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelStatusClear                                          \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32Status))ROM_USBTABLE[81])
X#define ROM_USBDMAChannelStatusClear                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32Status))ROM_USBTABLE[81])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHighSpeed                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bEnable))ROM_USBTABLE[82])
X#define ROM_USBHighSpeed                                                              ((void (*)(uint32_t ui32Base,                                                            bool bEnable))ROM_USBTABLE[82])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostEndpointPing                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   bool bEnable))ROM_USBTABLE[83])
X#define ROM_USBHostEndpointPing                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        bool bEnable))ROM_USBTABLE[83])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostEndpointSpeed                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Flags))ROM_USBTABLE[84])
X#define ROM_USBHostEndpointSpeed                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[84])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostLPMConfig                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32ResumeTime,                                   \
S                   uint32_t ui32Config))ROM_USBTABLE[85])
X#define ROM_USBHostLPMConfig                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ResumeTime,                                                      uint32_t ui32Config))ROM_USBTABLE[85])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostLPMResume                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[86])
X#define ROM_USBHostLPMResume                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[86])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostLPMSend                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Address,                                      \
S                   uint32_t uiEndpoint))ROM_USBTABLE[87])
X#define ROM_USBHostLPMSend                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Address,                                                         uint32_t uiEndpoint))ROM_USBTABLE[87])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMIntDisable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Ints))ROM_USBTABLE[88])
X#define ROM_USBLPMIntDisable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ints))ROM_USBTABLE[88])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMIntEnable                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Ints))ROM_USBTABLE[89])
X#define ROM_USBLPMIntEnable                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ints))ROM_USBTABLE[89])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMIntStatus                                                   \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[90])
X#define ROM_USBLPMIntStatus                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[90])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMLinkStateGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[91])
X#define ROM_USBLPMLinkStateGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[91])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBEndpointPacketCountSet                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Count))ROM_USBTABLE[92])
X#define ROM_USBEndpointPacketCountSet                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Count))ROM_USBTABLE[92])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIConfig                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_USBTABLE[93])
X#define ROM_USBULPIConfig                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_USBTABLE[93])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIDisable                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[94])
X#define ROM_USBULPIDisable                                                            ((void (*)(uint32_t ui32Base))ROM_USBTABLE[94])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIEnable                                                     \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[95])
X#define ROM_USBULPIEnable                                                             ((void (*)(uint32_t ui32Base))ROM_USBTABLE[95])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIRegRead                                                    \
S        ((uint8_t (*)(uint32_t ui32Base,                                      \
S                      uint8_t ui8Reg))ROM_USBTABLE[96])
X#define ROM_USBULPIRegRead                                                            ((uint8_t (*)(uint32_t ui32Base,                                                            uint8_t ui8Reg))ROM_USBTABLE[96])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIRegWrite                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Reg,                                            \
S                   uint8_t ui8Data))ROM_USBTABLE[97])
X#define ROM_USBULPIRegWrite                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Reg,                                                               uint8_t ui8Data))ROM_USBTABLE[97])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBOTGSessionRequest                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bStart))ROM_USBTABLE[98])
X#define ROM_USBOTGSessionRequest                                                      ((void (*)(uint32_t ui32Base,                                                            bool bStart))ROM_USBTABLE[98])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_USBDMANumChannels                                                 \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[99])
X#define ROM_USBDMANumChannels                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[99])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_USBEndpointDMAConfigSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Config))ROM_USBTABLE[100])
X#define ROM_USBEndpointDMAConfigSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Config))ROM_USBTABLE[100])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_USBLPMRemoteWakeEnabled                                           \
S        ((bool (*)(uint32_t ui32Base))ROM_USBTABLE[102])
X#define ROM_USBLPMRemoteWakeEnabled                                                   ((bool (*)(uint32_t ui32Base))ROM_USBTABLE[102])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBModeConfig                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_USBTABLE[103])
X#define ROM_USBModeConfig                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_USBTABLE[103])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Watchdog API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntClear                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[0])
X#define ROM_WatchdogIntClear                                                          ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogRunning                                                   \
N        ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[1])
X#define ROM_WatchdogRunning                                                           ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[2])
X#define ROM_WatchdogEnable                                                            ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogResetEnable                                               \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[3])
X#define ROM_WatchdogResetEnable                                                       ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogResetDisable                                              \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[4])
X#define ROM_WatchdogResetDisable                                                      ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogLock                                                      \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[5])
X#define ROM_WatchdogLock                                                              ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogUnlock                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[6])
X#define ROM_WatchdogUnlock                                                            ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogLockState                                                 \
N        ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[7])
X#define ROM_WatchdogLockState                                                         ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogReloadSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32LoadVal))ROM_WATCHDOGTABLE[8])
X#define ROM_WatchdogReloadSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32LoadVal))ROM_WATCHDOGTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogReloadGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[9])
X#define ROM_WatchdogReloadGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogValueGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[10])
X#define ROM_WatchdogValueGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntEnable                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[11])
X#define ROM_WatchdogIntEnable                                                         ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntStatus                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_WATCHDOGTABLE[12])
X#define ROM_WatchdogIntStatus                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_WATCHDOGTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogStallEnable                                               \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[13])
X#define ROM_WatchdogStallEnable                                                       ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogStallDisable                                              \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[14])
X#define ROM_WatchdogStallDisable                                                      ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntTypeSet                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Type))ROM_WATCHDOGTABLE[15])
X#define ROM_WatchdogIntTypeSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Type))ROM_WATCHDOGTABLE[15])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Software API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc16Array                                                        \
N        ((uint16_t (*)(uint32_t ui32WordLen,                                  \
N                       const uint32_t *pui32Data))ROM_SOFTWARETABLE[1])
X#define ROM_Crc16Array                                                                ((uint16_t (*)(uint32_t ui32WordLen,                                                         const uint32_t *pui32Data))ROM_SOFTWARETABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc16Array3                                                       \
N        ((void (*)(uint32_t ui32WordLen,                                      \
N                   const uint32_t *pui32Data,                                 \
N                   uint16_t *pui16Crc3))ROM_SOFTWARETABLE[2])
X#define ROM_Crc16Array3                                                               ((void (*)(uint32_t ui32WordLen,                                                         const uint32_t *pui32Data,                                                    uint16_t *pui16Crc3))ROM_SOFTWARETABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc16                                                             \
N        ((uint16_t (*)(uint16_t ui16Crc,                                      \
N                       const uint8_t *pui8Data,                               \
N                       uint32_t ui32Count))ROM_SOFTWARETABLE[3])
X#define ROM_Crc16                                                                     ((uint16_t (*)(uint16_t ui16Crc,                                                             const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SOFTWARETABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc8CCITT                                                         \
N        ((uint8_t (*)(uint8_t ui8Crc,                                         \
N                      const uint8_t *pui8Data,                                \
N                      uint32_t ui32Count))ROM_SOFTWARETABLE[4])
X#define ROM_Crc8CCITT                                                                 ((uint8_t (*)(uint8_t ui8Crc,                                                               const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SOFTWARETABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_Crc32                                                             \
S        ((uint32_t (*)(uint32_t ui32Crc,                                      \
S                       const uint8_t *pui8Data,                               \
S                       uint32_t ui32Count))ROM_SOFTWARETABLE[5])
X#define ROM_Crc32                                                                     ((uint32_t (*)(uint32_t ui32Crc,                                                             const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SOFTWARETABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_pvAESTable                                                        \
N        ((void *)&(ROM_SOFTWARETABLE[7]))
X#define ROM_pvAESTable                                                                ((void *)&(ROM_SOFTWARETABLE[7]))
N#endif
N
N#endif // __DRIVERLIB_ROM_H__
L 29 "project.h" 2
N#include "driverlib/rom_map.h"
L 1 "driverlib/rom_map.h" 1
N//*****************************************************************************
N//
N// rom_map.h - Macros to facilitate calling functions in the ROM when they are
N//             available and in flash otherwise.
N//
N// Copyright (c) 2008-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ROM_MAP_H__
N#define __DRIVERLIB_ROM_MAP_H__
N
N//*****************************************************************************
N//
N// Macros for the ADC API.
N//
N//*****************************************************************************
N#ifdef ROM_ADCSequenceDataGet
N#define MAP_ADCSequenceDataGet                                                \
N        ROM_ADCSequenceDataGet
X#define MAP_ADCSequenceDataGet                                                        ROM_ADCSequenceDataGet
N#else
S#define MAP_ADCSequenceDataGet                                                \
S        ADCSequenceDataGet
X#define MAP_ADCSequenceDataGet                                                        ADCSequenceDataGet
N#endif
N#ifdef ROM_ADCIntDisable
N#define MAP_ADCIntDisable                                                     \
N        ROM_ADCIntDisable
X#define MAP_ADCIntDisable                                                             ROM_ADCIntDisable
N#else
S#define MAP_ADCIntDisable                                                     \
S        ADCIntDisable
X#define MAP_ADCIntDisable                                                             ADCIntDisable
N#endif
N#ifdef ROM_ADCIntEnable
N#define MAP_ADCIntEnable                                                      \
N        ROM_ADCIntEnable
X#define MAP_ADCIntEnable                                                              ROM_ADCIntEnable
N#else
S#define MAP_ADCIntEnable                                                      \
S        ADCIntEnable
X#define MAP_ADCIntEnable                                                              ADCIntEnable
N#endif
N#ifdef ROM_ADCIntStatus
N#define MAP_ADCIntStatus                                                      \
N        ROM_ADCIntStatus
X#define MAP_ADCIntStatus                                                              ROM_ADCIntStatus
N#else
S#define MAP_ADCIntStatus                                                      \
S        ADCIntStatus
X#define MAP_ADCIntStatus                                                              ADCIntStatus
N#endif
N#ifdef ROM_ADCIntClear
N#define MAP_ADCIntClear                                                       \
N        ROM_ADCIntClear
X#define MAP_ADCIntClear                                                               ROM_ADCIntClear
N#else
S#define MAP_ADCIntClear                                                       \
S        ADCIntClear
X#define MAP_ADCIntClear                                                               ADCIntClear
N#endif
N#ifdef ROM_ADCSequenceEnable
N#define MAP_ADCSequenceEnable                                                 \
N        ROM_ADCSequenceEnable
X#define MAP_ADCSequenceEnable                                                         ROM_ADCSequenceEnable
N#else
S#define MAP_ADCSequenceEnable                                                 \
S        ADCSequenceEnable
X#define MAP_ADCSequenceEnable                                                         ADCSequenceEnable
N#endif
N#ifdef ROM_ADCSequenceDisable
N#define MAP_ADCSequenceDisable                                                \
N        ROM_ADCSequenceDisable
X#define MAP_ADCSequenceDisable                                                        ROM_ADCSequenceDisable
N#else
S#define MAP_ADCSequenceDisable                                                \
S        ADCSequenceDisable
X#define MAP_ADCSequenceDisable                                                        ADCSequenceDisable
N#endif
N#ifdef ROM_ADCSequenceConfigure
N#define MAP_ADCSequenceConfigure                                              \
N        ROM_ADCSequenceConfigure
X#define MAP_ADCSequenceConfigure                                                      ROM_ADCSequenceConfigure
N#else
S#define MAP_ADCSequenceConfigure                                              \
S        ADCSequenceConfigure
X#define MAP_ADCSequenceConfigure                                                      ADCSequenceConfigure
N#endif
N#ifdef ROM_ADCSequenceStepConfigure
N#define MAP_ADCSequenceStepConfigure                                          \
N        ROM_ADCSequenceStepConfigure
X#define MAP_ADCSequenceStepConfigure                                                  ROM_ADCSequenceStepConfigure
N#else
S#define MAP_ADCSequenceStepConfigure                                          \
S        ADCSequenceStepConfigure
X#define MAP_ADCSequenceStepConfigure                                                  ADCSequenceStepConfigure
N#endif
N#ifdef ROM_ADCSequenceOverflow
N#define MAP_ADCSequenceOverflow                                               \
N        ROM_ADCSequenceOverflow
X#define MAP_ADCSequenceOverflow                                                       ROM_ADCSequenceOverflow
N#else
S#define MAP_ADCSequenceOverflow                                               \
S        ADCSequenceOverflow
X#define MAP_ADCSequenceOverflow                                                       ADCSequenceOverflow
N#endif
N#ifdef ROM_ADCSequenceOverflowClear
N#define MAP_ADCSequenceOverflowClear                                          \
N        ROM_ADCSequenceOverflowClear
X#define MAP_ADCSequenceOverflowClear                                                  ROM_ADCSequenceOverflowClear
N#else
S#define MAP_ADCSequenceOverflowClear                                          \
S        ADCSequenceOverflowClear
X#define MAP_ADCSequenceOverflowClear                                                  ADCSequenceOverflowClear
N#endif
N#ifdef ROM_ADCSequenceUnderflow
N#define MAP_ADCSequenceUnderflow                                              \
N        ROM_ADCSequenceUnderflow
X#define MAP_ADCSequenceUnderflow                                                      ROM_ADCSequenceUnderflow
N#else
S#define MAP_ADCSequenceUnderflow                                              \
S        ADCSequenceUnderflow
X#define MAP_ADCSequenceUnderflow                                                      ADCSequenceUnderflow
N#endif
N#ifdef ROM_ADCSequenceUnderflowClear
N#define MAP_ADCSequenceUnderflowClear                                         \
N        ROM_ADCSequenceUnderflowClear
X#define MAP_ADCSequenceUnderflowClear                                                 ROM_ADCSequenceUnderflowClear
N#else
S#define MAP_ADCSequenceUnderflowClear                                         \
S        ADCSequenceUnderflowClear
X#define MAP_ADCSequenceUnderflowClear                                                 ADCSequenceUnderflowClear
N#endif
N#ifdef ROM_ADCProcessorTrigger
N#define MAP_ADCProcessorTrigger                                               \
N        ROM_ADCProcessorTrigger
X#define MAP_ADCProcessorTrigger                                                       ROM_ADCProcessorTrigger
N#else
S#define MAP_ADCProcessorTrigger                                               \
S        ADCProcessorTrigger
X#define MAP_ADCProcessorTrigger                                                       ADCProcessorTrigger
N#endif
N#ifdef ROM_ADCHardwareOversampleConfigure
N#define MAP_ADCHardwareOversampleConfigure                                    \
N        ROM_ADCHardwareOversampleConfigure
X#define MAP_ADCHardwareOversampleConfigure                                            ROM_ADCHardwareOversampleConfigure
N#else
S#define MAP_ADCHardwareOversampleConfigure                                    \
S        ADCHardwareOversampleConfigure
X#define MAP_ADCHardwareOversampleConfigure                                            ADCHardwareOversampleConfigure
N#endif
N#ifdef ROM_ADCComparatorConfigure
N#define MAP_ADCComparatorConfigure                                            \
N        ROM_ADCComparatorConfigure
X#define MAP_ADCComparatorConfigure                                                    ROM_ADCComparatorConfigure
N#else
S#define MAP_ADCComparatorConfigure                                            \
S        ADCComparatorConfigure
X#define MAP_ADCComparatorConfigure                                                    ADCComparatorConfigure
N#endif
N#ifdef ROM_ADCComparatorRegionSet
N#define MAP_ADCComparatorRegionSet                                            \
N        ROM_ADCComparatorRegionSet
X#define MAP_ADCComparatorRegionSet                                                    ROM_ADCComparatorRegionSet
N#else
S#define MAP_ADCComparatorRegionSet                                            \
S        ADCComparatorRegionSet
X#define MAP_ADCComparatorRegionSet                                                    ADCComparatorRegionSet
N#endif
N#ifdef ROM_ADCComparatorReset
N#define MAP_ADCComparatorReset                                                \
N        ROM_ADCComparatorReset
X#define MAP_ADCComparatorReset                                                        ROM_ADCComparatorReset
N#else
S#define MAP_ADCComparatorReset                                                \
S        ADCComparatorReset
X#define MAP_ADCComparatorReset                                                        ADCComparatorReset
N#endif
N#ifdef ROM_ADCComparatorIntDisable
N#define MAP_ADCComparatorIntDisable                                           \
N        ROM_ADCComparatorIntDisable
X#define MAP_ADCComparatorIntDisable                                                   ROM_ADCComparatorIntDisable
N#else
S#define MAP_ADCComparatorIntDisable                                           \
S        ADCComparatorIntDisable
X#define MAP_ADCComparatorIntDisable                                                   ADCComparatorIntDisable
N#endif
N#ifdef ROM_ADCComparatorIntEnable
N#define MAP_ADCComparatorIntEnable                                            \
N        ROM_ADCComparatorIntEnable
X#define MAP_ADCComparatorIntEnable                                                    ROM_ADCComparatorIntEnable
N#else
S#define MAP_ADCComparatorIntEnable                                            \
S        ADCComparatorIntEnable
X#define MAP_ADCComparatorIntEnable                                                    ADCComparatorIntEnable
N#endif
N#ifdef ROM_ADCComparatorIntStatus
N#define MAP_ADCComparatorIntStatus                                            \
N        ROM_ADCComparatorIntStatus
X#define MAP_ADCComparatorIntStatus                                                    ROM_ADCComparatorIntStatus
N#else
S#define MAP_ADCComparatorIntStatus                                            \
S        ADCComparatorIntStatus
X#define MAP_ADCComparatorIntStatus                                                    ADCComparatorIntStatus
N#endif
N#ifdef ROM_ADCComparatorIntClear
N#define MAP_ADCComparatorIntClear                                             \
N        ROM_ADCComparatorIntClear
X#define MAP_ADCComparatorIntClear                                                     ROM_ADCComparatorIntClear
N#else
S#define MAP_ADCComparatorIntClear                                             \
S        ADCComparatorIntClear
X#define MAP_ADCComparatorIntClear                                                     ADCComparatorIntClear
N#endif
N#ifdef ROM_ADCReferenceSet
N#define MAP_ADCReferenceSet                                                   \
N        ROM_ADCReferenceSet
X#define MAP_ADCReferenceSet                                                           ROM_ADCReferenceSet
N#else
S#define MAP_ADCReferenceSet                                                   \
S        ADCReferenceSet
X#define MAP_ADCReferenceSet                                                           ADCReferenceSet
N#endif
N#ifdef ROM_ADCReferenceGet
N#define MAP_ADCReferenceGet                                                   \
N        ROM_ADCReferenceGet
X#define MAP_ADCReferenceGet                                                           ROM_ADCReferenceGet
N#else
S#define MAP_ADCReferenceGet                                                   \
S        ADCReferenceGet
X#define MAP_ADCReferenceGet                                                           ADCReferenceGet
N#endif
N#ifdef ROM_ADCPhaseDelaySet
N#define MAP_ADCPhaseDelaySet                                                  \
N        ROM_ADCPhaseDelaySet
X#define MAP_ADCPhaseDelaySet                                                          ROM_ADCPhaseDelaySet
N#else
S#define MAP_ADCPhaseDelaySet                                                  \
S        ADCPhaseDelaySet
X#define MAP_ADCPhaseDelaySet                                                          ADCPhaseDelaySet
N#endif
N#ifdef ROM_ADCPhaseDelayGet
N#define MAP_ADCPhaseDelayGet                                                  \
N        ROM_ADCPhaseDelayGet
X#define MAP_ADCPhaseDelayGet                                                          ROM_ADCPhaseDelayGet
N#else
S#define MAP_ADCPhaseDelayGet                                                  \
S        ADCPhaseDelayGet
X#define MAP_ADCPhaseDelayGet                                                          ADCPhaseDelayGet
N#endif
N#ifdef ROM_ADCIntClearEx
S#define MAP_ADCIntClearEx                                                     \
S        ROM_ADCIntClearEx
X#define MAP_ADCIntClearEx                                                             ROM_ADCIntClearEx
N#else
N#define MAP_ADCIntClearEx                                                     \
N        ADCIntClearEx
X#define MAP_ADCIntClearEx                                                             ADCIntClearEx
N#endif
N#ifdef ROM_ADCIntDisableEx
S#define MAP_ADCIntDisableEx                                                   \
S        ROM_ADCIntDisableEx
X#define MAP_ADCIntDisableEx                                                           ROM_ADCIntDisableEx
N#else
N#define MAP_ADCIntDisableEx                                                   \
N        ADCIntDisableEx
X#define MAP_ADCIntDisableEx                                                           ADCIntDisableEx
N#endif
N#ifdef ROM_ADCIntEnableEx
S#define MAP_ADCIntEnableEx                                                    \
S        ROM_ADCIntEnableEx
X#define MAP_ADCIntEnableEx                                                            ROM_ADCIntEnableEx
N#else
N#define MAP_ADCIntEnableEx                                                    \
N        ADCIntEnableEx
X#define MAP_ADCIntEnableEx                                                            ADCIntEnableEx
N#endif
N#ifdef ROM_ADCIntStatusEx
S#define MAP_ADCIntStatusEx                                                    \
S        ROM_ADCIntStatusEx
X#define MAP_ADCIntStatusEx                                                            ROM_ADCIntStatusEx
N#else
N#define MAP_ADCIntStatusEx                                                    \
N        ADCIntStatusEx
X#define MAP_ADCIntStatusEx                                                            ADCIntStatusEx
N#endif
N#ifdef ROM_ADCSequenceDMAEnable
S#define MAP_ADCSequenceDMAEnable                                              \
S        ROM_ADCSequenceDMAEnable
X#define MAP_ADCSequenceDMAEnable                                                      ROM_ADCSequenceDMAEnable
N#else
N#define MAP_ADCSequenceDMAEnable                                              \
N        ADCSequenceDMAEnable
X#define MAP_ADCSequenceDMAEnable                                                      ADCSequenceDMAEnable
N#endif
N#ifdef ROM_ADCSequenceDMADisable
S#define MAP_ADCSequenceDMADisable                                             \
S        ROM_ADCSequenceDMADisable
X#define MAP_ADCSequenceDMADisable                                                     ROM_ADCSequenceDMADisable
N#else
N#define MAP_ADCSequenceDMADisable                                             \
N        ADCSequenceDMADisable
X#define MAP_ADCSequenceDMADisable                                                     ADCSequenceDMADisable
N#endif
N#ifdef ROM_ADCBusy
S#define MAP_ADCBusy                                                           \
S        ROM_ADCBusy
X#define MAP_ADCBusy                                                                   ROM_ADCBusy
N#else
N#define MAP_ADCBusy                                                           \
N        ADCBusy
X#define MAP_ADCBusy                                                                   ADCBusy
N#endif
N
N//*****************************************************************************
N//
N// Macros for the AES API.
N//
N//*****************************************************************************
N#ifdef ROM_AESIntStatus
S#define MAP_AESIntStatus                                                      \
S        ROM_AESIntStatus
X#define MAP_AESIntStatus                                                              ROM_AESIntStatus
N#else
N#define MAP_AESIntStatus                                                      \
N        AESIntStatus
X#define MAP_AESIntStatus                                                              AESIntStatus
N#endif
N#ifdef ROM_AESAuthLengthSet
S#define MAP_AESAuthLengthSet                                                  \
S        ROM_AESAuthLengthSet
X#define MAP_AESAuthLengthSet                                                          ROM_AESAuthLengthSet
N#else
N#define MAP_AESAuthLengthSet                                                  \
N        AESAuthLengthSet
X#define MAP_AESAuthLengthSet                                                          AESAuthLengthSet
N#endif
N#ifdef ROM_AESConfigSet
S#define MAP_AESConfigSet                                                      \
S        ROM_AESConfigSet
X#define MAP_AESConfigSet                                                              ROM_AESConfigSet
N#else
N#define MAP_AESConfigSet                                                      \
N        AESConfigSet
X#define MAP_AESConfigSet                                                              AESConfigSet
N#endif
N#ifdef ROM_AESDataAuth
S#define MAP_AESDataAuth                                                       \
S        ROM_AESDataAuth
X#define MAP_AESDataAuth                                                               ROM_AESDataAuth
N#else
N#define MAP_AESDataAuth                                                       \
N        AESDataAuth
X#define MAP_AESDataAuth                                                               AESDataAuth
N#endif
N#ifdef ROM_AESDataProcess
S#define MAP_AESDataProcess                                                    \
S        ROM_AESDataProcess
X#define MAP_AESDataProcess                                                            ROM_AESDataProcess
N#else
N#define MAP_AESDataProcess                                                    \
N        AESDataProcess
X#define MAP_AESDataProcess                                                            AESDataProcess
N#endif
N#ifdef ROM_AESDataProcessAuth
S#define MAP_AESDataProcessAuth                                                \
S        ROM_AESDataProcessAuth
X#define MAP_AESDataProcessAuth                                                        ROM_AESDataProcessAuth
N#else
N#define MAP_AESDataProcessAuth                                                \
N        AESDataProcessAuth
X#define MAP_AESDataProcessAuth                                                        AESDataProcessAuth
N#endif
N#ifdef ROM_AESDataRead
S#define MAP_AESDataRead                                                       \
S        ROM_AESDataRead
X#define MAP_AESDataRead                                                               ROM_AESDataRead
N#else
N#define MAP_AESDataRead                                                       \
N        AESDataRead
X#define MAP_AESDataRead                                                               AESDataRead
N#endif
N#ifdef ROM_AESDataReadNonBlocking
S#define MAP_AESDataReadNonBlocking                                            \
S        ROM_AESDataReadNonBlocking
X#define MAP_AESDataReadNonBlocking                                                    ROM_AESDataReadNonBlocking
N#else
N#define MAP_AESDataReadNonBlocking                                            \
N        AESDataReadNonBlocking
X#define MAP_AESDataReadNonBlocking                                                    AESDataReadNonBlocking
N#endif
N#ifdef ROM_AESDataWrite
S#define MAP_AESDataWrite                                                      \
S        ROM_AESDataWrite
X#define MAP_AESDataWrite                                                              ROM_AESDataWrite
N#else
N#define MAP_AESDataWrite                                                      \
N        AESDataWrite
X#define MAP_AESDataWrite                                                              AESDataWrite
N#endif
N#ifdef ROM_AESDataWriteNonBlocking
S#define MAP_AESDataWriteNonBlocking                                           \
S        ROM_AESDataWriteNonBlocking
X#define MAP_AESDataWriteNonBlocking                                                   ROM_AESDataWriteNonBlocking
N#else
N#define MAP_AESDataWriteNonBlocking                                           \
N        AESDataWriteNonBlocking
X#define MAP_AESDataWriteNonBlocking                                                   AESDataWriteNonBlocking
N#endif
N#ifdef ROM_AESDMADisable
S#define MAP_AESDMADisable                                                     \
S        ROM_AESDMADisable
X#define MAP_AESDMADisable                                                             ROM_AESDMADisable
N#else
N#define MAP_AESDMADisable                                                     \
N        AESDMADisable
X#define MAP_AESDMADisable                                                             AESDMADisable
N#endif
N#ifdef ROM_AESDMAEnable
S#define MAP_AESDMAEnable                                                      \
S        ROM_AESDMAEnable
X#define MAP_AESDMAEnable                                                              ROM_AESDMAEnable
N#else
N#define MAP_AESDMAEnable                                                      \
N        AESDMAEnable
X#define MAP_AESDMAEnable                                                              AESDMAEnable
N#endif
N#ifdef ROM_AESIntClear
S#define MAP_AESIntClear                                                       \
S        ROM_AESIntClear
X#define MAP_AESIntClear                                                               ROM_AESIntClear
N#else
N#define MAP_AESIntClear                                                       \
N        AESIntClear
X#define MAP_AESIntClear                                                               AESIntClear
N#endif
N#ifdef ROM_AESIntDisable
S#define MAP_AESIntDisable                                                     \
S        ROM_AESIntDisable
X#define MAP_AESIntDisable                                                             ROM_AESIntDisable
N#else
N#define MAP_AESIntDisable                                                     \
N        AESIntDisable
X#define MAP_AESIntDisable                                                             AESIntDisable
N#endif
N#ifdef ROM_AESIntEnable
S#define MAP_AESIntEnable                                                      \
S        ROM_AESIntEnable
X#define MAP_AESIntEnable                                                              ROM_AESIntEnable
N#else
N#define MAP_AESIntEnable                                                      \
N        AESIntEnable
X#define MAP_AESIntEnable                                                              AESIntEnable
N#endif
N#ifdef ROM_AESIVSet
S#define MAP_AESIVSet                                                          \
S        ROM_AESIVSet
X#define MAP_AESIVSet                                                                  ROM_AESIVSet
N#else
N#define MAP_AESIVSet                                                          \
N        AESIVSet
X#define MAP_AESIVSet                                                                  AESIVSet
N#endif
N#ifdef ROM_AESKey1Set
S#define MAP_AESKey1Set                                                        \
S        ROM_AESKey1Set
X#define MAP_AESKey1Set                                                                ROM_AESKey1Set
N#else
N#define MAP_AESKey1Set                                                        \
N        AESKey1Set
X#define MAP_AESKey1Set                                                                AESKey1Set
N#endif
N#ifdef ROM_AESKey2Set
S#define MAP_AESKey2Set                                                        \
S        ROM_AESKey2Set
X#define MAP_AESKey2Set                                                                ROM_AESKey2Set
N#else
N#define MAP_AESKey2Set                                                        \
N        AESKey2Set
X#define MAP_AESKey2Set                                                                AESKey2Set
N#endif
N#ifdef ROM_AESKey3Set
S#define MAP_AESKey3Set                                                        \
S        ROM_AESKey3Set
X#define MAP_AESKey3Set                                                                ROM_AESKey3Set
N#else
N#define MAP_AESKey3Set                                                        \
N        AESKey3Set
X#define MAP_AESKey3Set                                                                AESKey3Set
N#endif
N#ifdef ROM_AESLengthSet
S#define MAP_AESLengthSet                                                      \
S        ROM_AESLengthSet
X#define MAP_AESLengthSet                                                              ROM_AESLengthSet
N#else
N#define MAP_AESLengthSet                                                      \
N        AESLengthSet
X#define MAP_AESLengthSet                                                              AESLengthSet
N#endif
N#ifdef ROM_AESReset
S#define MAP_AESReset                                                          \
S        ROM_AESReset
X#define MAP_AESReset                                                                  ROM_AESReset
N#else
N#define MAP_AESReset                                                          \
N        AESReset
X#define MAP_AESReset                                                                  AESReset
N#endif
N#ifdef ROM_AESTagRead
S#define MAP_AESTagRead                                                        \
S        ROM_AESTagRead
X#define MAP_AESTagRead                                                                ROM_AESTagRead
N#else
N#define MAP_AESTagRead                                                        \
N        AESTagRead
X#define MAP_AESTagRead                                                                AESTagRead
N#endif
N#ifdef ROM_AESIVRead
S#define MAP_AESIVRead                                                         \
S        ROM_AESIVRead
X#define MAP_AESIVRead                                                                 ROM_AESIVRead
N#else
N#define MAP_AESIVRead                                                         \
N        AESIVRead
X#define MAP_AESIVRead                                                                 AESIVRead
N#endif
N
N//*****************************************************************************
N//
N// Macros for the CAN API.
N//
N//*****************************************************************************
N#ifdef ROM_CANIntClear
N#define MAP_CANIntClear                                                       \
N        ROM_CANIntClear
X#define MAP_CANIntClear                                                               ROM_CANIntClear
N#else
S#define MAP_CANIntClear                                                       \
S        CANIntClear
X#define MAP_CANIntClear                                                               CANIntClear
N#endif
N#ifdef ROM_CANInit
N#define MAP_CANInit                                                           \
N        ROM_CANInit
X#define MAP_CANInit                                                                   ROM_CANInit
N#else
S#define MAP_CANInit                                                           \
S        CANInit
X#define MAP_CANInit                                                                   CANInit
N#endif
N#ifdef ROM_CANEnable
N#define MAP_CANEnable                                                         \
N        ROM_CANEnable
X#define MAP_CANEnable                                                                 ROM_CANEnable
N#else
S#define MAP_CANEnable                                                         \
S        CANEnable
X#define MAP_CANEnable                                                                 CANEnable
N#endif
N#ifdef ROM_CANDisable
N#define MAP_CANDisable                                                        \
N        ROM_CANDisable
X#define MAP_CANDisable                                                                ROM_CANDisable
N#else
S#define MAP_CANDisable                                                        \
S        CANDisable
X#define MAP_CANDisable                                                                CANDisable
N#endif
N#ifdef ROM_CANBitTimingSet
N#define MAP_CANBitTimingSet                                                   \
N        ROM_CANBitTimingSet
X#define MAP_CANBitTimingSet                                                           ROM_CANBitTimingSet
N#else
S#define MAP_CANBitTimingSet                                                   \
S        CANBitTimingSet
X#define MAP_CANBitTimingSet                                                           CANBitTimingSet
N#endif
N#ifdef ROM_CANBitTimingGet
N#define MAP_CANBitTimingGet                                                   \
N        ROM_CANBitTimingGet
X#define MAP_CANBitTimingGet                                                           ROM_CANBitTimingGet
N#else
S#define MAP_CANBitTimingGet                                                   \
S        CANBitTimingGet
X#define MAP_CANBitTimingGet                                                           CANBitTimingGet
N#endif
N#ifdef ROM_CANMessageSet
N#define MAP_CANMessageSet                                                     \
N        ROM_CANMessageSet
X#define MAP_CANMessageSet                                                             ROM_CANMessageSet
N#else
S#define MAP_CANMessageSet                                                     \
S        CANMessageSet
X#define MAP_CANMessageSet                                                             CANMessageSet
N#endif
N#ifdef ROM_CANMessageGet
N#define MAP_CANMessageGet                                                     \
N        ROM_CANMessageGet
X#define MAP_CANMessageGet                                                             ROM_CANMessageGet
N#else
S#define MAP_CANMessageGet                                                     \
S        CANMessageGet
X#define MAP_CANMessageGet                                                             CANMessageGet
N#endif
N#ifdef ROM_CANStatusGet
N#define MAP_CANStatusGet                                                      \
N        ROM_CANStatusGet
X#define MAP_CANStatusGet                                                              ROM_CANStatusGet
N#else
S#define MAP_CANStatusGet                                                      \
S        CANStatusGet
X#define MAP_CANStatusGet                                                              CANStatusGet
N#endif
N#ifdef ROM_CANMessageClear
N#define MAP_CANMessageClear                                                   \
N        ROM_CANMessageClear
X#define MAP_CANMessageClear                                                           ROM_CANMessageClear
N#else
S#define MAP_CANMessageClear                                                   \
S        CANMessageClear
X#define MAP_CANMessageClear                                                           CANMessageClear
N#endif
N#ifdef ROM_CANIntEnable
N#define MAP_CANIntEnable                                                      \
N        ROM_CANIntEnable
X#define MAP_CANIntEnable                                                              ROM_CANIntEnable
N#else
S#define MAP_CANIntEnable                                                      \
S        CANIntEnable
X#define MAP_CANIntEnable                                                              CANIntEnable
N#endif
N#ifdef ROM_CANIntDisable
N#define MAP_CANIntDisable                                                     \
N        ROM_CANIntDisable
X#define MAP_CANIntDisable                                                             ROM_CANIntDisable
N#else
S#define MAP_CANIntDisable                                                     \
S        CANIntDisable
X#define MAP_CANIntDisable                                                             CANIntDisable
N#endif
N#ifdef ROM_CANIntStatus
N#define MAP_CANIntStatus                                                      \
N        ROM_CANIntStatus
X#define MAP_CANIntStatus                                                              ROM_CANIntStatus
N#else
S#define MAP_CANIntStatus                                                      \
S        CANIntStatus
X#define MAP_CANIntStatus                                                              CANIntStatus
N#endif
N#ifdef ROM_CANRetryGet
N#define MAP_CANRetryGet                                                       \
N        ROM_CANRetryGet
X#define MAP_CANRetryGet                                                               ROM_CANRetryGet
N#else
S#define MAP_CANRetryGet                                                       \
S        CANRetryGet
X#define MAP_CANRetryGet                                                               CANRetryGet
N#endif
N#ifdef ROM_CANRetrySet
N#define MAP_CANRetrySet                                                       \
N        ROM_CANRetrySet
X#define MAP_CANRetrySet                                                               ROM_CANRetrySet
N#else
S#define MAP_CANRetrySet                                                       \
S        CANRetrySet
X#define MAP_CANRetrySet                                                               CANRetrySet
N#endif
N#ifdef ROM_CANErrCntrGet
N#define MAP_CANErrCntrGet                                                     \
N        ROM_CANErrCntrGet
X#define MAP_CANErrCntrGet                                                             ROM_CANErrCntrGet
N#else
S#define MAP_CANErrCntrGet                                                     \
S        CANErrCntrGet
X#define MAP_CANErrCntrGet                                                             CANErrCntrGet
N#endif
N#ifdef ROM_CANBitRateSet
N#define MAP_CANBitRateSet                                                     \
N        ROM_CANBitRateSet
X#define MAP_CANBitRateSet                                                             ROM_CANBitRateSet
N#else
S#define MAP_CANBitRateSet                                                     \
S        CANBitRateSet
X#define MAP_CANBitRateSet                                                             CANBitRateSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Comparator API.
N//
N//*****************************************************************************
N#ifdef ROM_ComparatorIntClear
N#define MAP_ComparatorIntClear                                                \
N        ROM_ComparatorIntClear
X#define MAP_ComparatorIntClear                                                        ROM_ComparatorIntClear
N#else
S#define MAP_ComparatorIntClear                                                \
S        ComparatorIntClear
X#define MAP_ComparatorIntClear                                                        ComparatorIntClear
N#endif
N#ifdef ROM_ComparatorConfigure
N#define MAP_ComparatorConfigure                                               \
N        ROM_ComparatorConfigure
X#define MAP_ComparatorConfigure                                                       ROM_ComparatorConfigure
N#else
S#define MAP_ComparatorConfigure                                               \
S        ComparatorConfigure
X#define MAP_ComparatorConfigure                                                       ComparatorConfigure
N#endif
N#ifdef ROM_ComparatorRefSet
N#define MAP_ComparatorRefSet                                                  \
N        ROM_ComparatorRefSet
X#define MAP_ComparatorRefSet                                                          ROM_ComparatorRefSet
N#else
S#define MAP_ComparatorRefSet                                                  \
S        ComparatorRefSet
X#define MAP_ComparatorRefSet                                                          ComparatorRefSet
N#endif
N#ifdef ROM_ComparatorValueGet
N#define MAP_ComparatorValueGet                                                \
N        ROM_ComparatorValueGet
X#define MAP_ComparatorValueGet                                                        ROM_ComparatorValueGet
N#else
S#define MAP_ComparatorValueGet                                                \
S        ComparatorValueGet
X#define MAP_ComparatorValueGet                                                        ComparatorValueGet
N#endif
N#ifdef ROM_ComparatorIntEnable
N#define MAP_ComparatorIntEnable                                               \
N        ROM_ComparatorIntEnable
X#define MAP_ComparatorIntEnable                                                       ROM_ComparatorIntEnable
N#else
S#define MAP_ComparatorIntEnable                                               \
S        ComparatorIntEnable
X#define MAP_ComparatorIntEnable                                                       ComparatorIntEnable
N#endif
N#ifdef ROM_ComparatorIntDisable
N#define MAP_ComparatorIntDisable                                              \
N        ROM_ComparatorIntDisable
X#define MAP_ComparatorIntDisable                                                      ROM_ComparatorIntDisable
N#else
S#define MAP_ComparatorIntDisable                                              \
S        ComparatorIntDisable
X#define MAP_ComparatorIntDisable                                                      ComparatorIntDisable
N#endif
N#ifdef ROM_ComparatorIntStatus
N#define MAP_ComparatorIntStatus                                               \
N        ROM_ComparatorIntStatus
X#define MAP_ComparatorIntStatus                                                       ROM_ComparatorIntStatus
N#else
S#define MAP_ComparatorIntStatus                                               \
S        ComparatorIntStatus
X#define MAP_ComparatorIntStatus                                                       ComparatorIntStatus
N#endif
N
N//*****************************************************************************
N//
N// Macros for the CRC API.
N//
N//*****************************************************************************
N#ifdef ROM_CRCConfigSet
S#define MAP_CRCConfigSet                                                      \
S        ROM_CRCConfigSet
X#define MAP_CRCConfigSet                                                              ROM_CRCConfigSet
N#else
N#define MAP_CRCConfigSet                                                      \
N        CRCConfigSet
X#define MAP_CRCConfigSet                                                              CRCConfigSet
N#endif
N#ifdef ROM_CRCDataProcess
S#define MAP_CRCDataProcess                                                    \
S        ROM_CRCDataProcess
X#define MAP_CRCDataProcess                                                            ROM_CRCDataProcess
N#else
N#define MAP_CRCDataProcess                                                    \
N        CRCDataProcess
X#define MAP_CRCDataProcess                                                            CRCDataProcess
N#endif
N#ifdef ROM_CRCDataWrite
S#define MAP_CRCDataWrite                                                      \
S        ROM_CRCDataWrite
X#define MAP_CRCDataWrite                                                              ROM_CRCDataWrite
N#else
N#define MAP_CRCDataWrite                                                      \
N        CRCDataWrite
X#define MAP_CRCDataWrite                                                              CRCDataWrite
N#endif
N#ifdef ROM_CRCResultRead
S#define MAP_CRCResultRead                                                     \
S        ROM_CRCResultRead
X#define MAP_CRCResultRead                                                             ROM_CRCResultRead
N#else
N#define MAP_CRCResultRead                                                     \
N        CRCResultRead
X#define MAP_CRCResultRead                                                             CRCResultRead
N#endif
N#ifdef ROM_CRCSeedSet
S#define MAP_CRCSeedSet                                                        \
S        ROM_CRCSeedSet
X#define MAP_CRCSeedSet                                                                ROM_CRCSeedSet
N#else
N#define MAP_CRCSeedSet                                                        \
N        CRCSeedSet
X#define MAP_CRCSeedSet                                                                CRCSeedSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the DES API.
N//
N//*****************************************************************************
N#ifdef ROM_DESIntStatus
S#define MAP_DESIntStatus                                                      \
S        ROM_DESIntStatus
X#define MAP_DESIntStatus                                                              ROM_DESIntStatus
N#else
N#define MAP_DESIntStatus                                                      \
N        DESIntStatus
X#define MAP_DESIntStatus                                                              DESIntStatus
N#endif
N#ifdef ROM_DESConfigSet
S#define MAP_DESConfigSet                                                      \
S        ROM_DESConfigSet
X#define MAP_DESConfigSet                                                              ROM_DESConfigSet
N#else
N#define MAP_DESConfigSet                                                      \
N        DESConfigSet
X#define MAP_DESConfigSet                                                              DESConfigSet
N#endif
N#ifdef ROM_DESDataRead
S#define MAP_DESDataRead                                                       \
S        ROM_DESDataRead
X#define MAP_DESDataRead                                                               ROM_DESDataRead
N#else
N#define MAP_DESDataRead                                                       \
N        DESDataRead
X#define MAP_DESDataRead                                                               DESDataRead
N#endif
N#ifdef ROM_DESDataReadNonBlocking
S#define MAP_DESDataReadNonBlocking                                            \
S        ROM_DESDataReadNonBlocking
X#define MAP_DESDataReadNonBlocking                                                    ROM_DESDataReadNonBlocking
N#else
N#define MAP_DESDataReadNonBlocking                                            \
N        DESDataReadNonBlocking
X#define MAP_DESDataReadNonBlocking                                                    DESDataReadNonBlocking
N#endif
N#ifdef ROM_DESDataProcess
S#define MAP_DESDataProcess                                                    \
S        ROM_DESDataProcess
X#define MAP_DESDataProcess                                                            ROM_DESDataProcess
N#else
N#define MAP_DESDataProcess                                                    \
N        DESDataProcess
X#define MAP_DESDataProcess                                                            DESDataProcess
N#endif
N#ifdef ROM_DESDataWrite
S#define MAP_DESDataWrite                                                      \
S        ROM_DESDataWrite
X#define MAP_DESDataWrite                                                              ROM_DESDataWrite
N#else
N#define MAP_DESDataWrite                                                      \
N        DESDataWrite
X#define MAP_DESDataWrite                                                              DESDataWrite
N#endif
N#ifdef ROM_DESDataWriteNonBlocking
S#define MAP_DESDataWriteNonBlocking                                           \
S        ROM_DESDataWriteNonBlocking
X#define MAP_DESDataWriteNonBlocking                                                   ROM_DESDataWriteNonBlocking
N#else
N#define MAP_DESDataWriteNonBlocking                                           \
N        DESDataWriteNonBlocking
X#define MAP_DESDataWriteNonBlocking                                                   DESDataWriteNonBlocking
N#endif
N#ifdef ROM_DESDMADisable
S#define MAP_DESDMADisable                                                     \
S        ROM_DESDMADisable
X#define MAP_DESDMADisable                                                             ROM_DESDMADisable
N#else
N#define MAP_DESDMADisable                                                     \
N        DESDMADisable
X#define MAP_DESDMADisable                                                             DESDMADisable
N#endif
N#ifdef ROM_DESDMAEnable
S#define MAP_DESDMAEnable                                                      \
S        ROM_DESDMAEnable
X#define MAP_DESDMAEnable                                                              ROM_DESDMAEnable
N#else
N#define MAP_DESDMAEnable                                                      \
N        DESDMAEnable
X#define MAP_DESDMAEnable                                                              DESDMAEnable
N#endif
N#ifdef ROM_DESIntClear
S#define MAP_DESIntClear                                                       \
S        ROM_DESIntClear
X#define MAP_DESIntClear                                                               ROM_DESIntClear
N#else
N#define MAP_DESIntClear                                                       \
N        DESIntClear
X#define MAP_DESIntClear                                                               DESIntClear
N#endif
N#ifdef ROM_DESIntDisable
S#define MAP_DESIntDisable                                                     \
S        ROM_DESIntDisable
X#define MAP_DESIntDisable                                                             ROM_DESIntDisable
N#else
N#define MAP_DESIntDisable                                                     \
N        DESIntDisable
X#define MAP_DESIntDisable                                                             DESIntDisable
N#endif
N#ifdef ROM_DESIntEnable
S#define MAP_DESIntEnable                                                      \
S        ROM_DESIntEnable
X#define MAP_DESIntEnable                                                              ROM_DESIntEnable
N#else
N#define MAP_DESIntEnable                                                      \
N        DESIntEnable
X#define MAP_DESIntEnable                                                              DESIntEnable
N#endif
N#ifdef ROM_DESIVSet
S#define MAP_DESIVSet                                                          \
S        ROM_DESIVSet
X#define MAP_DESIVSet                                                                  ROM_DESIVSet
N#else
N#define MAP_DESIVSet                                                          \
N        DESIVSet
X#define MAP_DESIVSet                                                                  DESIVSet
N#endif
N#ifdef ROM_DESKeySet
S#define MAP_DESKeySet                                                         \
S        ROM_DESKeySet
X#define MAP_DESKeySet                                                                 ROM_DESKeySet
N#else
N#define MAP_DESKeySet                                                         \
N        DESKeySet
X#define MAP_DESKeySet                                                                 DESKeySet
N#endif
N#ifdef ROM_DESLengthSet
S#define MAP_DESLengthSet                                                      \
S        ROM_DESLengthSet
X#define MAP_DESLengthSet                                                              ROM_DESLengthSet
N#else
N#define MAP_DESLengthSet                                                      \
N        DESLengthSet
X#define MAP_DESLengthSet                                                              DESLengthSet
N#endif
N#ifdef ROM_DESReset
S#define MAP_DESReset                                                          \
S        ROM_DESReset
X#define MAP_DESReset                                                                  ROM_DESReset
N#else
N#define MAP_DESReset                                                          \
N        DESReset
X#define MAP_DESReset                                                                  DESReset
N#endif
N
N//*****************************************************************************
N//
N// Macros for the EEPROM API.
N//
N//*****************************************************************************
N#ifdef ROM_EEPROMRead
N#define MAP_EEPROMRead                                                        \
N        ROM_EEPROMRead
X#define MAP_EEPROMRead                                                                ROM_EEPROMRead
N#else
S#define MAP_EEPROMRead                                                        \
S        EEPROMRead
X#define MAP_EEPROMRead                                                                EEPROMRead
N#endif
N#ifdef ROM_EEPROMBlockCountGet
N#define MAP_EEPROMBlockCountGet                                               \
N        ROM_EEPROMBlockCountGet
X#define MAP_EEPROMBlockCountGet                                                       ROM_EEPROMBlockCountGet
N#else
S#define MAP_EEPROMBlockCountGet                                               \
S        EEPROMBlockCountGet
X#define MAP_EEPROMBlockCountGet                                                       EEPROMBlockCountGet
N#endif
N#ifdef ROM_EEPROMBlockHide
N#define MAP_EEPROMBlockHide                                                   \
N        ROM_EEPROMBlockHide
X#define MAP_EEPROMBlockHide                                                           ROM_EEPROMBlockHide
N#else
S#define MAP_EEPROMBlockHide                                                   \
S        EEPROMBlockHide
X#define MAP_EEPROMBlockHide                                                           EEPROMBlockHide
N#endif
N#ifdef ROM_EEPROMBlockLock
N#define MAP_EEPROMBlockLock                                                   \
N        ROM_EEPROMBlockLock
X#define MAP_EEPROMBlockLock                                                           ROM_EEPROMBlockLock
N#else
S#define MAP_EEPROMBlockLock                                                   \
S        EEPROMBlockLock
X#define MAP_EEPROMBlockLock                                                           EEPROMBlockLock
N#endif
N#ifdef ROM_EEPROMBlockPasswordSet
N#define MAP_EEPROMBlockPasswordSet                                            \
N        ROM_EEPROMBlockPasswordSet
X#define MAP_EEPROMBlockPasswordSet                                                    ROM_EEPROMBlockPasswordSet
N#else
S#define MAP_EEPROMBlockPasswordSet                                            \
S        EEPROMBlockPasswordSet
X#define MAP_EEPROMBlockPasswordSet                                                    EEPROMBlockPasswordSet
N#endif
N#ifdef ROM_EEPROMBlockProtectGet
N#define MAP_EEPROMBlockProtectGet                                             \
N        ROM_EEPROMBlockProtectGet
X#define MAP_EEPROMBlockProtectGet                                                     ROM_EEPROMBlockProtectGet
N#else
S#define MAP_EEPROMBlockProtectGet                                             \
S        EEPROMBlockProtectGet
X#define MAP_EEPROMBlockProtectGet                                                     EEPROMBlockProtectGet
N#endif
N#ifdef ROM_EEPROMBlockProtectSet
N#define MAP_EEPROMBlockProtectSet                                             \
N        ROM_EEPROMBlockProtectSet
X#define MAP_EEPROMBlockProtectSet                                                     ROM_EEPROMBlockProtectSet
N#else
S#define MAP_EEPROMBlockProtectSet                                             \
S        EEPROMBlockProtectSet
X#define MAP_EEPROMBlockProtectSet                                                     EEPROMBlockProtectSet
N#endif
N#ifdef ROM_EEPROMBlockUnlock
N#define MAP_EEPROMBlockUnlock                                                 \
N        ROM_EEPROMBlockUnlock
X#define MAP_EEPROMBlockUnlock                                                         ROM_EEPROMBlockUnlock
N#else
S#define MAP_EEPROMBlockUnlock                                                 \
S        EEPROMBlockUnlock
X#define MAP_EEPROMBlockUnlock                                                         EEPROMBlockUnlock
N#endif
N#ifdef ROM_EEPROMIntClear
N#define MAP_EEPROMIntClear                                                    \
N        ROM_EEPROMIntClear
X#define MAP_EEPROMIntClear                                                            ROM_EEPROMIntClear
N#else
S#define MAP_EEPROMIntClear                                                    \
S        EEPROMIntClear
X#define MAP_EEPROMIntClear                                                            EEPROMIntClear
N#endif
N#ifdef ROM_EEPROMIntDisable
N#define MAP_EEPROMIntDisable                                                  \
N        ROM_EEPROMIntDisable
X#define MAP_EEPROMIntDisable                                                          ROM_EEPROMIntDisable
N#else
S#define MAP_EEPROMIntDisable                                                  \
S        EEPROMIntDisable
X#define MAP_EEPROMIntDisable                                                          EEPROMIntDisable
N#endif
N#ifdef ROM_EEPROMIntEnable
N#define MAP_EEPROMIntEnable                                                   \
N        ROM_EEPROMIntEnable
X#define MAP_EEPROMIntEnable                                                           ROM_EEPROMIntEnable
N#else
S#define MAP_EEPROMIntEnable                                                   \
S        EEPROMIntEnable
X#define MAP_EEPROMIntEnable                                                           EEPROMIntEnable
N#endif
N#ifdef ROM_EEPROMIntStatus
N#define MAP_EEPROMIntStatus                                                   \
N        ROM_EEPROMIntStatus
X#define MAP_EEPROMIntStatus                                                           ROM_EEPROMIntStatus
N#else
S#define MAP_EEPROMIntStatus                                                   \
S        EEPROMIntStatus
X#define MAP_EEPROMIntStatus                                                           EEPROMIntStatus
N#endif
N#ifdef ROM_EEPROMMassErase
N#define MAP_EEPROMMassErase                                                   \
N        ROM_EEPROMMassErase
X#define MAP_EEPROMMassErase                                                           ROM_EEPROMMassErase
N#else
S#define MAP_EEPROMMassErase                                                   \
S        EEPROMMassErase
X#define MAP_EEPROMMassErase                                                           EEPROMMassErase
N#endif
N#ifdef ROM_EEPROMProgram
N#define MAP_EEPROMProgram                                                     \
N        ROM_EEPROMProgram
X#define MAP_EEPROMProgram                                                             ROM_EEPROMProgram
N#else
S#define MAP_EEPROMProgram                                                     \
S        EEPROMProgram
X#define MAP_EEPROMProgram                                                             EEPROMProgram
N#endif
N#ifdef ROM_EEPROMProgramNonBlocking
N#define MAP_EEPROMProgramNonBlocking                                          \
N        ROM_EEPROMProgramNonBlocking
X#define MAP_EEPROMProgramNonBlocking                                                  ROM_EEPROMProgramNonBlocking
N#else
S#define MAP_EEPROMProgramNonBlocking                                          \
S        EEPROMProgramNonBlocking
X#define MAP_EEPROMProgramNonBlocking                                                  EEPROMProgramNonBlocking
N#endif
N#ifdef ROM_EEPROMSizeGet
N#define MAP_EEPROMSizeGet                                                     \
N        ROM_EEPROMSizeGet
X#define MAP_EEPROMSizeGet                                                             ROM_EEPROMSizeGet
N#else
S#define MAP_EEPROMSizeGet                                                     \
S        EEPROMSizeGet
X#define MAP_EEPROMSizeGet                                                             EEPROMSizeGet
N#endif
N#ifdef ROM_EEPROMStatusGet
N#define MAP_EEPROMStatusGet                                                   \
N        ROM_EEPROMStatusGet
X#define MAP_EEPROMStatusGet                                                           ROM_EEPROMStatusGet
N#else
S#define MAP_EEPROMStatusGet                                                   \
S        EEPROMStatusGet
X#define MAP_EEPROMStatusGet                                                           EEPROMStatusGet
N#endif
N#ifdef ROM_EEPROMInit
N#define MAP_EEPROMInit                                                        \
N        ROM_EEPROMInit
X#define MAP_EEPROMInit                                                                ROM_EEPROMInit
N#else
S#define MAP_EEPROMInit                                                        \
S        EEPROMInit
X#define MAP_EEPROMInit                                                                EEPROMInit
N#endif
N
N//*****************************************************************************
N//
N// Macros for the EPI API.
N//
N//*****************************************************************************
N#ifdef ROM_EPIIntStatus
S#define MAP_EPIIntStatus                                                      \
S        ROM_EPIIntStatus
X#define MAP_EPIIntStatus                                                              ROM_EPIIntStatus
N#else
N#define MAP_EPIIntStatus                                                      \
N        EPIIntStatus
X#define MAP_EPIIntStatus                                                              EPIIntStatus
N#endif
N#ifdef ROM_EPIModeSet
S#define MAP_EPIModeSet                                                        \
S        ROM_EPIModeSet
X#define MAP_EPIModeSet                                                                ROM_EPIModeSet
N#else
N#define MAP_EPIModeSet                                                        \
N        EPIModeSet
X#define MAP_EPIModeSet                                                                EPIModeSet
N#endif
N#ifdef ROM_EPIDividerSet
S#define MAP_EPIDividerSet                                                     \
S        ROM_EPIDividerSet
X#define MAP_EPIDividerSet                                                             ROM_EPIDividerSet
N#else
N#define MAP_EPIDividerSet                                                     \
N        EPIDividerSet
X#define MAP_EPIDividerSet                                                             EPIDividerSet
N#endif
N#ifdef ROM_EPIConfigSDRAMSet
S#define MAP_EPIConfigSDRAMSet                                                 \
S        ROM_EPIConfigSDRAMSet
X#define MAP_EPIConfigSDRAMSet                                                         ROM_EPIConfigSDRAMSet
N#else
N#define MAP_EPIConfigSDRAMSet                                                 \
N        EPIConfigSDRAMSet
X#define MAP_EPIConfigSDRAMSet                                                         EPIConfigSDRAMSet
N#endif
N#ifdef ROM_EPIConfigGPModeSet
S#define MAP_EPIConfigGPModeSet                                                \
S        ROM_EPIConfigGPModeSet
X#define MAP_EPIConfigGPModeSet                                                        ROM_EPIConfigGPModeSet
N#else
N#define MAP_EPIConfigGPModeSet                                                \
N        EPIConfigGPModeSet
X#define MAP_EPIConfigGPModeSet                                                        EPIConfigGPModeSet
N#endif
N#ifdef ROM_EPIConfigHB8Set
S#define MAP_EPIConfigHB8Set                                                   \
S        ROM_EPIConfigHB8Set
X#define MAP_EPIConfigHB8Set                                                           ROM_EPIConfigHB8Set
N#else
N#define MAP_EPIConfigHB8Set                                                   \
N        EPIConfigHB8Set
X#define MAP_EPIConfigHB8Set                                                           EPIConfigHB8Set
N#endif
N#ifdef ROM_EPIConfigHB16Set
S#define MAP_EPIConfigHB16Set                                                  \
S        ROM_EPIConfigHB16Set
X#define MAP_EPIConfigHB16Set                                                          ROM_EPIConfigHB16Set
N#else
N#define MAP_EPIConfigHB16Set                                                  \
N        EPIConfigHB16Set
X#define MAP_EPIConfigHB16Set                                                          EPIConfigHB16Set
N#endif
N#ifdef ROM_EPIAddressMapSet
S#define MAP_EPIAddressMapSet                                                  \
S        ROM_EPIAddressMapSet
X#define MAP_EPIAddressMapSet                                                          ROM_EPIAddressMapSet
N#else
N#define MAP_EPIAddressMapSet                                                  \
N        EPIAddressMapSet
X#define MAP_EPIAddressMapSet                                                          EPIAddressMapSet
N#endif
N#ifdef ROM_EPINonBlockingReadConfigure
S#define MAP_EPINonBlockingReadConfigure                                       \
S        ROM_EPINonBlockingReadConfigure
X#define MAP_EPINonBlockingReadConfigure                                               ROM_EPINonBlockingReadConfigure
N#else
N#define MAP_EPINonBlockingReadConfigure                                       \
N        EPINonBlockingReadConfigure
X#define MAP_EPINonBlockingReadConfigure                                               EPINonBlockingReadConfigure
N#endif
N#ifdef ROM_EPINonBlockingReadStart
S#define MAP_EPINonBlockingReadStart                                           \
S        ROM_EPINonBlockingReadStart
X#define MAP_EPINonBlockingReadStart                                                   ROM_EPINonBlockingReadStart
N#else
N#define MAP_EPINonBlockingReadStart                                           \
N        EPINonBlockingReadStart
X#define MAP_EPINonBlockingReadStart                                                   EPINonBlockingReadStart
N#endif
N#ifdef ROM_EPINonBlockingReadStop
S#define MAP_EPINonBlockingReadStop                                            \
S        ROM_EPINonBlockingReadStop
X#define MAP_EPINonBlockingReadStop                                                    ROM_EPINonBlockingReadStop
N#else
N#define MAP_EPINonBlockingReadStop                                            \
N        EPINonBlockingReadStop
X#define MAP_EPINonBlockingReadStop                                                    EPINonBlockingReadStop
N#endif
N#ifdef ROM_EPINonBlockingReadCount
S#define MAP_EPINonBlockingReadCount                                           \
S        ROM_EPINonBlockingReadCount
X#define MAP_EPINonBlockingReadCount                                                   ROM_EPINonBlockingReadCount
N#else
N#define MAP_EPINonBlockingReadCount                                           \
N        EPINonBlockingReadCount
X#define MAP_EPINonBlockingReadCount                                                   EPINonBlockingReadCount
N#endif
N#ifdef ROM_EPINonBlockingReadAvail
S#define MAP_EPINonBlockingReadAvail                                           \
S        ROM_EPINonBlockingReadAvail
X#define MAP_EPINonBlockingReadAvail                                                   ROM_EPINonBlockingReadAvail
N#else
N#define MAP_EPINonBlockingReadAvail                                           \
N        EPINonBlockingReadAvail
X#define MAP_EPINonBlockingReadAvail                                                   EPINonBlockingReadAvail
N#endif
N#ifdef ROM_EPINonBlockingReadGet32
S#define MAP_EPINonBlockingReadGet32                                           \
S        ROM_EPINonBlockingReadGet32
X#define MAP_EPINonBlockingReadGet32                                                   ROM_EPINonBlockingReadGet32
N#else
N#define MAP_EPINonBlockingReadGet32                                           \
N        EPINonBlockingReadGet32
X#define MAP_EPINonBlockingReadGet32                                                   EPINonBlockingReadGet32
N#endif
N#ifdef ROM_EPINonBlockingReadGet16
S#define MAP_EPINonBlockingReadGet16                                           \
S        ROM_EPINonBlockingReadGet16
X#define MAP_EPINonBlockingReadGet16                                                   ROM_EPINonBlockingReadGet16
N#else
N#define MAP_EPINonBlockingReadGet16                                           \
N        EPINonBlockingReadGet16
X#define MAP_EPINonBlockingReadGet16                                                   EPINonBlockingReadGet16
N#endif
N#ifdef ROM_EPINonBlockingReadGet8
S#define MAP_EPINonBlockingReadGet8                                            \
S        ROM_EPINonBlockingReadGet8
X#define MAP_EPINonBlockingReadGet8                                                    ROM_EPINonBlockingReadGet8
N#else
N#define MAP_EPINonBlockingReadGet8                                            \
N        EPINonBlockingReadGet8
X#define MAP_EPINonBlockingReadGet8                                                    EPINonBlockingReadGet8
N#endif
N#ifdef ROM_EPIFIFOConfig
S#define MAP_EPIFIFOConfig                                                     \
S        ROM_EPIFIFOConfig
X#define MAP_EPIFIFOConfig                                                             ROM_EPIFIFOConfig
N#else
N#define MAP_EPIFIFOConfig                                                     \
N        EPIFIFOConfig
X#define MAP_EPIFIFOConfig                                                             EPIFIFOConfig
N#endif
N#ifdef ROM_EPIWriteFIFOCountGet
S#define MAP_EPIWriteFIFOCountGet                                              \
S        ROM_EPIWriteFIFOCountGet
X#define MAP_EPIWriteFIFOCountGet                                                      ROM_EPIWriteFIFOCountGet
N#else
N#define MAP_EPIWriteFIFOCountGet                                              \
N        EPIWriteFIFOCountGet
X#define MAP_EPIWriteFIFOCountGet                                                      EPIWriteFIFOCountGet
N#endif
N#ifdef ROM_EPIIntEnable
S#define MAP_EPIIntEnable                                                      \
S        ROM_EPIIntEnable
X#define MAP_EPIIntEnable                                                              ROM_EPIIntEnable
N#else
N#define MAP_EPIIntEnable                                                      \
N        EPIIntEnable
X#define MAP_EPIIntEnable                                                              EPIIntEnable
N#endif
N#ifdef ROM_EPIIntDisable
S#define MAP_EPIIntDisable                                                     \
S        ROM_EPIIntDisable
X#define MAP_EPIIntDisable                                                             ROM_EPIIntDisable
N#else
N#define MAP_EPIIntDisable                                                     \
N        EPIIntDisable
X#define MAP_EPIIntDisable                                                             EPIIntDisable
N#endif
N#ifdef ROM_EPIIntErrorStatus
S#define MAP_EPIIntErrorStatus                                                 \
S        ROM_EPIIntErrorStatus
X#define MAP_EPIIntErrorStatus                                                         ROM_EPIIntErrorStatus
N#else
N#define MAP_EPIIntErrorStatus                                                 \
N        EPIIntErrorStatus
X#define MAP_EPIIntErrorStatus                                                         EPIIntErrorStatus
N#endif
N#ifdef ROM_EPIIntErrorClear
S#define MAP_EPIIntErrorClear                                                  \
S        ROM_EPIIntErrorClear
X#define MAP_EPIIntErrorClear                                                          ROM_EPIIntErrorClear
N#else
N#define MAP_EPIIntErrorClear                                                  \
N        EPIIntErrorClear
X#define MAP_EPIIntErrorClear                                                          EPIIntErrorClear
N#endif
N#ifdef ROM_EPIDividerCSSet
S#define MAP_EPIDividerCSSet                                                   \
S        ROM_EPIDividerCSSet
X#define MAP_EPIDividerCSSet                                                           ROM_EPIDividerCSSet
N#else
N#define MAP_EPIDividerCSSet                                                   \
N        EPIDividerCSSet
X#define MAP_EPIDividerCSSet                                                           EPIDividerCSSet
N#endif
N#ifdef ROM_EPIDMATxCount
S#define MAP_EPIDMATxCount                                                     \
S        ROM_EPIDMATxCount
X#define MAP_EPIDMATxCount                                                             ROM_EPIDMATxCount
N#else
N#define MAP_EPIDMATxCount                                                     \
N        EPIDMATxCount
X#define MAP_EPIDMATxCount                                                             EPIDMATxCount
N#endif
N#ifdef ROM_EPIConfigHB8CSSet
S#define MAP_EPIConfigHB8CSSet                                                 \
S        ROM_EPIConfigHB8CSSet
X#define MAP_EPIConfigHB8CSSet                                                         ROM_EPIConfigHB8CSSet
N#else
N#define MAP_EPIConfigHB8CSSet                                                 \
N        EPIConfigHB8CSSet
X#define MAP_EPIConfigHB8CSSet                                                         EPIConfigHB8CSSet
N#endif
N#ifdef ROM_EPIConfigHB16CSSet
S#define MAP_EPIConfigHB16CSSet                                                \
S        ROM_EPIConfigHB16CSSet
X#define MAP_EPIConfigHB16CSSet                                                        ROM_EPIConfigHB16CSSet
N#else
N#define MAP_EPIConfigHB16CSSet                                                \
N        EPIConfigHB16CSSet
X#define MAP_EPIConfigHB16CSSet                                                        EPIConfigHB16CSSet
N#endif
N#ifdef ROM_EPIConfigHB8TimingSet
S#define MAP_EPIConfigHB8TimingSet                                             \
S        ROM_EPIConfigHB8TimingSet
X#define MAP_EPIConfigHB8TimingSet                                                     ROM_EPIConfigHB8TimingSet
N#else
N#define MAP_EPIConfigHB8TimingSet                                             \
N        EPIConfigHB8TimingSet
X#define MAP_EPIConfigHB8TimingSet                                                     EPIConfigHB8TimingSet
N#endif
N#ifdef ROM_EPIConfigHB16TimingSet
S#define MAP_EPIConfigHB16TimingSet                                            \
S        ROM_EPIConfigHB16TimingSet
X#define MAP_EPIConfigHB16TimingSet                                                    ROM_EPIConfigHB16TimingSet
N#else
N#define MAP_EPIConfigHB16TimingSet                                            \
N        EPIConfigHB16TimingSet
X#define MAP_EPIConfigHB16TimingSet                                                    EPIConfigHB16TimingSet
N#endif
N#ifdef ROM_EPIPSRAMConfigRegSet
S#define MAP_EPIPSRAMConfigRegSet                                              \
S        ROM_EPIPSRAMConfigRegSet
X#define MAP_EPIPSRAMConfigRegSet                                                      ROM_EPIPSRAMConfigRegSet
N#else
N#define MAP_EPIPSRAMConfigRegSet                                              \
N        EPIPSRAMConfigRegSet
X#define MAP_EPIPSRAMConfigRegSet                                                      EPIPSRAMConfigRegSet
N#endif
N#ifdef ROM_EPIPSRAMConfigRegRead
S#define MAP_EPIPSRAMConfigRegRead                                             \
S        ROM_EPIPSRAMConfigRegRead
X#define MAP_EPIPSRAMConfigRegRead                                                     ROM_EPIPSRAMConfigRegRead
N#else
N#define MAP_EPIPSRAMConfigRegRead                                             \
N        EPIPSRAMConfigRegRead
X#define MAP_EPIPSRAMConfigRegRead                                                     EPIPSRAMConfigRegRead
N#endif
N#ifdef ROM_EPIPSRAMConfigRegGetNonBlocking
S#define MAP_EPIPSRAMConfigRegGetNonBlocking                                   \
S        ROM_EPIPSRAMConfigRegGetNonBlocking
X#define MAP_EPIPSRAMConfigRegGetNonBlocking                                           ROM_EPIPSRAMConfigRegGetNonBlocking
N#else
N#define MAP_EPIPSRAMConfigRegGetNonBlocking                                   \
N        EPIPSRAMConfigRegGetNonBlocking
X#define MAP_EPIPSRAMConfigRegGetNonBlocking                                           EPIPSRAMConfigRegGetNonBlocking
N#endif
N#ifdef ROM_EPIPSRAMConfigRegGet
S#define MAP_EPIPSRAMConfigRegGet                                              \
S        ROM_EPIPSRAMConfigRegGet
X#define MAP_EPIPSRAMConfigRegGet                                                      ROM_EPIPSRAMConfigRegGet
N#else
N#define MAP_EPIPSRAMConfigRegGet                                              \
N        EPIPSRAMConfigRegGet
X#define MAP_EPIPSRAMConfigRegGet                                                      EPIPSRAMConfigRegGet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the EMAC API.
N//
N//*****************************************************************************
N#ifdef ROM_EMACIntStatus
S#define MAP_EMACIntStatus                                                     \
S        ROM_EMACIntStatus
X#define MAP_EMACIntStatus                                                             ROM_EMACIntStatus
N#else
N#define MAP_EMACIntStatus                                                     \
N        EMACIntStatus
X#define MAP_EMACIntStatus                                                             EMACIntStatus
N#endif
N#ifdef ROM_EMACAddrGet
S#define MAP_EMACAddrGet                                                       \
S        ROM_EMACAddrGet
X#define MAP_EMACAddrGet                                                               ROM_EMACAddrGet
N#else
N#define MAP_EMACAddrGet                                                       \
N        EMACAddrGet
X#define MAP_EMACAddrGet                                                               EMACAddrGet
N#endif
N#ifdef ROM_EMACAddrSet
S#define MAP_EMACAddrSet                                                       \
S        ROM_EMACAddrSet
X#define MAP_EMACAddrSet                                                               ROM_EMACAddrSet
N#else
N#define MAP_EMACAddrSet                                                       \
N        EMACAddrSet
X#define MAP_EMACAddrSet                                                               EMACAddrSet
N#endif
N#ifdef ROM_EMACConfigGet
S#define MAP_EMACConfigGet                                                     \
S        ROM_EMACConfigGet
X#define MAP_EMACConfigGet                                                             ROM_EMACConfigGet
N#else
N#define MAP_EMACConfigGet                                                     \
N        EMACConfigGet
X#define MAP_EMACConfigGet                                                             EMACConfigGet
N#endif
N#ifdef ROM_EMACConfigSet
S#define MAP_EMACConfigSet                                                     \
S        ROM_EMACConfigSet
X#define MAP_EMACConfigSet                                                             ROM_EMACConfigSet
N#else
N#define MAP_EMACConfigSet                                                     \
N        EMACConfigSet
X#define MAP_EMACConfigSet                                                             EMACConfigSet
N#endif
N#ifdef ROM_EMACDMAStateGet
S#define MAP_EMACDMAStateGet                                                   \
S        ROM_EMACDMAStateGet
X#define MAP_EMACDMAStateGet                                                           ROM_EMACDMAStateGet
N#else
N#define MAP_EMACDMAStateGet                                                   \
N        EMACDMAStateGet
X#define MAP_EMACDMAStateGet                                                           EMACDMAStateGet
N#endif
N#ifdef ROM_EMACFrameFilterGet
S#define MAP_EMACFrameFilterGet                                                \
S        ROM_EMACFrameFilterGet
X#define MAP_EMACFrameFilterGet                                                        ROM_EMACFrameFilterGet
N#else
N#define MAP_EMACFrameFilterGet                                                \
N        EMACFrameFilterGet
X#define MAP_EMACFrameFilterGet                                                        EMACFrameFilterGet
N#endif
N#ifdef ROM_EMACFrameFilterSet
S#define MAP_EMACFrameFilterSet                                                \
S        ROM_EMACFrameFilterSet
X#define MAP_EMACFrameFilterSet                                                        ROM_EMACFrameFilterSet
N#else
N#define MAP_EMACFrameFilterSet                                                \
N        EMACFrameFilterSet
X#define MAP_EMACFrameFilterSet                                                        EMACFrameFilterSet
N#endif
N#ifdef ROM_EMACInit
S#define MAP_EMACInit                                                          \
S        ROM_EMACInit
X#define MAP_EMACInit                                                                  ROM_EMACInit
N#else
N#define MAP_EMACInit                                                          \
N        EMACInit
X#define MAP_EMACInit                                                                  EMACInit
N#endif
N#ifdef ROM_EMACIntClear
S#define MAP_EMACIntClear                                                      \
S        ROM_EMACIntClear
X#define MAP_EMACIntClear                                                              ROM_EMACIntClear
N#else
N#define MAP_EMACIntClear                                                      \
N        EMACIntClear
X#define MAP_EMACIntClear                                                              EMACIntClear
N#endif
N#ifdef ROM_EMACIntDisable
S#define MAP_EMACIntDisable                                                    \
S        ROM_EMACIntDisable
X#define MAP_EMACIntDisable                                                            ROM_EMACIntDisable
N#else
N#define MAP_EMACIntDisable                                                    \
N        EMACIntDisable
X#define MAP_EMACIntDisable                                                            EMACIntDisable
N#endif
N#ifdef ROM_EMACIntEnable
S#define MAP_EMACIntEnable                                                     \
S        ROM_EMACIntEnable
X#define MAP_EMACIntEnable                                                             ROM_EMACIntEnable
N#else
N#define MAP_EMACIntEnable                                                     \
N        EMACIntEnable
X#define MAP_EMACIntEnable                                                             EMACIntEnable
N#endif
N#ifdef ROM_EMACPHYConfigSet
S#define MAP_EMACPHYConfigSet                                                  \
S        ROM_EMACPHYConfigSet
X#define MAP_EMACPHYConfigSet                                                          ROM_EMACPHYConfigSet
N#else
N#define MAP_EMACPHYConfigSet                                                  \
N        EMACPHYConfigSet
X#define MAP_EMACPHYConfigSet                                                          EMACPHYConfigSet
N#endif
N#ifdef ROM_EMACPHYPowerOff
S#define MAP_EMACPHYPowerOff                                                   \
S        ROM_EMACPHYPowerOff
X#define MAP_EMACPHYPowerOff                                                           ROM_EMACPHYPowerOff
N#else
N#define MAP_EMACPHYPowerOff                                                   \
N        EMACPHYPowerOff
X#define MAP_EMACPHYPowerOff                                                           EMACPHYPowerOff
N#endif
N#ifdef ROM_EMACPHYPowerOn
S#define MAP_EMACPHYPowerOn                                                    \
S        ROM_EMACPHYPowerOn
X#define MAP_EMACPHYPowerOn                                                            ROM_EMACPHYPowerOn
N#else
N#define MAP_EMACPHYPowerOn                                                    \
N        EMACPHYPowerOn
X#define MAP_EMACPHYPowerOn                                                            EMACPHYPowerOn
N#endif
N#ifdef ROM_EMACPHYRead
S#define MAP_EMACPHYRead                                                       \
S        ROM_EMACPHYRead
X#define MAP_EMACPHYRead                                                               ROM_EMACPHYRead
N#else
N#define MAP_EMACPHYRead                                                       \
N        EMACPHYRead
X#define MAP_EMACPHYRead                                                               EMACPHYRead
N#endif
N#ifdef ROM_EMACPHYWrite
S#define MAP_EMACPHYWrite                                                      \
S        ROM_EMACPHYWrite
X#define MAP_EMACPHYWrite                                                              ROM_EMACPHYWrite
N#else
N#define MAP_EMACPHYWrite                                                      \
N        EMACPHYWrite
X#define MAP_EMACPHYWrite                                                              EMACPHYWrite
N#endif
N#ifdef ROM_EMACReset
S#define MAP_EMACReset                                                         \
S        ROM_EMACReset
X#define MAP_EMACReset                                                                 ROM_EMACReset
N#else
N#define MAP_EMACReset                                                         \
N        EMACReset
X#define MAP_EMACReset                                                                 EMACReset
N#endif
N#ifdef ROM_EMACRxDisable
S#define MAP_EMACRxDisable                                                     \
S        ROM_EMACRxDisable
X#define MAP_EMACRxDisable                                                             ROM_EMACRxDisable
N#else
N#define MAP_EMACRxDisable                                                     \
N        EMACRxDisable
X#define MAP_EMACRxDisable                                                             EMACRxDisable
N#endif
N#ifdef ROM_EMACRxDMACurrentBufferGet
S#define MAP_EMACRxDMACurrentBufferGet                                         \
S        ROM_EMACRxDMACurrentBufferGet
X#define MAP_EMACRxDMACurrentBufferGet                                                 ROM_EMACRxDMACurrentBufferGet
N#else
N#define MAP_EMACRxDMACurrentBufferGet                                         \
N        EMACRxDMACurrentBufferGet
X#define MAP_EMACRxDMACurrentBufferGet                                                 EMACRxDMACurrentBufferGet
N#endif
N#ifdef ROM_EMACRxDMACurrentDescriptorGet
S#define MAP_EMACRxDMACurrentDescriptorGet                                     \
S        ROM_EMACRxDMACurrentDescriptorGet
X#define MAP_EMACRxDMACurrentDescriptorGet                                             ROM_EMACRxDMACurrentDescriptorGet
N#else
N#define MAP_EMACRxDMACurrentDescriptorGet                                     \
N        EMACRxDMACurrentDescriptorGet
X#define MAP_EMACRxDMACurrentDescriptorGet                                             EMACRxDMACurrentDescriptorGet
N#endif
N#ifdef ROM_EMACRxDMADescriptorListGet
S#define MAP_EMACRxDMADescriptorListGet                                        \
S        ROM_EMACRxDMADescriptorListGet
X#define MAP_EMACRxDMADescriptorListGet                                                ROM_EMACRxDMADescriptorListGet
N#else
N#define MAP_EMACRxDMADescriptorListGet                                        \
N        EMACRxDMADescriptorListGet
X#define MAP_EMACRxDMADescriptorListGet                                                EMACRxDMADescriptorListGet
N#endif
N#ifdef ROM_EMACRxDMADescriptorListSet
S#define MAP_EMACRxDMADescriptorListSet                                        \
S        ROM_EMACRxDMADescriptorListSet
X#define MAP_EMACRxDMADescriptorListSet                                                ROM_EMACRxDMADescriptorListSet
N#else
N#define MAP_EMACRxDMADescriptorListSet                                        \
N        EMACRxDMADescriptorListSet
X#define MAP_EMACRxDMADescriptorListSet                                                EMACRxDMADescriptorListSet
N#endif
N#ifdef ROM_EMACRxDMAPollDemand
S#define MAP_EMACRxDMAPollDemand                                               \
S        ROM_EMACRxDMAPollDemand
X#define MAP_EMACRxDMAPollDemand                                                       ROM_EMACRxDMAPollDemand
N#else
N#define MAP_EMACRxDMAPollDemand                                               \
N        EMACRxDMAPollDemand
X#define MAP_EMACRxDMAPollDemand                                                       EMACRxDMAPollDemand
N#endif
N#ifdef ROM_EMACRxEnable
S#define MAP_EMACRxEnable                                                      \
S        ROM_EMACRxEnable
X#define MAP_EMACRxEnable                                                              ROM_EMACRxEnable
N#else
N#define MAP_EMACRxEnable                                                      \
N        EMACRxEnable
X#define MAP_EMACRxEnable                                                              EMACRxEnable
N#endif
N#ifdef ROM_EMACRxWatchdogTimerSet
S#define MAP_EMACRxWatchdogTimerSet                                            \
S        ROM_EMACRxWatchdogTimerSet
X#define MAP_EMACRxWatchdogTimerSet                                                    ROM_EMACRxWatchdogTimerSet
N#else
N#define MAP_EMACRxWatchdogTimerSet                                            \
N        EMACRxWatchdogTimerSet
X#define MAP_EMACRxWatchdogTimerSet                                                    EMACRxWatchdogTimerSet
N#endif
N#ifdef ROM_EMACStatusGet
S#define MAP_EMACStatusGet                                                     \
S        ROM_EMACStatusGet
X#define MAP_EMACStatusGet                                                             ROM_EMACStatusGet
N#else
N#define MAP_EMACStatusGet                                                     \
N        EMACStatusGet
X#define MAP_EMACStatusGet                                                             EMACStatusGet
N#endif
N#ifdef ROM_EMACTxDisable
S#define MAP_EMACTxDisable                                                     \
S        ROM_EMACTxDisable
X#define MAP_EMACTxDisable                                                             ROM_EMACTxDisable
N#else
N#define MAP_EMACTxDisable                                                     \
N        EMACTxDisable
X#define MAP_EMACTxDisable                                                             EMACTxDisable
N#endif
N#ifdef ROM_EMACTxDMACurrentBufferGet
S#define MAP_EMACTxDMACurrentBufferGet                                         \
S        ROM_EMACTxDMACurrentBufferGet
X#define MAP_EMACTxDMACurrentBufferGet                                                 ROM_EMACTxDMACurrentBufferGet
N#else
N#define MAP_EMACTxDMACurrentBufferGet                                         \
N        EMACTxDMACurrentBufferGet
X#define MAP_EMACTxDMACurrentBufferGet                                                 EMACTxDMACurrentBufferGet
N#endif
N#ifdef ROM_EMACTxDMACurrentDescriptorGet
S#define MAP_EMACTxDMACurrentDescriptorGet                                     \
S        ROM_EMACTxDMACurrentDescriptorGet
X#define MAP_EMACTxDMACurrentDescriptorGet                                             ROM_EMACTxDMACurrentDescriptorGet
N#else
N#define MAP_EMACTxDMACurrentDescriptorGet                                     \
N        EMACTxDMACurrentDescriptorGet
X#define MAP_EMACTxDMACurrentDescriptorGet                                             EMACTxDMACurrentDescriptorGet
N#endif
N#ifdef ROM_EMACTxDMADescriptorListGet
S#define MAP_EMACTxDMADescriptorListGet                                        \
S        ROM_EMACTxDMADescriptorListGet
X#define MAP_EMACTxDMADescriptorListGet                                                ROM_EMACTxDMADescriptorListGet
N#else
N#define MAP_EMACTxDMADescriptorListGet                                        \
N        EMACTxDMADescriptorListGet
X#define MAP_EMACTxDMADescriptorListGet                                                EMACTxDMADescriptorListGet
N#endif
N#ifdef ROM_EMACTxDMADescriptorListSet
S#define MAP_EMACTxDMADescriptorListSet                                        \
S        ROM_EMACTxDMADescriptorListSet
X#define MAP_EMACTxDMADescriptorListSet                                                ROM_EMACTxDMADescriptorListSet
N#else
N#define MAP_EMACTxDMADescriptorListSet                                        \
N        EMACTxDMADescriptorListSet
X#define MAP_EMACTxDMADescriptorListSet                                                EMACTxDMADescriptorListSet
N#endif
N#ifdef ROM_EMACTxDMAPollDemand
S#define MAP_EMACTxDMAPollDemand                                               \
S        ROM_EMACTxDMAPollDemand
X#define MAP_EMACTxDMAPollDemand                                                       ROM_EMACTxDMAPollDemand
N#else
N#define MAP_EMACTxDMAPollDemand                                               \
N        EMACTxDMAPollDemand
X#define MAP_EMACTxDMAPollDemand                                                       EMACTxDMAPollDemand
N#endif
N#ifdef ROM_EMACTxEnable
S#define MAP_EMACTxEnable                                                      \
S        ROM_EMACTxEnable
X#define MAP_EMACTxEnable                                                              ROM_EMACTxEnable
N#else
N#define MAP_EMACTxEnable                                                      \
N        EMACTxEnable
X#define MAP_EMACTxEnable                                                              EMACTxEnable
N#endif
N#ifdef ROM_EMACTxFlush
S#define MAP_EMACTxFlush                                                       \
S        ROM_EMACTxFlush
X#define MAP_EMACTxFlush                                                               ROM_EMACTxFlush
N#else
N#define MAP_EMACTxFlush                                                       \
N        EMACTxFlush
X#define MAP_EMACTxFlush                                                               EMACTxFlush
N#endif
N#ifdef ROM_EMACAddrFilterGet
S#define MAP_EMACAddrFilterGet                                                 \
S        ROM_EMACAddrFilterGet
X#define MAP_EMACAddrFilterGet                                                         ROM_EMACAddrFilterGet
N#else
N#define MAP_EMACAddrFilterGet                                                 \
N        EMACAddrFilterGet
X#define MAP_EMACAddrFilterGet                                                         EMACAddrFilterGet
N#endif
N#ifdef ROM_EMACAddrFilterSet
S#define MAP_EMACAddrFilterSet                                                 \
S        ROM_EMACAddrFilterSet
X#define MAP_EMACAddrFilterSet                                                         ROM_EMACAddrFilterSet
N#else
N#define MAP_EMACAddrFilterSet                                                 \
N        EMACAddrFilterSet
X#define MAP_EMACAddrFilterSet                                                         EMACAddrFilterSet
N#endif
N#ifdef ROM_EMACHashFilterBitCalculate
S#define MAP_EMACHashFilterBitCalculate                                        \
S        ROM_EMACHashFilterBitCalculate
X#define MAP_EMACHashFilterBitCalculate                                                ROM_EMACHashFilterBitCalculate
N#else
N#define MAP_EMACHashFilterBitCalculate                                        \
N        EMACHashFilterBitCalculate
X#define MAP_EMACHashFilterBitCalculate                                                EMACHashFilterBitCalculate
N#endif
N#ifdef ROM_EMACHashFilterGet
S#define MAP_EMACHashFilterGet                                                 \
S        ROM_EMACHashFilterGet
X#define MAP_EMACHashFilterGet                                                         ROM_EMACHashFilterGet
N#else
N#define MAP_EMACHashFilterGet                                                 \
N        EMACHashFilterGet
X#define MAP_EMACHashFilterGet                                                         EMACHashFilterGet
N#endif
N#ifdef ROM_EMACHashFilterSet
S#define MAP_EMACHashFilterSet                                                 \
S        ROM_EMACHashFilterSet
X#define MAP_EMACHashFilterSet                                                         ROM_EMACHashFilterSet
N#else
N#define MAP_EMACHashFilterSet                                                 \
N        EMACHashFilterSet
X#define MAP_EMACHashFilterSet                                                         EMACHashFilterSet
N#endif
N#ifdef ROM_EMACNumAddrGet
S#define MAP_EMACNumAddrGet                                                    \
S        ROM_EMACNumAddrGet
X#define MAP_EMACNumAddrGet                                                            ROM_EMACNumAddrGet
N#else
N#define MAP_EMACNumAddrGet                                                    \
N        EMACNumAddrGet
X#define MAP_EMACNumAddrGet                                                            EMACNumAddrGet
N#endif
N#ifdef ROM_EMACPHYExtendedRead
S#define MAP_EMACPHYExtendedRead                                               \
S        ROM_EMACPHYExtendedRead
X#define MAP_EMACPHYExtendedRead                                                       ROM_EMACPHYExtendedRead
N#else
N#define MAP_EMACPHYExtendedRead                                               \
N        EMACPHYExtendedRead
X#define MAP_EMACPHYExtendedRead                                                       EMACPHYExtendedRead
N#endif
N#ifdef ROM_EMACPHYExtendedWrite
S#define MAP_EMACPHYExtendedWrite                                              \
S        ROM_EMACPHYExtendedWrite
X#define MAP_EMACPHYExtendedWrite                                                      ROM_EMACPHYExtendedWrite
N#else
N#define MAP_EMACPHYExtendedWrite                                              \
N        EMACPHYExtendedWrite
X#define MAP_EMACPHYExtendedWrite                                                      EMACPHYExtendedWrite
N#endif
N#ifdef ROM_EMACPowerManagementControlGet
S#define MAP_EMACPowerManagementControlGet                                     \
S        ROM_EMACPowerManagementControlGet
X#define MAP_EMACPowerManagementControlGet                                             ROM_EMACPowerManagementControlGet
N#else
N#define MAP_EMACPowerManagementControlGet                                     \
N        EMACPowerManagementControlGet
X#define MAP_EMACPowerManagementControlGet                                             EMACPowerManagementControlGet
N#endif
N#ifdef ROM_EMACPowerManagementControlSet
S#define MAP_EMACPowerManagementControlSet                                     \
S        ROM_EMACPowerManagementControlSet
X#define MAP_EMACPowerManagementControlSet                                             ROM_EMACPowerManagementControlSet
N#else
N#define MAP_EMACPowerManagementControlSet                                     \
N        EMACPowerManagementControlSet
X#define MAP_EMACPowerManagementControlSet                                             EMACPowerManagementControlSet
N#endif
N#ifdef ROM_EMACPowerManagementStatusGet
S#define MAP_EMACPowerManagementStatusGet                                      \
S        ROM_EMACPowerManagementStatusGet
X#define MAP_EMACPowerManagementStatusGet                                              ROM_EMACPowerManagementStatusGet
N#else
N#define MAP_EMACPowerManagementStatusGet                                      \
N        EMACPowerManagementStatusGet
X#define MAP_EMACPowerManagementStatusGet                                              EMACPowerManagementStatusGet
N#endif
N#ifdef ROM_EMACRemoteWakeUpFrameFilterGet
S#define MAP_EMACRemoteWakeUpFrameFilterGet                                    \
S        ROM_EMACRemoteWakeUpFrameFilterGet
X#define MAP_EMACRemoteWakeUpFrameFilterGet                                            ROM_EMACRemoteWakeUpFrameFilterGet
N#else
N#define MAP_EMACRemoteWakeUpFrameFilterGet                                    \
N        EMACRemoteWakeUpFrameFilterGet
X#define MAP_EMACRemoteWakeUpFrameFilterGet                                            EMACRemoteWakeUpFrameFilterGet
N#endif
N#ifdef ROM_EMACRemoteWakeUpFrameFilterSet
S#define MAP_EMACRemoteWakeUpFrameFilterSet                                    \
S        ROM_EMACRemoteWakeUpFrameFilterSet
X#define MAP_EMACRemoteWakeUpFrameFilterSet                                            ROM_EMACRemoteWakeUpFrameFilterSet
N#else
N#define MAP_EMACRemoteWakeUpFrameFilterSet                                    \
N        EMACRemoteWakeUpFrameFilterSet
X#define MAP_EMACRemoteWakeUpFrameFilterSet                                            EMACRemoteWakeUpFrameFilterSet
N#endif
N#ifdef ROM_EMACTimestampAddendSet
S#define MAP_EMACTimestampAddendSet                                            \
S        ROM_EMACTimestampAddendSet
X#define MAP_EMACTimestampAddendSet                                                    ROM_EMACTimestampAddendSet
N#else
N#define MAP_EMACTimestampAddendSet                                            \
N        EMACTimestampAddendSet
X#define MAP_EMACTimestampAddendSet                                                    EMACTimestampAddendSet
N#endif
N#ifdef ROM_EMACTimestampConfigGet
S#define MAP_EMACTimestampConfigGet                                            \
S        ROM_EMACTimestampConfigGet
X#define MAP_EMACTimestampConfigGet                                                    ROM_EMACTimestampConfigGet
N#else
N#define MAP_EMACTimestampConfigGet                                            \
N        EMACTimestampConfigGet
X#define MAP_EMACTimestampConfigGet                                                    EMACTimestampConfigGet
N#endif
N#ifdef ROM_EMACTimestampConfigSet
S#define MAP_EMACTimestampConfigSet                                            \
S        ROM_EMACTimestampConfigSet
X#define MAP_EMACTimestampConfigSet                                                    ROM_EMACTimestampConfigSet
N#else
N#define MAP_EMACTimestampConfigSet                                            \
N        EMACTimestampConfigSet
X#define MAP_EMACTimestampConfigSet                                                    EMACTimestampConfigSet
N#endif
N#ifdef ROM_EMACTimestampDisable
S#define MAP_EMACTimestampDisable                                              \
S        ROM_EMACTimestampDisable
X#define MAP_EMACTimestampDisable                                                      ROM_EMACTimestampDisable
N#else
N#define MAP_EMACTimestampDisable                                              \
N        EMACTimestampDisable
X#define MAP_EMACTimestampDisable                                                      EMACTimestampDisable
N#endif
N#ifdef ROM_EMACTimestampEnable
S#define MAP_EMACTimestampEnable                                               \
S        ROM_EMACTimestampEnable
X#define MAP_EMACTimestampEnable                                                       ROM_EMACTimestampEnable
N#else
N#define MAP_EMACTimestampEnable                                               \
N        EMACTimestampEnable
X#define MAP_EMACTimestampEnable                                                       EMACTimestampEnable
N#endif
N#ifdef ROM_EMACTimestampIntStatus
S#define MAP_EMACTimestampIntStatus                                            \
S        ROM_EMACTimestampIntStatus
X#define MAP_EMACTimestampIntStatus                                                    ROM_EMACTimestampIntStatus
N#else
N#define MAP_EMACTimestampIntStatus                                            \
N        EMACTimestampIntStatus
X#define MAP_EMACTimestampIntStatus                                                    EMACTimestampIntStatus
N#endif
N#ifdef ROM_EMACTimestampPPSCommand
S#define MAP_EMACTimestampPPSCommand                                           \
S        ROM_EMACTimestampPPSCommand
X#define MAP_EMACTimestampPPSCommand                                                   ROM_EMACTimestampPPSCommand
N#else
N#define MAP_EMACTimestampPPSCommand                                           \
N        EMACTimestampPPSCommand
X#define MAP_EMACTimestampPPSCommand                                                   EMACTimestampPPSCommand
N#endif
N#ifdef ROM_EMACTimestampPPSCommandModeSet
S#define MAP_EMACTimestampPPSCommandModeSet                                    \
S        ROM_EMACTimestampPPSCommandModeSet
X#define MAP_EMACTimestampPPSCommandModeSet                                            ROM_EMACTimestampPPSCommandModeSet
N#else
N#define MAP_EMACTimestampPPSCommandModeSet                                    \
N        EMACTimestampPPSCommandModeSet
X#define MAP_EMACTimestampPPSCommandModeSet                                            EMACTimestampPPSCommandModeSet
N#endif
N#ifdef ROM_EMACTimestampPPSPeriodSet
S#define MAP_EMACTimestampPPSPeriodSet                                         \
S        ROM_EMACTimestampPPSPeriodSet
X#define MAP_EMACTimestampPPSPeriodSet                                                 ROM_EMACTimestampPPSPeriodSet
N#else
N#define MAP_EMACTimestampPPSPeriodSet                                         \
N        EMACTimestampPPSPeriodSet
X#define MAP_EMACTimestampPPSPeriodSet                                                 EMACTimestampPPSPeriodSet
N#endif
N#ifdef ROM_EMACTimestampPPSSimpleModeSet
S#define MAP_EMACTimestampPPSSimpleModeSet                                     \
S        ROM_EMACTimestampPPSSimpleModeSet
X#define MAP_EMACTimestampPPSSimpleModeSet                                             ROM_EMACTimestampPPSSimpleModeSet
N#else
N#define MAP_EMACTimestampPPSSimpleModeSet                                     \
N        EMACTimestampPPSSimpleModeSet
X#define MAP_EMACTimestampPPSSimpleModeSet                                             EMACTimestampPPSSimpleModeSet
N#endif
N#ifdef ROM_EMACTimestampSysTimeGet
S#define MAP_EMACTimestampSysTimeGet                                           \
S        ROM_EMACTimestampSysTimeGet
X#define MAP_EMACTimestampSysTimeGet                                                   ROM_EMACTimestampSysTimeGet
N#else
N#define MAP_EMACTimestampSysTimeGet                                           \
N        EMACTimestampSysTimeGet
X#define MAP_EMACTimestampSysTimeGet                                                   EMACTimestampSysTimeGet
N#endif
N#ifdef ROM_EMACTimestampSysTimeSet
S#define MAP_EMACTimestampSysTimeSet                                           \
S        ROM_EMACTimestampSysTimeSet
X#define MAP_EMACTimestampSysTimeSet                                                   ROM_EMACTimestampSysTimeSet
N#else
N#define MAP_EMACTimestampSysTimeSet                                           \
N        EMACTimestampSysTimeSet
X#define MAP_EMACTimestampSysTimeSet                                                   EMACTimestampSysTimeSet
N#endif
N#ifdef ROM_EMACTimestampSysTimeUpdate
S#define MAP_EMACTimestampSysTimeUpdate                                        \
S        ROM_EMACTimestampSysTimeUpdate
X#define MAP_EMACTimestampSysTimeUpdate                                                ROM_EMACTimestampSysTimeUpdate
N#else
N#define MAP_EMACTimestampSysTimeUpdate                                        \
N        EMACTimestampSysTimeUpdate
X#define MAP_EMACTimestampSysTimeUpdate                                                EMACTimestampSysTimeUpdate
N#endif
N#ifdef ROM_EMACTimestampTargetIntDisable
S#define MAP_EMACTimestampTargetIntDisable                                     \
S        ROM_EMACTimestampTargetIntDisable
X#define MAP_EMACTimestampTargetIntDisable                                             ROM_EMACTimestampTargetIntDisable
N#else
N#define MAP_EMACTimestampTargetIntDisable                                     \
N        EMACTimestampTargetIntDisable
X#define MAP_EMACTimestampTargetIntDisable                                             EMACTimestampTargetIntDisable
N#endif
N#ifdef ROM_EMACTimestampTargetIntEnable
S#define MAP_EMACTimestampTargetIntEnable                                      \
S        ROM_EMACTimestampTargetIntEnable
X#define MAP_EMACTimestampTargetIntEnable                                              ROM_EMACTimestampTargetIntEnable
N#else
N#define MAP_EMACTimestampTargetIntEnable                                      \
N        EMACTimestampTargetIntEnable
X#define MAP_EMACTimestampTargetIntEnable                                              EMACTimestampTargetIntEnable
N#endif
N#ifdef ROM_EMACTimestampTargetSet
S#define MAP_EMACTimestampTargetSet                                            \
S        ROM_EMACTimestampTargetSet
X#define MAP_EMACTimestampTargetSet                                                    ROM_EMACTimestampTargetSet
N#else
N#define MAP_EMACTimestampTargetSet                                            \
N        EMACTimestampTargetSet
X#define MAP_EMACTimestampTargetSet                                                    EMACTimestampTargetSet
N#endif
N#ifdef ROM_EMACVLANHashFilterBitCalculate
S#define MAP_EMACVLANHashFilterBitCalculate                                    \
S        ROM_EMACVLANHashFilterBitCalculate
X#define MAP_EMACVLANHashFilterBitCalculate                                            ROM_EMACVLANHashFilterBitCalculate
N#else
N#define MAP_EMACVLANHashFilterBitCalculate                                    \
N        EMACVLANHashFilterBitCalculate
X#define MAP_EMACVLANHashFilterBitCalculate                                            EMACVLANHashFilterBitCalculate
N#endif
N#ifdef ROM_EMACVLANHashFilterGet
S#define MAP_EMACVLANHashFilterGet                                             \
S        ROM_EMACVLANHashFilterGet
X#define MAP_EMACVLANHashFilterGet                                                     ROM_EMACVLANHashFilterGet
N#else
N#define MAP_EMACVLANHashFilterGet                                             \
N        EMACVLANHashFilterGet
X#define MAP_EMACVLANHashFilterGet                                                     EMACVLANHashFilterGet
N#endif
N#ifdef ROM_EMACVLANHashFilterSet
S#define MAP_EMACVLANHashFilterSet                                             \
S        ROM_EMACVLANHashFilterSet
X#define MAP_EMACVLANHashFilterSet                                                     ROM_EMACVLANHashFilterSet
N#else
N#define MAP_EMACVLANHashFilterSet                                             \
N        EMACVLANHashFilterSet
X#define MAP_EMACVLANHashFilterSet                                                     EMACVLANHashFilterSet
N#endif
N#ifdef ROM_EMACVLANRxConfigGet
S#define MAP_EMACVLANRxConfigGet                                               \
S        ROM_EMACVLANRxConfigGet
X#define MAP_EMACVLANRxConfigGet                                                       ROM_EMACVLANRxConfigGet
N#else
N#define MAP_EMACVLANRxConfigGet                                               \
N        EMACVLANRxConfigGet
X#define MAP_EMACVLANRxConfigGet                                                       EMACVLANRxConfigGet
N#endif
N#ifdef ROM_EMACVLANRxConfigSet
S#define MAP_EMACVLANRxConfigSet                                               \
S        ROM_EMACVLANRxConfigSet
X#define MAP_EMACVLANRxConfigSet                                                       ROM_EMACVLANRxConfigSet
N#else
N#define MAP_EMACVLANRxConfigSet                                               \
N        EMACVLANRxConfigSet
X#define MAP_EMACVLANRxConfigSet                                                       EMACVLANRxConfigSet
N#endif
N#ifdef ROM_EMACVLANTxConfigGet
S#define MAP_EMACVLANTxConfigGet                                               \
S        ROM_EMACVLANTxConfigGet
X#define MAP_EMACVLANTxConfigGet                                                       ROM_EMACVLANTxConfigGet
N#else
N#define MAP_EMACVLANTxConfigGet                                               \
N        EMACVLANTxConfigGet
X#define MAP_EMACVLANTxConfigGet                                                       EMACVLANTxConfigGet
N#endif
N#ifdef ROM_EMACVLANTxConfigSet
S#define MAP_EMACVLANTxConfigSet                                               \
S        ROM_EMACVLANTxConfigSet
X#define MAP_EMACVLANTxConfigSet                                                       ROM_EMACVLANTxConfigSet
N#else
N#define MAP_EMACVLANTxConfigSet                                               \
N        EMACVLANTxConfigSet
X#define MAP_EMACVLANTxConfigSet                                                       EMACVLANTxConfigSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Flash API.
N//
N//*****************************************************************************
N#ifdef ROM_FlashProgram
N#define MAP_FlashProgram                                                      \
N        ROM_FlashProgram
X#define MAP_FlashProgram                                                              ROM_FlashProgram
N#else
S#define MAP_FlashProgram                                                      \
S        FlashProgram
X#define MAP_FlashProgram                                                              FlashProgram
N#endif
N#ifdef ROM_FlashErase
N#define MAP_FlashErase                                                        \
N        ROM_FlashErase
X#define MAP_FlashErase                                                                ROM_FlashErase
N#else
S#define MAP_FlashErase                                                        \
S        FlashErase
X#define MAP_FlashErase                                                                FlashErase
N#endif
N#ifdef ROM_FlashProtectGet
N#define MAP_FlashProtectGet                                                   \
N        ROM_FlashProtectGet
X#define MAP_FlashProtectGet                                                           ROM_FlashProtectGet
N#else
S#define MAP_FlashProtectGet                                                   \
S        FlashProtectGet
X#define MAP_FlashProtectGet                                                           FlashProtectGet
N#endif
N#ifdef ROM_FlashProtectSet
N#define MAP_FlashProtectSet                                                   \
N        ROM_FlashProtectSet
X#define MAP_FlashProtectSet                                                           ROM_FlashProtectSet
N#else
S#define MAP_FlashProtectSet                                                   \
S        FlashProtectSet
X#define MAP_FlashProtectSet                                                           FlashProtectSet
N#endif
N#ifdef ROM_FlashProtectSave
N#define MAP_FlashProtectSave                                                  \
N        ROM_FlashProtectSave
X#define MAP_FlashProtectSave                                                          ROM_FlashProtectSave
N#else
S#define MAP_FlashProtectSave                                                  \
S        FlashProtectSave
X#define MAP_FlashProtectSave                                                          FlashProtectSave
N#endif
N#ifdef ROM_FlashUserGet
N#define MAP_FlashUserGet                                                      \
N        ROM_FlashUserGet
X#define MAP_FlashUserGet                                                              ROM_FlashUserGet
N#else
S#define MAP_FlashUserGet                                                      \
S        FlashUserGet
X#define MAP_FlashUserGet                                                              FlashUserGet
N#endif
N#ifdef ROM_FlashUserSet
N#define MAP_FlashUserSet                                                      \
N        ROM_FlashUserSet
X#define MAP_FlashUserSet                                                              ROM_FlashUserSet
N#else
S#define MAP_FlashUserSet                                                      \
S        FlashUserSet
X#define MAP_FlashUserSet                                                              FlashUserSet
N#endif
N#ifdef ROM_FlashUserSave
N#define MAP_FlashUserSave                                                     \
N        ROM_FlashUserSave
X#define MAP_FlashUserSave                                                             ROM_FlashUserSave
N#else
S#define MAP_FlashUserSave                                                     \
S        FlashUserSave
X#define MAP_FlashUserSave                                                             FlashUserSave
N#endif
N#ifdef ROM_FlashIntEnable
N#define MAP_FlashIntEnable                                                    \
N        ROM_FlashIntEnable
X#define MAP_FlashIntEnable                                                            ROM_FlashIntEnable
N#else
S#define MAP_FlashIntEnable                                                    \
S        FlashIntEnable
X#define MAP_FlashIntEnable                                                            FlashIntEnable
N#endif
N#ifdef ROM_FlashIntDisable
N#define MAP_FlashIntDisable                                                   \
N        ROM_FlashIntDisable
X#define MAP_FlashIntDisable                                                           ROM_FlashIntDisable
N#else
S#define MAP_FlashIntDisable                                                   \
S        FlashIntDisable
X#define MAP_FlashIntDisable                                                           FlashIntDisable
N#endif
N#ifdef ROM_FlashIntStatus
N#define MAP_FlashIntStatus                                                    \
N        ROM_FlashIntStatus
X#define MAP_FlashIntStatus                                                            ROM_FlashIntStatus
N#else
S#define MAP_FlashIntStatus                                                    \
S        FlashIntStatus
X#define MAP_FlashIntStatus                                                            FlashIntStatus
N#endif
N#ifdef ROM_FlashIntClear
N#define MAP_FlashIntClear                                                     \
N        ROM_FlashIntClear
X#define MAP_FlashIntClear                                                             ROM_FlashIntClear
N#else
S#define MAP_FlashIntClear                                                     \
S        FlashIntClear
X#define MAP_FlashIntClear                                                             FlashIntClear
N#endif
N
N//*****************************************************************************
N//
N// Macros for the FPU API.
N//
N//*****************************************************************************
N#ifdef ROM_FPUEnable
N#define MAP_FPUEnable                                                         \
N        ROM_FPUEnable
X#define MAP_FPUEnable                                                                 ROM_FPUEnable
N#else
S#define MAP_FPUEnable                                                         \
S        FPUEnable
X#define MAP_FPUEnable                                                                 FPUEnable
N#endif
N#ifdef ROM_FPUDisable
N#define MAP_FPUDisable                                                        \
N        ROM_FPUDisable
X#define MAP_FPUDisable                                                                ROM_FPUDisable
N#else
S#define MAP_FPUDisable                                                        \
S        FPUDisable
X#define MAP_FPUDisable                                                                FPUDisable
N#endif
N#ifdef ROM_FPUFlushToZeroModeSet
N#define MAP_FPUFlushToZeroModeSet                                             \
N        ROM_FPUFlushToZeroModeSet
X#define MAP_FPUFlushToZeroModeSet                                                     ROM_FPUFlushToZeroModeSet
N#else
S#define MAP_FPUFlushToZeroModeSet                                             \
S        FPUFlushToZeroModeSet
X#define MAP_FPUFlushToZeroModeSet                                                     FPUFlushToZeroModeSet
N#endif
N#ifdef ROM_FPUHalfPrecisionModeSet
N#define MAP_FPUHalfPrecisionModeSet                                           \
N        ROM_FPUHalfPrecisionModeSet
X#define MAP_FPUHalfPrecisionModeSet                                                   ROM_FPUHalfPrecisionModeSet
N#else
S#define MAP_FPUHalfPrecisionModeSet                                           \
S        FPUHalfPrecisionModeSet
X#define MAP_FPUHalfPrecisionModeSet                                                   FPUHalfPrecisionModeSet
N#endif
N#ifdef ROM_FPULazyStackingEnable
N#define MAP_FPULazyStackingEnable                                             \
N        ROM_FPULazyStackingEnable
X#define MAP_FPULazyStackingEnable                                                     ROM_FPULazyStackingEnable
N#else
S#define MAP_FPULazyStackingEnable                                             \
S        FPULazyStackingEnable
X#define MAP_FPULazyStackingEnable                                                     FPULazyStackingEnable
N#endif
N#ifdef ROM_FPUNaNModeSet
N#define MAP_FPUNaNModeSet                                                     \
N        ROM_FPUNaNModeSet
X#define MAP_FPUNaNModeSet                                                             ROM_FPUNaNModeSet
N#else
S#define MAP_FPUNaNModeSet                                                     \
S        FPUNaNModeSet
X#define MAP_FPUNaNModeSet                                                             FPUNaNModeSet
N#endif
N#ifdef ROM_FPURoundingModeSet
N#define MAP_FPURoundingModeSet                                                \
N        ROM_FPURoundingModeSet
X#define MAP_FPURoundingModeSet                                                        ROM_FPURoundingModeSet
N#else
S#define MAP_FPURoundingModeSet                                                \
S        FPURoundingModeSet
X#define MAP_FPURoundingModeSet                                                        FPURoundingModeSet
N#endif
N#ifdef ROM_FPUStackingDisable
N#define MAP_FPUStackingDisable                                                \
N        ROM_FPUStackingDisable
X#define MAP_FPUStackingDisable                                                        ROM_FPUStackingDisable
N#else
S#define MAP_FPUStackingDisable                                                \
S        FPUStackingDisable
X#define MAP_FPUStackingDisable                                                        FPUStackingDisable
N#endif
N#ifdef ROM_FPUStackingEnable
N#define MAP_FPUStackingEnable                                                 \
N        ROM_FPUStackingEnable
X#define MAP_FPUStackingEnable                                                         ROM_FPUStackingEnable
N#else
S#define MAP_FPUStackingEnable                                                 \
S        FPUStackingEnable
X#define MAP_FPUStackingEnable                                                         FPUStackingEnable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the GPIO API.
N//
N//*****************************************************************************
N#ifdef ROM_GPIOPinWrite
N#define MAP_GPIOPinWrite                                                      \
N        ROM_GPIOPinWrite
X#define MAP_GPIOPinWrite                                                              ROM_GPIOPinWrite
N#else
S#define MAP_GPIOPinWrite                                                      \
S        GPIOPinWrite
X#define MAP_GPIOPinWrite                                                              GPIOPinWrite
N#endif
N#ifdef ROM_GPIODirModeSet
N#define MAP_GPIODirModeSet                                                    \
N        ROM_GPIODirModeSet
X#define MAP_GPIODirModeSet                                                            ROM_GPIODirModeSet
N#else
S#define MAP_GPIODirModeSet                                                    \
S        GPIODirModeSet
X#define MAP_GPIODirModeSet                                                            GPIODirModeSet
N#endif
N#ifdef ROM_GPIODirModeGet
N#define MAP_GPIODirModeGet                                                    \
N        ROM_GPIODirModeGet
X#define MAP_GPIODirModeGet                                                            ROM_GPIODirModeGet
N#else
S#define MAP_GPIODirModeGet                                                    \
S        GPIODirModeGet
X#define MAP_GPIODirModeGet                                                            GPIODirModeGet
N#endif
N#ifdef ROM_GPIOIntTypeSet
N#define MAP_GPIOIntTypeSet                                                    \
N        ROM_GPIOIntTypeSet
X#define MAP_GPIOIntTypeSet                                                            ROM_GPIOIntTypeSet
N#else
S#define MAP_GPIOIntTypeSet                                                    \
S        GPIOIntTypeSet
X#define MAP_GPIOIntTypeSet                                                            GPIOIntTypeSet
N#endif
N#ifdef ROM_GPIOIntTypeGet
N#define MAP_GPIOIntTypeGet                                                    \
N        ROM_GPIOIntTypeGet
X#define MAP_GPIOIntTypeGet                                                            ROM_GPIOIntTypeGet
N#else
S#define MAP_GPIOIntTypeGet                                                    \
S        GPIOIntTypeGet
X#define MAP_GPIOIntTypeGet                                                            GPIOIntTypeGet
N#endif
N#ifdef ROM_GPIOPadConfigSet
N#define MAP_GPIOPadConfigSet                                                  \
N        ROM_GPIOPadConfigSet
X#define MAP_GPIOPadConfigSet                                                          ROM_GPIOPadConfigSet
N#else
S#define MAP_GPIOPadConfigSet                                                  \
S        GPIOPadConfigSet
X#define MAP_GPIOPadConfigSet                                                          GPIOPadConfigSet
N#endif
N#ifdef ROM_GPIOPadConfigGet
N#define MAP_GPIOPadConfigGet                                                  \
N        ROM_GPIOPadConfigGet
X#define MAP_GPIOPadConfigGet                                                          ROM_GPIOPadConfigGet
N#else
S#define MAP_GPIOPadConfigGet                                                  \
S        GPIOPadConfigGet
X#define MAP_GPIOPadConfigGet                                                          GPIOPadConfigGet
N#endif
N#ifdef ROM_GPIOPinRead
N#define MAP_GPIOPinRead                                                       \
N        ROM_GPIOPinRead
X#define MAP_GPIOPinRead                                                               ROM_GPIOPinRead
N#else
S#define MAP_GPIOPinRead                                                       \
S        GPIOPinRead
X#define MAP_GPIOPinRead                                                               GPIOPinRead
N#endif
N#ifdef ROM_GPIOPinTypeCAN
N#define MAP_GPIOPinTypeCAN                                                    \
N        ROM_GPIOPinTypeCAN
X#define MAP_GPIOPinTypeCAN                                                            ROM_GPIOPinTypeCAN
N#else
S#define MAP_GPIOPinTypeCAN                                                    \
S        GPIOPinTypeCAN
X#define MAP_GPIOPinTypeCAN                                                            GPIOPinTypeCAN
N#endif
N#ifdef ROM_GPIOPinTypeComparator
N#define MAP_GPIOPinTypeComparator                                             \
N        ROM_GPIOPinTypeComparator
X#define MAP_GPIOPinTypeComparator                                                     ROM_GPIOPinTypeComparator
N#else
S#define MAP_GPIOPinTypeComparator                                             \
S        GPIOPinTypeComparator
X#define MAP_GPIOPinTypeComparator                                                     GPIOPinTypeComparator
N#endif
N#ifdef ROM_GPIOPinTypeGPIOInput
N#define MAP_GPIOPinTypeGPIOInput                                              \
N        ROM_GPIOPinTypeGPIOInput
X#define MAP_GPIOPinTypeGPIOInput                                                      ROM_GPIOPinTypeGPIOInput
N#else
S#define MAP_GPIOPinTypeGPIOInput                                              \
S        GPIOPinTypeGPIOInput
X#define MAP_GPIOPinTypeGPIOInput                                                      GPIOPinTypeGPIOInput
N#endif
N#ifdef ROM_GPIOPinTypeGPIOOutput
N#define MAP_GPIOPinTypeGPIOOutput                                             \
N        ROM_GPIOPinTypeGPIOOutput
X#define MAP_GPIOPinTypeGPIOOutput                                                     ROM_GPIOPinTypeGPIOOutput
N#else
S#define MAP_GPIOPinTypeGPIOOutput                                             \
S        GPIOPinTypeGPIOOutput
X#define MAP_GPIOPinTypeGPIOOutput                                                     GPIOPinTypeGPIOOutput
N#endif
N#ifdef ROM_GPIOPinTypeI2C
N#define MAP_GPIOPinTypeI2C                                                    \
N        ROM_GPIOPinTypeI2C
X#define MAP_GPIOPinTypeI2C                                                            ROM_GPIOPinTypeI2C
N#else
S#define MAP_GPIOPinTypeI2C                                                    \
S        GPIOPinTypeI2C
X#define MAP_GPIOPinTypeI2C                                                            GPIOPinTypeI2C
N#endif
N#ifdef ROM_GPIOPinTypePWM
N#define MAP_GPIOPinTypePWM                                                    \
N        ROM_GPIOPinTypePWM
X#define MAP_GPIOPinTypePWM                                                            ROM_GPIOPinTypePWM
N#else
S#define MAP_GPIOPinTypePWM                                                    \
S        GPIOPinTypePWM
X#define MAP_GPIOPinTypePWM                                                            GPIOPinTypePWM
N#endif
N#ifdef ROM_GPIOPinTypeQEI
N#define MAP_GPIOPinTypeQEI                                                    \
N        ROM_GPIOPinTypeQEI
X#define MAP_GPIOPinTypeQEI                                                            ROM_GPIOPinTypeQEI
N#else
S#define MAP_GPIOPinTypeQEI                                                    \
S        GPIOPinTypeQEI
X#define MAP_GPIOPinTypeQEI                                                            GPIOPinTypeQEI
N#endif
N#ifdef ROM_GPIOPinTypeSSI
N#define MAP_GPIOPinTypeSSI                                                    \
N        ROM_GPIOPinTypeSSI
X#define MAP_GPIOPinTypeSSI                                                            ROM_GPIOPinTypeSSI
N#else
S#define MAP_GPIOPinTypeSSI                                                    \
S        GPIOPinTypeSSI
X#define MAP_GPIOPinTypeSSI                                                            GPIOPinTypeSSI
N#endif
N#ifdef ROM_GPIOPinTypeTimer
N#define MAP_GPIOPinTypeTimer                                                  \
N        ROM_GPIOPinTypeTimer
X#define MAP_GPIOPinTypeTimer                                                          ROM_GPIOPinTypeTimer
N#else
S#define MAP_GPIOPinTypeTimer                                                  \
S        GPIOPinTypeTimer
X#define MAP_GPIOPinTypeTimer                                                          GPIOPinTypeTimer
N#endif
N#ifdef ROM_GPIOPinTypeUART
N#define MAP_GPIOPinTypeUART                                                   \
N        ROM_GPIOPinTypeUART
X#define MAP_GPIOPinTypeUART                                                           ROM_GPIOPinTypeUART
N#else
S#define MAP_GPIOPinTypeUART                                                   \
S        GPIOPinTypeUART
X#define MAP_GPIOPinTypeUART                                                           GPIOPinTypeUART
N#endif
N#ifdef ROM_GPIOPinTypeGPIOOutputOD
N#define MAP_GPIOPinTypeGPIOOutputOD                                           \
N        ROM_GPIOPinTypeGPIOOutputOD
X#define MAP_GPIOPinTypeGPIOOutputOD                                                   ROM_GPIOPinTypeGPIOOutputOD
N#else
S#define MAP_GPIOPinTypeGPIOOutputOD                                           \
S        GPIOPinTypeGPIOOutputOD
X#define MAP_GPIOPinTypeGPIOOutputOD                                                   GPIOPinTypeGPIOOutputOD
N#endif
N#ifdef ROM_GPIOPinTypeADC
N#define MAP_GPIOPinTypeADC                                                    \
N        ROM_GPIOPinTypeADC
X#define MAP_GPIOPinTypeADC                                                            ROM_GPIOPinTypeADC
N#else
S#define MAP_GPIOPinTypeADC                                                    \
S        GPIOPinTypeADC
X#define MAP_GPIOPinTypeADC                                                            GPIOPinTypeADC
N#endif
N#ifdef ROM_GPIOPinTypeUSBDigital
N#define MAP_GPIOPinTypeUSBDigital                                             \
N        ROM_GPIOPinTypeUSBDigital
X#define MAP_GPIOPinTypeUSBDigital                                                     ROM_GPIOPinTypeUSBDigital
N#else
S#define MAP_GPIOPinTypeUSBDigital                                             \
S        GPIOPinTypeUSBDigital
X#define MAP_GPIOPinTypeUSBDigital                                                     GPIOPinTypeUSBDigital
N#endif
N#ifdef ROM_GPIOPinConfigure
N#define MAP_GPIOPinConfigure                                                  \
N        ROM_GPIOPinConfigure
X#define MAP_GPIOPinConfigure                                                          ROM_GPIOPinConfigure
N#else
S#define MAP_GPIOPinConfigure                                                  \
S        GPIOPinConfigure
X#define MAP_GPIOPinConfigure                                                          GPIOPinConfigure
N#endif
N#ifdef ROM_GPIOPinTypeUSBAnalog
N#define MAP_GPIOPinTypeUSBAnalog                                              \
N        ROM_GPIOPinTypeUSBAnalog
X#define MAP_GPIOPinTypeUSBAnalog                                                      ROM_GPIOPinTypeUSBAnalog
N#else
S#define MAP_GPIOPinTypeUSBAnalog                                              \
S        GPIOPinTypeUSBAnalog
X#define MAP_GPIOPinTypeUSBAnalog                                                      GPIOPinTypeUSBAnalog
N#endif
N#ifdef ROM_GPIODMATriggerEnable
N#define MAP_GPIODMATriggerEnable                                              \
N        ROM_GPIODMATriggerEnable
X#define MAP_GPIODMATriggerEnable                                                      ROM_GPIODMATriggerEnable
N#else
S#define MAP_GPIODMATriggerEnable                                              \
S        GPIODMATriggerEnable
X#define MAP_GPIODMATriggerEnable                                                      GPIODMATriggerEnable
N#endif
N#ifdef ROM_GPIODMATriggerDisable
N#define MAP_GPIODMATriggerDisable                                             \
N        ROM_GPIODMATriggerDisable
X#define MAP_GPIODMATriggerDisable                                                     ROM_GPIODMATriggerDisable
N#else
S#define MAP_GPIODMATriggerDisable                                             \
S        GPIODMATriggerDisable
X#define MAP_GPIODMATriggerDisable                                                     GPIODMATriggerDisable
N#endif
N#ifdef ROM_GPIOADCTriggerEnable
N#define MAP_GPIOADCTriggerEnable                                              \
N        ROM_GPIOADCTriggerEnable
X#define MAP_GPIOADCTriggerEnable                                                      ROM_GPIOADCTriggerEnable
N#else
S#define MAP_GPIOADCTriggerEnable                                              \
S        GPIOADCTriggerEnable
X#define MAP_GPIOADCTriggerEnable                                                      GPIOADCTriggerEnable
N#endif
N#ifdef ROM_GPIOADCTriggerDisable
N#define MAP_GPIOADCTriggerDisable                                             \
N        ROM_GPIOADCTriggerDisable
X#define MAP_GPIOADCTriggerDisable                                                     ROM_GPIOADCTriggerDisable
N#else
S#define MAP_GPIOADCTriggerDisable                                             \
S        GPIOADCTriggerDisable
X#define MAP_GPIOADCTriggerDisable                                                     GPIOADCTriggerDisable
N#endif
N#ifdef ROM_GPIOPinTypeI2CSCL
N#define MAP_GPIOPinTypeI2CSCL                                                 \
N        ROM_GPIOPinTypeI2CSCL
X#define MAP_GPIOPinTypeI2CSCL                                                         ROM_GPIOPinTypeI2CSCL
N#else
S#define MAP_GPIOPinTypeI2CSCL                                                 \
S        GPIOPinTypeI2CSCL
X#define MAP_GPIOPinTypeI2CSCL                                                         GPIOPinTypeI2CSCL
N#endif
N#ifdef ROM_GPIOPinTypeOneWire
S#define MAP_GPIOPinTypeOneWire                                                \
S        ROM_GPIOPinTypeOneWire
X#define MAP_GPIOPinTypeOneWire                                                        ROM_GPIOPinTypeOneWire
N#else
N#define MAP_GPIOPinTypeOneWire                                                \
N        GPIOPinTypeOneWire
X#define MAP_GPIOPinTypeOneWire                                                        GPIOPinTypeOneWire
N#endif
N#ifdef ROM_GPIOPinTypeWakeHigh
S#define MAP_GPIOPinTypeWakeHigh                                               \
S        ROM_GPIOPinTypeWakeHigh
X#define MAP_GPIOPinTypeWakeHigh                                                       ROM_GPIOPinTypeWakeHigh
N#else
N#define MAP_GPIOPinTypeWakeHigh                                               \
N        GPIOPinTypeWakeHigh
X#define MAP_GPIOPinTypeWakeHigh                                                       GPIOPinTypeWakeHigh
N#endif
N#ifdef ROM_GPIOPinTypeWakeLow
S#define MAP_GPIOPinTypeWakeLow                                                \
S        ROM_GPIOPinTypeWakeLow
X#define MAP_GPIOPinTypeWakeLow                                                        ROM_GPIOPinTypeWakeLow
N#else
N#define MAP_GPIOPinTypeWakeLow                                                \
N        GPIOPinTypeWakeLow
X#define MAP_GPIOPinTypeWakeLow                                                        GPIOPinTypeWakeLow
N#endif
N#ifdef ROM_GPIOIntClear
S#define MAP_GPIOIntClear                                                      \
S        ROM_GPIOIntClear
X#define MAP_GPIOIntClear                                                              ROM_GPIOIntClear
N#else
N#define MAP_GPIOIntClear                                                      \
N        GPIOIntClear
X#define MAP_GPIOIntClear                                                              GPIOIntClear
N#endif
N#ifdef ROM_GPIOIntDisable
S#define MAP_GPIOIntDisable                                                    \
S        ROM_GPIOIntDisable
X#define MAP_GPIOIntDisable                                                            ROM_GPIOIntDisable
N#else
N#define MAP_GPIOIntDisable                                                    \
N        GPIOIntDisable
X#define MAP_GPIOIntDisable                                                            GPIOIntDisable
N#endif
N#ifdef ROM_GPIOIntEnable
S#define MAP_GPIOIntEnable                                                     \
S        ROM_GPIOIntEnable
X#define MAP_GPIOIntEnable                                                             ROM_GPIOIntEnable
N#else
N#define MAP_GPIOIntEnable                                                     \
N        GPIOIntEnable
X#define MAP_GPIOIntEnable                                                             GPIOIntEnable
N#endif
N#ifdef ROM_GPIOIntStatus
S#define MAP_GPIOIntStatus                                                     \
S        ROM_GPIOIntStatus
X#define MAP_GPIOIntStatus                                                             ROM_GPIOIntStatus
N#else
N#define MAP_GPIOIntStatus                                                     \
N        GPIOIntStatus
X#define MAP_GPIOIntStatus                                                             GPIOIntStatus
N#endif
N#ifdef ROM_GPIOPinWakeStatus
S#define MAP_GPIOPinWakeStatus                                                 \
S        ROM_GPIOPinWakeStatus
X#define MAP_GPIOPinWakeStatus                                                         ROM_GPIOPinWakeStatus
N#else
N#define MAP_GPIOPinWakeStatus                                                 \
N        GPIOPinWakeStatus
X#define MAP_GPIOPinWakeStatus                                                         GPIOPinWakeStatus
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Hibernate API.
N//
N//*****************************************************************************
N#ifdef ROM_HibernateIntClear
N#define MAP_HibernateIntClear                                                 \
N        ROM_HibernateIntClear
X#define MAP_HibernateIntClear                                                         ROM_HibernateIntClear
N#else
S#define MAP_HibernateIntClear                                                 \
S        HibernateIntClear
X#define MAP_HibernateIntClear                                                         HibernateIntClear
N#endif
N#ifdef ROM_HibernateEnableExpClk
N#define MAP_HibernateEnableExpClk                                             \
N        ROM_HibernateEnableExpClk
X#define MAP_HibernateEnableExpClk                                                     ROM_HibernateEnableExpClk
N#else
S#define MAP_HibernateEnableExpClk                                             \
S        HibernateEnableExpClk
X#define MAP_HibernateEnableExpClk                                                     HibernateEnableExpClk
N#endif
N#ifdef ROM_HibernateDisable
N#define MAP_HibernateDisable                                                  \
N        ROM_HibernateDisable
X#define MAP_HibernateDisable                                                          ROM_HibernateDisable
N#else
S#define MAP_HibernateDisable                                                  \
S        HibernateDisable
X#define MAP_HibernateDisable                                                          HibernateDisable
N#endif
N#ifdef ROM_HibernateRTCEnable
N#define MAP_HibernateRTCEnable                                                \
N        ROM_HibernateRTCEnable
X#define MAP_HibernateRTCEnable                                                        ROM_HibernateRTCEnable
N#else
S#define MAP_HibernateRTCEnable                                                \
S        HibernateRTCEnable
X#define MAP_HibernateRTCEnable                                                        HibernateRTCEnable
N#endif
N#ifdef ROM_HibernateRTCDisable
N#define MAP_HibernateRTCDisable                                               \
N        ROM_HibernateRTCDisable
X#define MAP_HibernateRTCDisable                                                       ROM_HibernateRTCDisable
N#else
S#define MAP_HibernateRTCDisable                                               \
S        HibernateRTCDisable
X#define MAP_HibernateRTCDisable                                                       HibernateRTCDisable
N#endif
N#ifdef ROM_HibernateWakeSet
N#define MAP_HibernateWakeSet                                                  \
N        ROM_HibernateWakeSet
X#define MAP_HibernateWakeSet                                                          ROM_HibernateWakeSet
N#else
S#define MAP_HibernateWakeSet                                                  \
S        HibernateWakeSet
X#define MAP_HibernateWakeSet                                                          HibernateWakeSet
N#endif
N#ifdef ROM_HibernateWakeGet
N#define MAP_HibernateWakeGet                                                  \
N        ROM_HibernateWakeGet
X#define MAP_HibernateWakeGet                                                          ROM_HibernateWakeGet
N#else
S#define MAP_HibernateWakeGet                                                  \
S        HibernateWakeGet
X#define MAP_HibernateWakeGet                                                          HibernateWakeGet
N#endif
N#ifdef ROM_HibernateLowBatSet
N#define MAP_HibernateLowBatSet                                                \
N        ROM_HibernateLowBatSet
X#define MAP_HibernateLowBatSet                                                        ROM_HibernateLowBatSet
N#else
S#define MAP_HibernateLowBatSet                                                \
S        HibernateLowBatSet
X#define MAP_HibernateLowBatSet                                                        HibernateLowBatSet
N#endif
N#ifdef ROM_HibernateLowBatGet
N#define MAP_HibernateLowBatGet                                                \
N        ROM_HibernateLowBatGet
X#define MAP_HibernateLowBatGet                                                        ROM_HibernateLowBatGet
N#else
S#define MAP_HibernateLowBatGet                                                \
S        HibernateLowBatGet
X#define MAP_HibernateLowBatGet                                                        HibernateLowBatGet
N#endif
N#ifdef ROM_HibernateRTCSet
N#define MAP_HibernateRTCSet                                                   \
N        ROM_HibernateRTCSet
X#define MAP_HibernateRTCSet                                                           ROM_HibernateRTCSet
N#else
S#define MAP_HibernateRTCSet                                                   \
S        HibernateRTCSet
X#define MAP_HibernateRTCSet                                                           HibernateRTCSet
N#endif
N#ifdef ROM_HibernateRTCGet
N#define MAP_HibernateRTCGet                                                   \
N        ROM_HibernateRTCGet
X#define MAP_HibernateRTCGet                                                           ROM_HibernateRTCGet
N#else
S#define MAP_HibernateRTCGet                                                   \
S        HibernateRTCGet
X#define MAP_HibernateRTCGet                                                           HibernateRTCGet
N#endif
N#ifdef ROM_HibernateRTCTrimSet
N#define MAP_HibernateRTCTrimSet                                               \
N        ROM_HibernateRTCTrimSet
X#define MAP_HibernateRTCTrimSet                                                       ROM_HibernateRTCTrimSet
N#else
S#define MAP_HibernateRTCTrimSet                                               \
S        HibernateRTCTrimSet
X#define MAP_HibernateRTCTrimSet                                                       HibernateRTCTrimSet
N#endif
N#ifdef ROM_HibernateRTCTrimGet
N#define MAP_HibernateRTCTrimGet                                               \
N        ROM_HibernateRTCTrimGet
X#define MAP_HibernateRTCTrimGet                                                       ROM_HibernateRTCTrimGet
N#else
S#define MAP_HibernateRTCTrimGet                                               \
S        HibernateRTCTrimGet
X#define MAP_HibernateRTCTrimGet                                                       HibernateRTCTrimGet
N#endif
N#ifdef ROM_HibernateDataSet
N#define MAP_HibernateDataSet                                                  \
N        ROM_HibernateDataSet
X#define MAP_HibernateDataSet                                                          ROM_HibernateDataSet
N#else
S#define MAP_HibernateDataSet                                                  \
S        HibernateDataSet
X#define MAP_HibernateDataSet                                                          HibernateDataSet
N#endif
N#ifdef ROM_HibernateDataGet
N#define MAP_HibernateDataGet                                                  \
N        ROM_HibernateDataGet
X#define MAP_HibernateDataGet                                                          ROM_HibernateDataGet
N#else
S#define MAP_HibernateDataGet                                                  \
S        HibernateDataGet
X#define MAP_HibernateDataGet                                                          HibernateDataGet
N#endif
N#ifdef ROM_HibernateRequest
N#define MAP_HibernateRequest                                                  \
N        ROM_HibernateRequest
X#define MAP_HibernateRequest                                                          ROM_HibernateRequest
N#else
S#define MAP_HibernateRequest                                                  \
S        HibernateRequest
X#define MAP_HibernateRequest                                                          HibernateRequest
N#endif
N#ifdef ROM_HibernateIntEnable
N#define MAP_HibernateIntEnable                                                \
N        ROM_HibernateIntEnable
X#define MAP_HibernateIntEnable                                                        ROM_HibernateIntEnable
N#else
S#define MAP_HibernateIntEnable                                                \
S        HibernateIntEnable
X#define MAP_HibernateIntEnable                                                        HibernateIntEnable
N#endif
N#ifdef ROM_HibernateIntDisable
N#define MAP_HibernateIntDisable                                               \
N        ROM_HibernateIntDisable
X#define MAP_HibernateIntDisable                                                       ROM_HibernateIntDisable
N#else
S#define MAP_HibernateIntDisable                                               \
S        HibernateIntDisable
X#define MAP_HibernateIntDisable                                                       HibernateIntDisable
N#endif
N#ifdef ROM_HibernateIntStatus
N#define MAP_HibernateIntStatus                                                \
N        ROM_HibernateIntStatus
X#define MAP_HibernateIntStatus                                                        ROM_HibernateIntStatus
N#else
S#define MAP_HibernateIntStatus                                                \
S        HibernateIntStatus
X#define MAP_HibernateIntStatus                                                        HibernateIntStatus
N#endif
N#ifdef ROM_HibernateIsActive
N#define MAP_HibernateIsActive                                                 \
N        ROM_HibernateIsActive
X#define MAP_HibernateIsActive                                                         ROM_HibernateIsActive
N#else
S#define MAP_HibernateIsActive                                                 \
S        HibernateIsActive
X#define MAP_HibernateIsActive                                                         HibernateIsActive
N#endif
N#ifdef ROM_HibernateRTCSSGet
N#define MAP_HibernateRTCSSGet                                                 \
N        ROM_HibernateRTCSSGet
X#define MAP_HibernateRTCSSGet                                                         ROM_HibernateRTCSSGet
N#else
S#define MAP_HibernateRTCSSGet                                                 \
S        HibernateRTCSSGet
X#define MAP_HibernateRTCSSGet                                                         HibernateRTCSSGet
N#endif
N#ifdef ROM_HibernateClockConfig
N#define MAP_HibernateClockConfig                                              \
N        ROM_HibernateClockConfig
X#define MAP_HibernateClockConfig                                                      ROM_HibernateClockConfig
N#else
S#define MAP_HibernateClockConfig                                              \
S        HibernateClockConfig
X#define MAP_HibernateClockConfig                                                      HibernateClockConfig
N#endif
N#ifdef ROM_HibernateBatCheckStart
N#define MAP_HibernateBatCheckStart                                            \
N        ROM_HibernateBatCheckStart
X#define MAP_HibernateBatCheckStart                                                    ROM_HibernateBatCheckStart
N#else
S#define MAP_HibernateBatCheckStart                                            \
S        HibernateBatCheckStart
X#define MAP_HibernateBatCheckStart                                                    HibernateBatCheckStart
N#endif
N#ifdef ROM_HibernateBatCheckDone
N#define MAP_HibernateBatCheckDone                                             \
N        ROM_HibernateBatCheckDone
X#define MAP_HibernateBatCheckDone                                                     ROM_HibernateBatCheckDone
N#else
S#define MAP_HibernateBatCheckDone                                             \
S        HibernateBatCheckDone
X#define MAP_HibernateBatCheckDone                                                     HibernateBatCheckDone
N#endif
N#ifdef ROM_HibernateGPIORetentionEnable
S#define MAP_HibernateGPIORetentionEnable                                      \
S        ROM_HibernateGPIORetentionEnable
X#define MAP_HibernateGPIORetentionEnable                                              ROM_HibernateGPIORetentionEnable
N#else
N#define MAP_HibernateGPIORetentionEnable                                      \
N        HibernateGPIORetentionEnable
X#define MAP_HibernateGPIORetentionEnable                                              HibernateGPIORetentionEnable
N#endif
N#ifdef ROM_HibernateGPIORetentionDisable
S#define MAP_HibernateGPIORetentionDisable                                     \
S        ROM_HibernateGPIORetentionDisable
X#define MAP_HibernateGPIORetentionDisable                                             ROM_HibernateGPIORetentionDisable
N#else
N#define MAP_HibernateGPIORetentionDisable                                     \
N        HibernateGPIORetentionDisable
X#define MAP_HibernateGPIORetentionDisable                                             HibernateGPIORetentionDisable
N#endif
N#ifdef ROM_HibernateGPIORetentionGet
S#define MAP_HibernateGPIORetentionGet                                         \
S        ROM_HibernateGPIORetentionGet
X#define MAP_HibernateGPIORetentionGet                                                 ROM_HibernateGPIORetentionGet
N#else
N#define MAP_HibernateGPIORetentionGet                                         \
N        HibernateGPIORetentionGet
X#define MAP_HibernateGPIORetentionGet                                                 HibernateGPIORetentionGet
N#endif
N#ifdef ROM_HibernateCounterMode
S#define MAP_HibernateCounterMode                                              \
S        ROM_HibernateCounterMode
X#define MAP_HibernateCounterMode                                                      ROM_HibernateCounterMode
N#else
N#define MAP_HibernateCounterMode                                              \
N        HibernateCounterMode
X#define MAP_HibernateCounterMode                                                      HibernateCounterMode
N#endif
N#ifdef ROM_HibernateCalendarSet
N#define MAP_HibernateCalendarSet                                              \
N        ROM_HibernateCalendarSet
X#define MAP_HibernateCalendarSet                                                      ROM_HibernateCalendarSet
N#else
S#define MAP_HibernateCalendarSet                                              \
S        HibernateCalendarSet
X#define MAP_HibernateCalendarSet                                                      HibernateCalendarSet
N#endif
N#ifdef ROM_HibernateCalendarGet
S#define MAP_HibernateCalendarGet                                              \
S        ROM_HibernateCalendarGet
X#define MAP_HibernateCalendarGet                                                      ROM_HibernateCalendarGet
N#else
N#define MAP_HibernateCalendarGet                                              \
N        HibernateCalendarGet
X#define MAP_HibernateCalendarGet                                                      HibernateCalendarGet
N#endif
N#ifdef ROM_HibernateCalendarMatchSet
S#define MAP_HibernateCalendarMatchSet                                         \
S        ROM_HibernateCalendarMatchSet
X#define MAP_HibernateCalendarMatchSet                                                 ROM_HibernateCalendarMatchSet
N#else
N#define MAP_HibernateCalendarMatchSet                                         \
N        HibernateCalendarMatchSet
X#define MAP_HibernateCalendarMatchSet                                                 HibernateCalendarMatchSet
N#endif
N#ifdef ROM_HibernateCalendarMatchGet
S#define MAP_HibernateCalendarMatchGet                                         \
S        ROM_HibernateCalendarMatchGet
X#define MAP_HibernateCalendarMatchGet                                                 ROM_HibernateCalendarMatchGet
N#else
N#define MAP_HibernateCalendarMatchGet                                         \
N        HibernateCalendarMatchGet
X#define MAP_HibernateCalendarMatchGet                                                 HibernateCalendarMatchGet
N#endif
N#ifdef ROM_HibernateTamperDisable
S#define MAP_HibernateTamperDisable                                            \
S        ROM_HibernateTamperDisable
X#define MAP_HibernateTamperDisable                                                    ROM_HibernateTamperDisable
N#else
N#define MAP_HibernateTamperDisable                                            \
N        HibernateTamperDisable
X#define MAP_HibernateTamperDisable                                                    HibernateTamperDisable
N#endif
N#ifdef ROM_HibernateTamperEnable
S#define MAP_HibernateTamperEnable                                             \
S        ROM_HibernateTamperEnable
X#define MAP_HibernateTamperEnable                                                     ROM_HibernateTamperEnable
N#else
N#define MAP_HibernateTamperEnable                                             \
N        HibernateTamperEnable
X#define MAP_HibernateTamperEnable                                                     HibernateTamperEnable
N#endif
N#ifdef ROM_HibernateTamperEventsClear
S#define MAP_HibernateTamperEventsClear                                        \
S        ROM_HibernateTamperEventsClear
X#define MAP_HibernateTamperEventsClear                                                ROM_HibernateTamperEventsClear
N#else
N#define MAP_HibernateTamperEventsClear                                        \
N        HibernateTamperEventsClear
X#define MAP_HibernateTamperEventsClear                                                HibernateTamperEventsClear
N#endif
N#ifdef ROM_HibernateTamperEventsConfig
S#define MAP_HibernateTamperEventsConfig                                       \
S        ROM_HibernateTamperEventsConfig
X#define MAP_HibernateTamperEventsConfig                                               ROM_HibernateTamperEventsConfig
N#else
N#define MAP_HibernateTamperEventsConfig                                       \
N        HibernateTamperEventsConfig
X#define MAP_HibernateTamperEventsConfig                                               HibernateTamperEventsConfig
N#endif
N#ifdef ROM_HibernateTamperEventsGet
S#define MAP_HibernateTamperEventsGet                                          \
S        ROM_HibernateTamperEventsGet
X#define MAP_HibernateTamperEventsGet                                                  ROM_HibernateTamperEventsGet
N#else
N#define MAP_HibernateTamperEventsGet                                          \
N        HibernateTamperEventsGet
X#define MAP_HibernateTamperEventsGet                                                  HibernateTamperEventsGet
N#endif
N#ifdef ROM_HibernateTamperExtOscValid
S#define MAP_HibernateTamperExtOscValid                                        \
S        ROM_HibernateTamperExtOscValid
X#define MAP_HibernateTamperExtOscValid                                                ROM_HibernateTamperExtOscValid
N#else
N#define MAP_HibernateTamperExtOscValid                                        \
N        HibernateTamperExtOscValid
X#define MAP_HibernateTamperExtOscValid                                                HibernateTamperExtOscValid
N#endif
N#ifdef ROM_HibernateTamperExtOscRecover
S#define MAP_HibernateTamperExtOscRecover                                      \
S        ROM_HibernateTamperExtOscRecover
X#define MAP_HibernateTamperExtOscRecover                                              ROM_HibernateTamperExtOscRecover
N#else
N#define MAP_HibernateTamperExtOscRecover                                      \
N        HibernateTamperExtOscRecover
X#define MAP_HibernateTamperExtOscRecover                                              HibernateTamperExtOscRecover
N#endif
N#ifdef ROM_HibernateTamperIODisable
S#define MAP_HibernateTamperIODisable                                          \
S        ROM_HibernateTamperIODisable
X#define MAP_HibernateTamperIODisable                                                  ROM_HibernateTamperIODisable
N#else
N#define MAP_HibernateTamperIODisable                                          \
N        HibernateTamperIODisable
X#define MAP_HibernateTamperIODisable                                                  HibernateTamperIODisable
N#endif
N#ifdef ROM_HibernateTamperIOEnable
S#define MAP_HibernateTamperIOEnable                                           \
S        ROM_HibernateTamperIOEnable
X#define MAP_HibernateTamperIOEnable                                                   ROM_HibernateTamperIOEnable
N#else
N#define MAP_HibernateTamperIOEnable                                           \
N        HibernateTamperIOEnable
X#define MAP_HibernateTamperIOEnable                                                   HibernateTamperIOEnable
N#endif
N#ifdef ROM_HibernateTamperStatusGet
S#define MAP_HibernateTamperStatusGet                                          \
S        ROM_HibernateTamperStatusGet
X#define MAP_HibernateTamperStatusGet                                                  ROM_HibernateTamperStatusGet
N#else
N#define MAP_HibernateTamperStatusGet                                          \
N        HibernateTamperStatusGet
X#define MAP_HibernateTamperStatusGet                                                  HibernateTamperStatusGet
N#endif
N#ifdef ROM_HibernateRTCMatchGet
S#define MAP_HibernateRTCMatchGet                                              \
S        ROM_HibernateRTCMatchGet
X#define MAP_HibernateRTCMatchGet                                                      ROM_HibernateRTCMatchGet
N#else
N#define MAP_HibernateRTCMatchGet                                              \
N        HibernateRTCMatchGet
X#define MAP_HibernateRTCMatchGet                                                      HibernateRTCMatchGet
N#endif
N#ifdef ROM_HibernateRTCMatchSet
S#define MAP_HibernateRTCMatchSet                                              \
S        ROM_HibernateRTCMatchSet
X#define MAP_HibernateRTCMatchSet                                                      ROM_HibernateRTCMatchSet
N#else
N#define MAP_HibernateRTCMatchSet                                              \
N        HibernateRTCMatchSet
X#define MAP_HibernateRTCMatchSet                                                      HibernateRTCMatchSet
N#endif
N#ifdef ROM_HibernateRTCSSMatchGet
S#define MAP_HibernateRTCSSMatchGet                                            \
S        ROM_HibernateRTCSSMatchGet
X#define MAP_HibernateRTCSSMatchGet                                                    ROM_HibernateRTCSSMatchGet
N#else
N#define MAP_HibernateRTCSSMatchGet                                            \
N        HibernateRTCSSMatchGet
X#define MAP_HibernateRTCSSMatchGet                                                    HibernateRTCSSMatchGet
N#endif
N#ifdef ROM_HibernateRTCSSMatchSet
S#define MAP_HibernateRTCSSMatchSet                                            \
S        ROM_HibernateRTCSSMatchSet
X#define MAP_HibernateRTCSSMatchSet                                                    ROM_HibernateRTCSSMatchSet
N#else
N#define MAP_HibernateRTCSSMatchSet                                            \
N        HibernateRTCSSMatchSet
X#define MAP_HibernateRTCSSMatchSet                                                    HibernateRTCSSMatchSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the I2C API.
N//
N//*****************************************************************************
N#ifdef ROM_I2CMasterDataPut
N#define MAP_I2CMasterDataPut                                                  \
N        ROM_I2CMasterDataPut
X#define MAP_I2CMasterDataPut                                                          ROM_I2CMasterDataPut
N#else
S#define MAP_I2CMasterDataPut                                                  \
S        I2CMasterDataPut
X#define MAP_I2CMasterDataPut                                                          I2CMasterDataPut
N#endif
N#ifdef ROM_I2CMasterInitExpClk
N#define MAP_I2CMasterInitExpClk                                               \
N        ROM_I2CMasterInitExpClk
X#define MAP_I2CMasterInitExpClk                                                       ROM_I2CMasterInitExpClk
N#else
S#define MAP_I2CMasterInitExpClk                                               \
S        I2CMasterInitExpClk
X#define MAP_I2CMasterInitExpClk                                                       I2CMasterInitExpClk
N#endif
N#ifdef ROM_I2CSlaveInit
S#define MAP_I2CSlaveInit                                                      \
S        ROM_I2CSlaveInit
X#define MAP_I2CSlaveInit                                                              ROM_I2CSlaveInit
N#else
N#define MAP_I2CSlaveInit                                                      \
N        I2CSlaveInit
X#define MAP_I2CSlaveInit                                                              I2CSlaveInit
N#endif
N#ifdef ROM_I2CMasterEnable
N#define MAP_I2CMasterEnable                                                   \
N        ROM_I2CMasterEnable
X#define MAP_I2CMasterEnable                                                           ROM_I2CMasterEnable
N#else
S#define MAP_I2CMasterEnable                                                   \
S        I2CMasterEnable
X#define MAP_I2CMasterEnable                                                           I2CMasterEnable
N#endif
N#ifdef ROM_I2CSlaveEnable
S#define MAP_I2CSlaveEnable                                                    \
S        ROM_I2CSlaveEnable
X#define MAP_I2CSlaveEnable                                                            ROM_I2CSlaveEnable
N#else
N#define MAP_I2CSlaveEnable                                                    \
N        I2CSlaveEnable
X#define MAP_I2CSlaveEnable                                                            I2CSlaveEnable
N#endif
N#ifdef ROM_I2CMasterDisable
N#define MAP_I2CMasterDisable                                                  \
N        ROM_I2CMasterDisable
X#define MAP_I2CMasterDisable                                                          ROM_I2CMasterDisable
N#else
S#define MAP_I2CMasterDisable                                                  \
S        I2CMasterDisable
X#define MAP_I2CMasterDisable                                                          I2CMasterDisable
N#endif
N#ifdef ROM_I2CSlaveDisable
S#define MAP_I2CSlaveDisable                                                   \
S        ROM_I2CSlaveDisable
X#define MAP_I2CSlaveDisable                                                           ROM_I2CSlaveDisable
N#else
N#define MAP_I2CSlaveDisable                                                   \
N        I2CSlaveDisable
X#define MAP_I2CSlaveDisable                                                           I2CSlaveDisable
N#endif
N#ifdef ROM_I2CMasterIntEnable
N#define MAP_I2CMasterIntEnable                                                \
N        ROM_I2CMasterIntEnable
X#define MAP_I2CMasterIntEnable                                                        ROM_I2CMasterIntEnable
N#else
S#define MAP_I2CMasterIntEnable                                                \
S        I2CMasterIntEnable
X#define MAP_I2CMasterIntEnable                                                        I2CMasterIntEnable
N#endif
N#ifdef ROM_I2CSlaveIntEnable
S#define MAP_I2CSlaveIntEnable                                                 \
S        ROM_I2CSlaveIntEnable
X#define MAP_I2CSlaveIntEnable                                                         ROM_I2CSlaveIntEnable
N#else
N#define MAP_I2CSlaveIntEnable                                                 \
N        I2CSlaveIntEnable
X#define MAP_I2CSlaveIntEnable                                                         I2CSlaveIntEnable
N#endif
N#ifdef ROM_I2CMasterIntDisable
N#define MAP_I2CMasterIntDisable                                               \
N        ROM_I2CMasterIntDisable
X#define MAP_I2CMasterIntDisable                                                       ROM_I2CMasterIntDisable
N#else
S#define MAP_I2CMasterIntDisable                                               \
S        I2CMasterIntDisable
X#define MAP_I2CMasterIntDisable                                                       I2CMasterIntDisable
N#endif
N#ifdef ROM_I2CSlaveIntDisable
S#define MAP_I2CSlaveIntDisable                                                \
S        ROM_I2CSlaveIntDisable
X#define MAP_I2CSlaveIntDisable                                                        ROM_I2CSlaveIntDisable
N#else
N#define MAP_I2CSlaveIntDisable                                                \
N        I2CSlaveIntDisable
X#define MAP_I2CSlaveIntDisable                                                        I2CSlaveIntDisable
N#endif
N#ifdef ROM_I2CMasterIntStatus
N#define MAP_I2CMasterIntStatus                                                \
N        ROM_I2CMasterIntStatus
X#define MAP_I2CMasterIntStatus                                                        ROM_I2CMasterIntStatus
N#else
S#define MAP_I2CMasterIntStatus                                                \
S        I2CMasterIntStatus
X#define MAP_I2CMasterIntStatus                                                        I2CMasterIntStatus
N#endif
N#ifdef ROM_I2CSlaveIntStatus
S#define MAP_I2CSlaveIntStatus                                                 \
S        ROM_I2CSlaveIntStatus
X#define MAP_I2CSlaveIntStatus                                                         ROM_I2CSlaveIntStatus
N#else
N#define MAP_I2CSlaveIntStatus                                                 \
N        I2CSlaveIntStatus
X#define MAP_I2CSlaveIntStatus                                                         I2CSlaveIntStatus
N#endif
N#ifdef ROM_I2CMasterIntClear
N#define MAP_I2CMasterIntClear                                                 \
N        ROM_I2CMasterIntClear
X#define MAP_I2CMasterIntClear                                                         ROM_I2CMasterIntClear
N#else
S#define MAP_I2CMasterIntClear                                                 \
S        I2CMasterIntClear
X#define MAP_I2CMasterIntClear                                                         I2CMasterIntClear
N#endif
N#ifdef ROM_I2CSlaveIntClear
S#define MAP_I2CSlaveIntClear                                                  \
S        ROM_I2CSlaveIntClear
X#define MAP_I2CSlaveIntClear                                                          ROM_I2CSlaveIntClear
N#else
N#define MAP_I2CSlaveIntClear                                                  \
N        I2CSlaveIntClear
X#define MAP_I2CSlaveIntClear                                                          I2CSlaveIntClear
N#endif
N#ifdef ROM_I2CMasterSlaveAddrSet
N#define MAP_I2CMasterSlaveAddrSet                                             \
N        ROM_I2CMasterSlaveAddrSet
X#define MAP_I2CMasterSlaveAddrSet                                                     ROM_I2CMasterSlaveAddrSet
N#else
S#define MAP_I2CMasterSlaveAddrSet                                             \
S        I2CMasterSlaveAddrSet
X#define MAP_I2CMasterSlaveAddrSet                                                     I2CMasterSlaveAddrSet
N#endif
N#ifdef ROM_I2CMasterBusy
N#define MAP_I2CMasterBusy                                                     \
N        ROM_I2CMasterBusy
X#define MAP_I2CMasterBusy                                                             ROM_I2CMasterBusy
N#else
S#define MAP_I2CMasterBusy                                                     \
S        I2CMasterBusy
X#define MAP_I2CMasterBusy                                                             I2CMasterBusy
N#endif
N#ifdef ROM_I2CMasterBusBusy
N#define MAP_I2CMasterBusBusy                                                  \
N        ROM_I2CMasterBusBusy
X#define MAP_I2CMasterBusBusy                                                          ROM_I2CMasterBusBusy
N#else
S#define MAP_I2CMasterBusBusy                                                  \
S        I2CMasterBusBusy
X#define MAP_I2CMasterBusBusy                                                          I2CMasterBusBusy
N#endif
N#ifdef ROM_I2CMasterControl
N#define MAP_I2CMasterControl                                                  \
N        ROM_I2CMasterControl
X#define MAP_I2CMasterControl                                                          ROM_I2CMasterControl
N#else
S#define MAP_I2CMasterControl                                                  \
S        I2CMasterControl
X#define MAP_I2CMasterControl                                                          I2CMasterControl
N#endif
N#ifdef ROM_I2CMasterErr
N#define MAP_I2CMasterErr                                                      \
N        ROM_I2CMasterErr
X#define MAP_I2CMasterErr                                                              ROM_I2CMasterErr
N#else
S#define MAP_I2CMasterErr                                                      \
S        I2CMasterErr
X#define MAP_I2CMasterErr                                                              I2CMasterErr
N#endif
N#ifdef ROM_I2CMasterDataGet
N#define MAP_I2CMasterDataGet                                                  \
N        ROM_I2CMasterDataGet
X#define MAP_I2CMasterDataGet                                                          ROM_I2CMasterDataGet
N#else
S#define MAP_I2CMasterDataGet                                                  \
S        I2CMasterDataGet
X#define MAP_I2CMasterDataGet                                                          I2CMasterDataGet
N#endif
N#ifdef ROM_I2CSlaveStatus
S#define MAP_I2CSlaveStatus                                                    \
S        ROM_I2CSlaveStatus
X#define MAP_I2CSlaveStatus                                                            ROM_I2CSlaveStatus
N#else
N#define MAP_I2CSlaveStatus                                                    \
N        I2CSlaveStatus
X#define MAP_I2CSlaveStatus                                                            I2CSlaveStatus
N#endif
N#ifdef ROM_I2CSlaveDataPut
S#define MAP_I2CSlaveDataPut                                                   \
S        ROM_I2CSlaveDataPut
X#define MAP_I2CSlaveDataPut                                                           ROM_I2CSlaveDataPut
N#else
N#define MAP_I2CSlaveDataPut                                                   \
N        I2CSlaveDataPut
X#define MAP_I2CSlaveDataPut                                                           I2CSlaveDataPut
N#endif
N#ifdef ROM_I2CSlaveDataGet
S#define MAP_I2CSlaveDataGet                                                   \
S        ROM_I2CSlaveDataGet
X#define MAP_I2CSlaveDataGet                                                           ROM_I2CSlaveDataGet
N#else
N#define MAP_I2CSlaveDataGet                                                   \
N        I2CSlaveDataGet
X#define MAP_I2CSlaveDataGet                                                           I2CSlaveDataGet
N#endif
N#ifdef ROM_I2CSlaveIntEnableEx
S#define MAP_I2CSlaveIntEnableEx                                               \
S        ROM_I2CSlaveIntEnableEx
X#define MAP_I2CSlaveIntEnableEx                                                       ROM_I2CSlaveIntEnableEx
N#else
N#define MAP_I2CSlaveIntEnableEx                                               \
N        I2CSlaveIntEnableEx
X#define MAP_I2CSlaveIntEnableEx                                                       I2CSlaveIntEnableEx
N#endif
N#ifdef ROM_I2CSlaveIntDisableEx
S#define MAP_I2CSlaveIntDisableEx                                              \
S        ROM_I2CSlaveIntDisableEx
X#define MAP_I2CSlaveIntDisableEx                                                      ROM_I2CSlaveIntDisableEx
N#else
N#define MAP_I2CSlaveIntDisableEx                                              \
N        I2CSlaveIntDisableEx
X#define MAP_I2CSlaveIntDisableEx                                                      I2CSlaveIntDisableEx
N#endif
N#ifdef ROM_I2CSlaveIntStatusEx
S#define MAP_I2CSlaveIntStatusEx                                               \
S        ROM_I2CSlaveIntStatusEx
X#define MAP_I2CSlaveIntStatusEx                                                       ROM_I2CSlaveIntStatusEx
N#else
N#define MAP_I2CSlaveIntStatusEx                                               \
N        I2CSlaveIntStatusEx
X#define MAP_I2CSlaveIntStatusEx                                                       I2CSlaveIntStatusEx
N#endif
N#ifdef ROM_I2CSlaveIntClearEx
S#define MAP_I2CSlaveIntClearEx                                                \
S        ROM_I2CSlaveIntClearEx
X#define MAP_I2CSlaveIntClearEx                                                        ROM_I2CSlaveIntClearEx
N#else
N#define MAP_I2CSlaveIntClearEx                                                \
N        I2CSlaveIntClearEx
X#define MAP_I2CSlaveIntClearEx                                                        I2CSlaveIntClearEx
N#endif
N#ifdef ROM_I2CMasterIntEnableEx
N#define MAP_I2CMasterIntEnableEx                                              \
N        ROM_I2CMasterIntEnableEx
X#define MAP_I2CMasterIntEnableEx                                                      ROM_I2CMasterIntEnableEx
N#else
S#define MAP_I2CMasterIntEnableEx                                              \
S        I2CMasterIntEnableEx
X#define MAP_I2CMasterIntEnableEx                                                      I2CMasterIntEnableEx
N#endif
N#ifdef ROM_I2CMasterIntDisableEx
N#define MAP_I2CMasterIntDisableEx                                             \
N        ROM_I2CMasterIntDisableEx
X#define MAP_I2CMasterIntDisableEx                                                     ROM_I2CMasterIntDisableEx
N#else
S#define MAP_I2CMasterIntDisableEx                                             \
S        I2CMasterIntDisableEx
X#define MAP_I2CMasterIntDisableEx                                                     I2CMasterIntDisableEx
N#endif
N#ifdef ROM_I2CMasterIntStatusEx
N#define MAP_I2CMasterIntStatusEx                                              \
N        ROM_I2CMasterIntStatusEx
X#define MAP_I2CMasterIntStatusEx                                                      ROM_I2CMasterIntStatusEx
N#else
S#define MAP_I2CMasterIntStatusEx                                              \
S        I2CMasterIntStatusEx
X#define MAP_I2CMasterIntStatusEx                                                      I2CMasterIntStatusEx
N#endif
N#ifdef ROM_I2CMasterIntClearEx
N#define MAP_I2CMasterIntClearEx                                               \
N        ROM_I2CMasterIntClearEx
X#define MAP_I2CMasterIntClearEx                                                       ROM_I2CMasterIntClearEx
N#else
S#define MAP_I2CMasterIntClearEx                                               \
S        I2CMasterIntClearEx
X#define MAP_I2CMasterIntClearEx                                                       I2CMasterIntClearEx
N#endif
N#ifdef ROM_I2CMasterTimeoutSet
N#define MAP_I2CMasterTimeoutSet                                               \
N        ROM_I2CMasterTimeoutSet
X#define MAP_I2CMasterTimeoutSet                                                       ROM_I2CMasterTimeoutSet
N#else
S#define MAP_I2CMasterTimeoutSet                                               \
S        I2CMasterTimeoutSet
X#define MAP_I2CMasterTimeoutSet                                                       I2CMasterTimeoutSet
N#endif
N#ifdef ROM_I2CSlaveACKOverride
S#define MAP_I2CSlaveACKOverride                                               \
S        ROM_I2CSlaveACKOverride
X#define MAP_I2CSlaveACKOverride                                                       ROM_I2CSlaveACKOverride
N#else
N#define MAP_I2CSlaveACKOverride                                               \
N        I2CSlaveACKOverride
X#define MAP_I2CSlaveACKOverride                                                       I2CSlaveACKOverride
N#endif
N#ifdef ROM_I2CSlaveACKValueSet
S#define MAP_I2CSlaveACKValueSet                                               \
S        ROM_I2CSlaveACKValueSet
X#define MAP_I2CSlaveACKValueSet                                                       ROM_I2CSlaveACKValueSet
N#else
N#define MAP_I2CSlaveACKValueSet                                               \
N        I2CSlaveACKValueSet
X#define MAP_I2CSlaveACKValueSet                                                       I2CSlaveACKValueSet
N#endif
N#ifdef ROM_I2CSlaveAddressSet
S#define MAP_I2CSlaveAddressSet                                                \
S        ROM_I2CSlaveAddressSet
X#define MAP_I2CSlaveAddressSet                                                        ROM_I2CSlaveAddressSet
N#else
N#define MAP_I2CSlaveAddressSet                                                \
N        I2CSlaveAddressSet
X#define MAP_I2CSlaveAddressSet                                                        I2CSlaveAddressSet
N#endif
N#ifdef ROM_I2CMasterLineStateGet
N#define MAP_I2CMasterLineStateGet                                             \
N        ROM_I2CMasterLineStateGet
X#define MAP_I2CMasterLineStateGet                                                     ROM_I2CMasterLineStateGet
N#else
S#define MAP_I2CMasterLineStateGet                                             \
S        I2CMasterLineStateGet
X#define MAP_I2CMasterLineStateGet                                                     I2CMasterLineStateGet
N#endif
N#ifdef ROM_I2CTxFIFOConfigSet
S#define MAP_I2CTxFIFOConfigSet                                                \
S        ROM_I2CTxFIFOConfigSet
X#define MAP_I2CTxFIFOConfigSet                                                        ROM_I2CTxFIFOConfigSet
N#else
N#define MAP_I2CTxFIFOConfigSet                                                \
N        I2CTxFIFOConfigSet
X#define MAP_I2CTxFIFOConfigSet                                                        I2CTxFIFOConfigSet
N#endif
N#ifdef ROM_I2CTxFIFOFlush
S#define MAP_I2CTxFIFOFlush                                                    \
S        ROM_I2CTxFIFOFlush
X#define MAP_I2CTxFIFOFlush                                                            ROM_I2CTxFIFOFlush
N#else
N#define MAP_I2CTxFIFOFlush                                                    \
N        I2CTxFIFOFlush
X#define MAP_I2CTxFIFOFlush                                                            I2CTxFIFOFlush
N#endif
N#ifdef ROM_I2CRxFIFOConfigSet
S#define MAP_I2CRxFIFOConfigSet                                                \
S        ROM_I2CRxFIFOConfigSet
X#define MAP_I2CRxFIFOConfigSet                                                        ROM_I2CRxFIFOConfigSet
N#else
N#define MAP_I2CRxFIFOConfigSet                                                \
N        I2CRxFIFOConfigSet
X#define MAP_I2CRxFIFOConfigSet                                                        I2CRxFIFOConfigSet
N#endif
N#ifdef ROM_I2CRxFIFOFlush
S#define MAP_I2CRxFIFOFlush                                                    \
S        ROM_I2CRxFIFOFlush
X#define MAP_I2CRxFIFOFlush                                                            ROM_I2CRxFIFOFlush
N#else
N#define MAP_I2CRxFIFOFlush                                                    \
N        I2CRxFIFOFlush
X#define MAP_I2CRxFIFOFlush                                                            I2CRxFIFOFlush
N#endif
N#ifdef ROM_I2CFIFOStatus
S#define MAP_I2CFIFOStatus                                                     \
S        ROM_I2CFIFOStatus
X#define MAP_I2CFIFOStatus                                                             ROM_I2CFIFOStatus
N#else
N#define MAP_I2CFIFOStatus                                                     \
N        I2CFIFOStatus
X#define MAP_I2CFIFOStatus                                                             I2CFIFOStatus
N#endif
N#ifdef ROM_I2CFIFODataPut
S#define MAP_I2CFIFODataPut                                                    \
S        ROM_I2CFIFODataPut
X#define MAP_I2CFIFODataPut                                                            ROM_I2CFIFODataPut
N#else
N#define MAP_I2CFIFODataPut                                                    \
N        I2CFIFODataPut
X#define MAP_I2CFIFODataPut                                                            I2CFIFODataPut
N#endif
N#ifdef ROM_I2CFIFODataPutNonBlocking
S#define MAP_I2CFIFODataPutNonBlocking                                         \
S        ROM_I2CFIFODataPutNonBlocking
X#define MAP_I2CFIFODataPutNonBlocking                                                 ROM_I2CFIFODataPutNonBlocking
N#else
N#define MAP_I2CFIFODataPutNonBlocking                                         \
N        I2CFIFODataPutNonBlocking
X#define MAP_I2CFIFODataPutNonBlocking                                                 I2CFIFODataPutNonBlocking
N#endif
N#ifdef ROM_I2CFIFODataGet
S#define MAP_I2CFIFODataGet                                                    \
S        ROM_I2CFIFODataGet
X#define MAP_I2CFIFODataGet                                                            ROM_I2CFIFODataGet
N#else
N#define MAP_I2CFIFODataGet                                                    \
N        I2CFIFODataGet
X#define MAP_I2CFIFODataGet                                                            I2CFIFODataGet
N#endif
N#ifdef ROM_I2CFIFODataGetNonBlocking
S#define MAP_I2CFIFODataGetNonBlocking                                         \
S        ROM_I2CFIFODataGetNonBlocking
X#define MAP_I2CFIFODataGetNonBlocking                                                 ROM_I2CFIFODataGetNonBlocking
N#else
N#define MAP_I2CFIFODataGetNonBlocking                                         \
N        I2CFIFODataGetNonBlocking
X#define MAP_I2CFIFODataGetNonBlocking                                                 I2CFIFODataGetNonBlocking
N#endif
N#ifdef ROM_I2CMasterBurstLengthSet
S#define MAP_I2CMasterBurstLengthSet                                           \
S        ROM_I2CMasterBurstLengthSet
X#define MAP_I2CMasterBurstLengthSet                                                   ROM_I2CMasterBurstLengthSet
N#else
N#define MAP_I2CMasterBurstLengthSet                                           \
N        I2CMasterBurstLengthSet
X#define MAP_I2CMasterBurstLengthSet                                                   I2CMasterBurstLengthSet
N#endif
N#ifdef ROM_I2CMasterBurstCountGet
S#define MAP_I2CMasterBurstCountGet                                            \
S        ROM_I2CMasterBurstCountGet
X#define MAP_I2CMasterBurstCountGet                                                    ROM_I2CMasterBurstCountGet
N#else
N#define MAP_I2CMasterBurstCountGet                                            \
N        I2CMasterBurstCountGet
X#define MAP_I2CMasterBurstCountGet                                                    I2CMasterBurstCountGet
N#endif
N#ifdef ROM_I2CSlaveFIFODisable
S#define MAP_I2CSlaveFIFODisable                                               \
S        ROM_I2CSlaveFIFODisable
X#define MAP_I2CSlaveFIFODisable                                                       ROM_I2CSlaveFIFODisable
N#else
N#define MAP_I2CSlaveFIFODisable                                               \
N        I2CSlaveFIFODisable
X#define MAP_I2CSlaveFIFODisable                                                       I2CSlaveFIFODisable
N#endif
N#ifdef ROM_I2CSlaveFIFOEnable
S#define MAP_I2CSlaveFIFOEnable                                                \
S        ROM_I2CSlaveFIFOEnable
X#define MAP_I2CSlaveFIFOEnable                                                        ROM_I2CSlaveFIFOEnable
N#else
N#define MAP_I2CSlaveFIFOEnable                                                \
N        I2CSlaveFIFOEnable
X#define MAP_I2CSlaveFIFOEnable                                                        I2CSlaveFIFOEnable
N#endif
N#ifdef ROM_I2CMasterGlitchFilterConfigSet
S#define MAP_I2CMasterGlitchFilterConfigSet                                    \
S        ROM_I2CMasterGlitchFilterConfigSet
X#define MAP_I2CMasterGlitchFilterConfigSet                                            ROM_I2CMasterGlitchFilterConfigSet
N#else
N#define MAP_I2CMasterGlitchFilterConfigSet                                    \
N        I2CMasterGlitchFilterConfigSet
X#define MAP_I2CMasterGlitchFilterConfigSet                                            I2CMasterGlitchFilterConfigSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Interrupt API.
N//
N//*****************************************************************************
N#ifdef ROM_IntEnable
N#define MAP_IntEnable                                                         \
N        ROM_IntEnable
X#define MAP_IntEnable                                                                 ROM_IntEnable
N#else
S#define MAP_IntEnable                                                         \
S        IntEnable
X#define MAP_IntEnable                                                                 IntEnable
N#endif
N#ifdef ROM_IntMasterEnable
N#define MAP_IntMasterEnable                                                   \
N        ROM_IntMasterEnable
X#define MAP_IntMasterEnable                                                           ROM_IntMasterEnable
N#else
S#define MAP_IntMasterEnable                                                   \
S        IntMasterEnable
X#define MAP_IntMasterEnable                                                           IntMasterEnable
N#endif
N#ifdef ROM_IntMasterDisable
N#define MAP_IntMasterDisable                                                  \
N        ROM_IntMasterDisable
X#define MAP_IntMasterDisable                                                          ROM_IntMasterDisable
N#else
S#define MAP_IntMasterDisable                                                  \
S        IntMasterDisable
X#define MAP_IntMasterDisable                                                          IntMasterDisable
N#endif
N#ifdef ROM_IntDisable
N#define MAP_IntDisable                                                        \
N        ROM_IntDisable
X#define MAP_IntDisable                                                                ROM_IntDisable
N#else
S#define MAP_IntDisable                                                        \
S        IntDisable
X#define MAP_IntDisable                                                                IntDisable
N#endif
N#ifdef ROM_IntPriorityGroupingSet
N#define MAP_IntPriorityGroupingSet                                            \
N        ROM_IntPriorityGroupingSet
X#define MAP_IntPriorityGroupingSet                                                    ROM_IntPriorityGroupingSet
N#else
S#define MAP_IntPriorityGroupingSet                                            \
S        IntPriorityGroupingSet
X#define MAP_IntPriorityGroupingSet                                                    IntPriorityGroupingSet
N#endif
N#ifdef ROM_IntPriorityGroupingGet
N#define MAP_IntPriorityGroupingGet                                            \
N        ROM_IntPriorityGroupingGet
X#define MAP_IntPriorityGroupingGet                                                    ROM_IntPriorityGroupingGet
N#else
S#define MAP_IntPriorityGroupingGet                                            \
S        IntPriorityGroupingGet
X#define MAP_IntPriorityGroupingGet                                                    IntPriorityGroupingGet
N#endif
N#ifdef ROM_IntPrioritySet
N#define MAP_IntPrioritySet                                                    \
N        ROM_IntPrioritySet
X#define MAP_IntPrioritySet                                                            ROM_IntPrioritySet
N#else
S#define MAP_IntPrioritySet                                                    \
S        IntPrioritySet
X#define MAP_IntPrioritySet                                                            IntPrioritySet
N#endif
N#ifdef ROM_IntPriorityGet
N#define MAP_IntPriorityGet                                                    \
N        ROM_IntPriorityGet
X#define MAP_IntPriorityGet                                                            ROM_IntPriorityGet
N#else
S#define MAP_IntPriorityGet                                                    \
S        IntPriorityGet
X#define MAP_IntPriorityGet                                                            IntPriorityGet
N#endif
N#ifdef ROM_IntPendSet
N#define MAP_IntPendSet                                                        \
N        ROM_IntPendSet
X#define MAP_IntPendSet                                                                ROM_IntPendSet
N#else
S#define MAP_IntPendSet                                                        \
S        IntPendSet
X#define MAP_IntPendSet                                                                IntPendSet
N#endif
N#ifdef ROM_IntPendClear
N#define MAP_IntPendClear                                                      \
N        ROM_IntPendClear
X#define MAP_IntPendClear                                                              ROM_IntPendClear
N#else
S#define MAP_IntPendClear                                                      \
S        IntPendClear
X#define MAP_IntPendClear                                                              IntPendClear
N#endif
N#ifdef ROM_IntPriorityMaskSet
N#define MAP_IntPriorityMaskSet                                                \
N        ROM_IntPriorityMaskSet
X#define MAP_IntPriorityMaskSet                                                        ROM_IntPriorityMaskSet
N#else
S#define MAP_IntPriorityMaskSet                                                \
S        IntPriorityMaskSet
X#define MAP_IntPriorityMaskSet                                                        IntPriorityMaskSet
N#endif
N#ifdef ROM_IntPriorityMaskGet
N#define MAP_IntPriorityMaskGet                                                \
N        ROM_IntPriorityMaskGet
X#define MAP_IntPriorityMaskGet                                                        ROM_IntPriorityMaskGet
N#else
S#define MAP_IntPriorityMaskGet                                                \
S        IntPriorityMaskGet
X#define MAP_IntPriorityMaskGet                                                        IntPriorityMaskGet
N#endif
N#ifdef ROM_IntIsEnabled
N#define MAP_IntIsEnabled                                                      \
N        ROM_IntIsEnabled
X#define MAP_IntIsEnabled                                                              ROM_IntIsEnabled
N#else
S#define MAP_IntIsEnabled                                                      \
S        IntIsEnabled
X#define MAP_IntIsEnabled                                                              IntIsEnabled
N#endif
N#ifdef ROM_IntTrigger
S#define MAP_IntTrigger                                                        \
S        ROM_IntTrigger
X#define MAP_IntTrigger                                                                ROM_IntTrigger
N#else
N#define MAP_IntTrigger                                                        \
N        IntTrigger
X#define MAP_IntTrigger                                                                IntTrigger
N#endif
N
N//*****************************************************************************
N//
N// Macros for the LCD API.
N//
N//*****************************************************************************
N#ifdef ROM_LCDIntStatus
S#define MAP_LCDIntStatus                                                      \
S        ROM_LCDIntStatus
X#define MAP_LCDIntStatus                                                              ROM_LCDIntStatus
N#else
N#define MAP_LCDIntStatus                                                      \
N        LCDIntStatus
X#define MAP_LCDIntStatus                                                              LCDIntStatus
N#endif
N#ifdef ROM_LCDClockReset
S#define MAP_LCDClockReset                                                     \
S        ROM_LCDClockReset
X#define MAP_LCDClockReset                                                             ROM_LCDClockReset
N#else
N#define MAP_LCDClockReset                                                     \
N        LCDClockReset
X#define MAP_LCDClockReset                                                             LCDClockReset
N#endif
N#ifdef ROM_LCDDMAConfigSet
S#define MAP_LCDDMAConfigSet                                                   \
S        ROM_LCDDMAConfigSet
X#define MAP_LCDDMAConfigSet                                                           ROM_LCDDMAConfigSet
N#else
N#define MAP_LCDDMAConfigSet                                                   \
N        LCDDMAConfigSet
X#define MAP_LCDDMAConfigSet                                                           LCDDMAConfigSet
N#endif
N#ifdef ROM_LCDIDDCommandWrite
S#define MAP_LCDIDDCommandWrite                                                \
S        ROM_LCDIDDCommandWrite
X#define MAP_LCDIDDCommandWrite                                                        ROM_LCDIDDCommandWrite
N#else
N#define MAP_LCDIDDCommandWrite                                                \
N        LCDIDDCommandWrite
X#define MAP_LCDIDDCommandWrite                                                        LCDIDDCommandWrite
N#endif
N#ifdef ROM_LCDIDDConfigSet
S#define MAP_LCDIDDConfigSet                                                   \
S        ROM_LCDIDDConfigSet
X#define MAP_LCDIDDConfigSet                                                           ROM_LCDIDDConfigSet
N#else
N#define MAP_LCDIDDConfigSet                                                   \
N        LCDIDDConfigSet
X#define MAP_LCDIDDConfigSet                                                           LCDIDDConfigSet
N#endif
N#ifdef ROM_LCDIDDDataRead
S#define MAP_LCDIDDDataRead                                                    \
S        ROM_LCDIDDDataRead
X#define MAP_LCDIDDDataRead                                                            ROM_LCDIDDDataRead
N#else
N#define MAP_LCDIDDDataRead                                                    \
N        LCDIDDDataRead
X#define MAP_LCDIDDDataRead                                                            LCDIDDDataRead
N#endif
N#ifdef ROM_LCDIDDDataWrite
S#define MAP_LCDIDDDataWrite                                                   \
S        ROM_LCDIDDDataWrite
X#define MAP_LCDIDDDataWrite                                                           ROM_LCDIDDDataWrite
N#else
N#define MAP_LCDIDDDataWrite                                                   \
N        LCDIDDDataWrite
X#define MAP_LCDIDDDataWrite                                                           LCDIDDDataWrite
N#endif
N#ifdef ROM_LCDIDDDMADisable
S#define MAP_LCDIDDDMADisable                                                  \
S        ROM_LCDIDDDMADisable
X#define MAP_LCDIDDDMADisable                                                          ROM_LCDIDDDMADisable
N#else
N#define MAP_LCDIDDDMADisable                                                  \
N        LCDIDDDMADisable
X#define MAP_LCDIDDDMADisable                                                          LCDIDDDMADisable
N#endif
N#ifdef ROM_LCDIDDDMAWrite
S#define MAP_LCDIDDDMAWrite                                                    \
S        ROM_LCDIDDDMAWrite
X#define MAP_LCDIDDDMAWrite                                                            ROM_LCDIDDDMAWrite
N#else
N#define MAP_LCDIDDDMAWrite                                                    \
N        LCDIDDDMAWrite
X#define MAP_LCDIDDDMAWrite                                                            LCDIDDDMAWrite
N#endif
N#ifdef ROM_LCDIDDIndexedRead
S#define MAP_LCDIDDIndexedRead                                                 \
S        ROM_LCDIDDIndexedRead
X#define MAP_LCDIDDIndexedRead                                                         ROM_LCDIDDIndexedRead
N#else
N#define MAP_LCDIDDIndexedRead                                                 \
N        LCDIDDIndexedRead
X#define MAP_LCDIDDIndexedRead                                                         LCDIDDIndexedRead
N#endif
N#ifdef ROM_LCDIDDIndexedWrite
S#define MAP_LCDIDDIndexedWrite                                                \
S        ROM_LCDIDDIndexedWrite
X#define MAP_LCDIDDIndexedWrite                                                        ROM_LCDIDDIndexedWrite
N#else
N#define MAP_LCDIDDIndexedWrite                                                \
N        LCDIDDIndexedWrite
X#define MAP_LCDIDDIndexedWrite                                                        LCDIDDIndexedWrite
N#endif
N#ifdef ROM_LCDIDDStatusRead
S#define MAP_LCDIDDStatusRead                                                  \
S        ROM_LCDIDDStatusRead
X#define MAP_LCDIDDStatusRead                                                          ROM_LCDIDDStatusRead
N#else
N#define MAP_LCDIDDStatusRead                                                  \
N        LCDIDDStatusRead
X#define MAP_LCDIDDStatusRead                                                          LCDIDDStatusRead
N#endif
N#ifdef ROM_LCDIDDTimingSet
S#define MAP_LCDIDDTimingSet                                                   \
S        ROM_LCDIDDTimingSet
X#define MAP_LCDIDDTimingSet                                                           ROM_LCDIDDTimingSet
N#else
N#define MAP_LCDIDDTimingSet                                                   \
N        LCDIDDTimingSet
X#define MAP_LCDIDDTimingSet                                                           LCDIDDTimingSet
N#endif
N#ifdef ROM_LCDIntClear
S#define MAP_LCDIntClear                                                       \
S        ROM_LCDIntClear
X#define MAP_LCDIntClear                                                               ROM_LCDIntClear
N#else
N#define MAP_LCDIntClear                                                       \
N        LCDIntClear
X#define MAP_LCDIntClear                                                               LCDIntClear
N#endif
N#ifdef ROM_LCDIntDisable
S#define MAP_LCDIntDisable                                                     \
S        ROM_LCDIntDisable
X#define MAP_LCDIntDisable                                                             ROM_LCDIntDisable
N#else
N#define MAP_LCDIntDisable                                                     \
N        LCDIntDisable
X#define MAP_LCDIntDisable                                                             LCDIntDisable
N#endif
N#ifdef ROM_LCDIntEnable
S#define MAP_LCDIntEnable                                                      \
S        ROM_LCDIntEnable
X#define MAP_LCDIntEnable                                                              ROM_LCDIntEnable
N#else
N#define MAP_LCDIntEnable                                                      \
N        LCDIntEnable
X#define MAP_LCDIntEnable                                                              LCDIntEnable
N#endif
N#ifdef ROM_LCDModeSet
S#define MAP_LCDModeSet                                                        \
S        ROM_LCDModeSet
X#define MAP_LCDModeSet                                                                ROM_LCDModeSet
N#else
N#define MAP_LCDModeSet                                                        \
N        LCDModeSet
X#define MAP_LCDModeSet                                                                LCDModeSet
N#endif
N#ifdef ROM_LCDRasterACBiasIntCountSet
S#define MAP_LCDRasterACBiasIntCountSet                                        \
S        ROM_LCDRasterACBiasIntCountSet
X#define MAP_LCDRasterACBiasIntCountSet                                                ROM_LCDRasterACBiasIntCountSet
N#else
N#define MAP_LCDRasterACBiasIntCountSet                                        \
N        LCDRasterACBiasIntCountSet
X#define MAP_LCDRasterACBiasIntCountSet                                                LCDRasterACBiasIntCountSet
N#endif
N#ifdef ROM_LCDRasterConfigSet
S#define MAP_LCDRasterConfigSet                                                \
S        ROM_LCDRasterConfigSet
X#define MAP_LCDRasterConfigSet                                                        ROM_LCDRasterConfigSet
N#else
N#define MAP_LCDRasterConfigSet                                                \
N        LCDRasterConfigSet
X#define MAP_LCDRasterConfigSet                                                        LCDRasterConfigSet
N#endif
N#ifdef ROM_LCDRasterDisable
S#define MAP_LCDRasterDisable                                                  \
S        ROM_LCDRasterDisable
X#define MAP_LCDRasterDisable                                                          ROM_LCDRasterDisable
N#else
N#define MAP_LCDRasterDisable                                                  \
N        LCDRasterDisable
X#define MAP_LCDRasterDisable                                                          LCDRasterDisable
N#endif
N#ifdef ROM_LCDRasterEnable
S#define MAP_LCDRasterEnable                                                   \
S        ROM_LCDRasterEnable
X#define MAP_LCDRasterEnable                                                           ROM_LCDRasterEnable
N#else
N#define MAP_LCDRasterEnable                                                   \
N        LCDRasterEnable
X#define MAP_LCDRasterEnable                                                           LCDRasterEnable
N#endif
N#ifdef ROM_LCDRasterFrameBufferSet
S#define MAP_LCDRasterFrameBufferSet                                           \
S        ROM_LCDRasterFrameBufferSet
X#define MAP_LCDRasterFrameBufferSet                                                   ROM_LCDRasterFrameBufferSet
N#else
N#define MAP_LCDRasterFrameBufferSet                                           \
N        LCDRasterFrameBufferSet
X#define MAP_LCDRasterFrameBufferSet                                                   LCDRasterFrameBufferSet
N#endif
N#ifdef ROM_LCDRasterPaletteSet
S#define MAP_LCDRasterPaletteSet                                               \
S        ROM_LCDRasterPaletteSet
X#define MAP_LCDRasterPaletteSet                                                       ROM_LCDRasterPaletteSet
N#else
N#define MAP_LCDRasterPaletteSet                                               \
N        LCDRasterPaletteSet
X#define MAP_LCDRasterPaletteSet                                                       LCDRasterPaletteSet
N#endif
N#ifdef ROM_LCDRasterSubPanelConfigSet
S#define MAP_LCDRasterSubPanelConfigSet                                        \
S        ROM_LCDRasterSubPanelConfigSet
X#define MAP_LCDRasterSubPanelConfigSet                                                ROM_LCDRasterSubPanelConfigSet
N#else
N#define MAP_LCDRasterSubPanelConfigSet                                        \
N        LCDRasterSubPanelConfigSet
X#define MAP_LCDRasterSubPanelConfigSet                                                LCDRasterSubPanelConfigSet
N#endif
N#ifdef ROM_LCDRasterSubPanelDisable
S#define MAP_LCDRasterSubPanelDisable                                          \
S        ROM_LCDRasterSubPanelDisable
X#define MAP_LCDRasterSubPanelDisable                                                  ROM_LCDRasterSubPanelDisable
N#else
N#define MAP_LCDRasterSubPanelDisable                                          \
N        LCDRasterSubPanelDisable
X#define MAP_LCDRasterSubPanelDisable                                                  LCDRasterSubPanelDisable
N#endif
N#ifdef ROM_LCDRasterSubPanelEnable
S#define MAP_LCDRasterSubPanelEnable                                           \
S        ROM_LCDRasterSubPanelEnable
X#define MAP_LCDRasterSubPanelEnable                                                   ROM_LCDRasterSubPanelEnable
N#else
N#define MAP_LCDRasterSubPanelEnable                                           \
N        LCDRasterSubPanelEnable
X#define MAP_LCDRasterSubPanelEnable                                                   LCDRasterSubPanelEnable
N#endif
N#ifdef ROM_LCDRasterTimingSet
S#define MAP_LCDRasterTimingSet                                                \
S        ROM_LCDRasterTimingSet
X#define MAP_LCDRasterTimingSet                                                        ROM_LCDRasterTimingSet
N#else
N#define MAP_LCDRasterTimingSet                                                \
N        LCDRasterTimingSet
X#define MAP_LCDRasterTimingSet                                                        LCDRasterTimingSet
N#endif
N#ifdef ROM_LCDRasterEnabled
S#define MAP_LCDRasterEnabled                                                  \
S        ROM_LCDRasterEnabled
X#define MAP_LCDRasterEnabled                                                          ROM_LCDRasterEnabled
N#else
N#define MAP_LCDRasterEnabled                                                  \
N        LCDRasterEnabled
X#define MAP_LCDRasterEnabled                                                          LCDRasterEnabled
N#endif
N
N//*****************************************************************************
N//
N// Macros for the MPU API.
N//
N//*****************************************************************************
N#ifdef ROM_MPUEnable
N#define MAP_MPUEnable                                                         \
N        ROM_MPUEnable
X#define MAP_MPUEnable                                                                 ROM_MPUEnable
N#else
S#define MAP_MPUEnable                                                         \
S        MPUEnable
X#define MAP_MPUEnable                                                                 MPUEnable
N#endif
N#ifdef ROM_MPUDisable
N#define MAP_MPUDisable                                                        \
N        ROM_MPUDisable
X#define MAP_MPUDisable                                                                ROM_MPUDisable
N#else
S#define MAP_MPUDisable                                                        \
S        MPUDisable
X#define MAP_MPUDisable                                                                MPUDisable
N#endif
N#ifdef ROM_MPURegionCountGet
N#define MAP_MPURegionCountGet                                                 \
N        ROM_MPURegionCountGet
X#define MAP_MPURegionCountGet                                                         ROM_MPURegionCountGet
N#else
S#define MAP_MPURegionCountGet                                                 \
S        MPURegionCountGet
X#define MAP_MPURegionCountGet                                                         MPURegionCountGet
N#endif
N#ifdef ROM_MPURegionEnable
N#define MAP_MPURegionEnable                                                   \
N        ROM_MPURegionEnable
X#define MAP_MPURegionEnable                                                           ROM_MPURegionEnable
N#else
S#define MAP_MPURegionEnable                                                   \
S        MPURegionEnable
X#define MAP_MPURegionEnable                                                           MPURegionEnable
N#endif
N#ifdef ROM_MPURegionDisable
N#define MAP_MPURegionDisable                                                  \
N        ROM_MPURegionDisable
X#define MAP_MPURegionDisable                                                          ROM_MPURegionDisable
N#else
S#define MAP_MPURegionDisable                                                  \
S        MPURegionDisable
X#define MAP_MPURegionDisable                                                          MPURegionDisable
N#endif
N#ifdef ROM_MPURegionSet
N#define MAP_MPURegionSet                                                      \
N        ROM_MPURegionSet
X#define MAP_MPURegionSet                                                              ROM_MPURegionSet
N#else
S#define MAP_MPURegionSet                                                      \
S        MPURegionSet
X#define MAP_MPURegionSet                                                              MPURegionSet
N#endif
N#ifdef ROM_MPURegionGet
N#define MAP_MPURegionGet                                                      \
N        ROM_MPURegionGet
X#define MAP_MPURegionGet                                                              ROM_MPURegionGet
N#else
S#define MAP_MPURegionGet                                                      \
S        MPURegionGet
X#define MAP_MPURegionGet                                                              MPURegionGet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the OneWire API.
N//
N//*****************************************************************************
N#ifdef ROM_OneWireIntStatus
S#define MAP_OneWireIntStatus                                                  \
S        ROM_OneWireIntStatus
X#define MAP_OneWireIntStatus                                                          ROM_OneWireIntStatus
N#else
N#define MAP_OneWireIntStatus                                                  \
N        OneWireIntStatus
X#define MAP_OneWireIntStatus                                                          OneWireIntStatus
N#endif
N#ifdef ROM_OneWireBusReset
S#define MAP_OneWireBusReset                                                   \
S        ROM_OneWireBusReset
X#define MAP_OneWireBusReset                                                           ROM_OneWireBusReset
N#else
N#define MAP_OneWireBusReset                                                   \
N        OneWireBusReset
X#define MAP_OneWireBusReset                                                           OneWireBusReset
N#endif
N#ifdef ROM_OneWireBusStatus
S#define MAP_OneWireBusStatus                                                  \
S        ROM_OneWireBusStatus
X#define MAP_OneWireBusStatus                                                          ROM_OneWireBusStatus
N#else
N#define MAP_OneWireBusStatus                                                  \
N        OneWireBusStatus
X#define MAP_OneWireBusStatus                                                          OneWireBusStatus
N#endif
N#ifdef ROM_OneWireDataGet
S#define MAP_OneWireDataGet                                                    \
S        ROM_OneWireDataGet
X#define MAP_OneWireDataGet                                                            ROM_OneWireDataGet
N#else
N#define MAP_OneWireDataGet                                                    \
N        OneWireDataGet
X#define MAP_OneWireDataGet                                                            OneWireDataGet
N#endif
N#ifdef ROM_OneWireDataGetNonBlocking
S#define MAP_OneWireDataGetNonBlocking                                         \
S        ROM_OneWireDataGetNonBlocking
X#define MAP_OneWireDataGetNonBlocking                                                 ROM_OneWireDataGetNonBlocking
N#else
N#define MAP_OneWireDataGetNonBlocking                                         \
N        OneWireDataGetNonBlocking
X#define MAP_OneWireDataGetNonBlocking                                                 OneWireDataGetNonBlocking
N#endif
N#ifdef ROM_OneWireInit
S#define MAP_OneWireInit                                                       \
S        ROM_OneWireInit
X#define MAP_OneWireInit                                                               ROM_OneWireInit
N#else
N#define MAP_OneWireInit                                                       \
N        OneWireInit
X#define MAP_OneWireInit                                                               OneWireInit
N#endif
N#ifdef ROM_OneWireIntClear
S#define MAP_OneWireIntClear                                                   \
S        ROM_OneWireIntClear
X#define MAP_OneWireIntClear                                                           ROM_OneWireIntClear
N#else
N#define MAP_OneWireIntClear                                                   \
N        OneWireIntClear
X#define MAP_OneWireIntClear                                                           OneWireIntClear
N#endif
N#ifdef ROM_OneWireIntDisable
S#define MAP_OneWireIntDisable                                                 \
S        ROM_OneWireIntDisable
X#define MAP_OneWireIntDisable                                                         ROM_OneWireIntDisable
N#else
N#define MAP_OneWireIntDisable                                                 \
N        OneWireIntDisable
X#define MAP_OneWireIntDisable                                                         OneWireIntDisable
N#endif
N#ifdef ROM_OneWireIntEnable
S#define MAP_OneWireIntEnable                                                  \
S        ROM_OneWireIntEnable
X#define MAP_OneWireIntEnable                                                          ROM_OneWireIntEnable
N#else
N#define MAP_OneWireIntEnable                                                  \
N        OneWireIntEnable
X#define MAP_OneWireIntEnable                                                          OneWireIntEnable
N#endif
N#ifdef ROM_OneWireTransaction
S#define MAP_OneWireTransaction                                                \
S        ROM_OneWireTransaction
X#define MAP_OneWireTransaction                                                        ROM_OneWireTransaction
N#else
N#define MAP_OneWireTransaction                                                \
N        OneWireTransaction
X#define MAP_OneWireTransaction                                                        OneWireTransaction
N#endif
N#ifdef ROM_OneWireDMADisable
S#define MAP_OneWireDMADisable                                                 \
S        ROM_OneWireDMADisable
X#define MAP_OneWireDMADisable                                                         ROM_OneWireDMADisable
N#else
N#define MAP_OneWireDMADisable                                                 \
N        OneWireDMADisable
X#define MAP_OneWireDMADisable                                                         OneWireDMADisable
N#endif
N#ifdef ROM_OneWireDMAEnable
S#define MAP_OneWireDMAEnable                                                  \
S        ROM_OneWireDMAEnable
X#define MAP_OneWireDMAEnable                                                          ROM_OneWireDMAEnable
N#else
N#define MAP_OneWireDMAEnable                                                  \
N        OneWireDMAEnable
X#define MAP_OneWireDMAEnable                                                          OneWireDMAEnable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the PWM API.
N//
N//*****************************************************************************
N#ifdef ROM_PWMPulseWidthSet
N#define MAP_PWMPulseWidthSet                                                  \
N        ROM_PWMPulseWidthSet
X#define MAP_PWMPulseWidthSet                                                          ROM_PWMPulseWidthSet
N#else
S#define MAP_PWMPulseWidthSet                                                  \
S        PWMPulseWidthSet
X#define MAP_PWMPulseWidthSet                                                          PWMPulseWidthSet
N#endif
N#ifdef ROM_PWMGenConfigure
N#define MAP_PWMGenConfigure                                                   \
N        ROM_PWMGenConfigure
X#define MAP_PWMGenConfigure                                                           ROM_PWMGenConfigure
N#else
S#define MAP_PWMGenConfigure                                                   \
S        PWMGenConfigure
X#define MAP_PWMGenConfigure                                                           PWMGenConfigure
N#endif
N#ifdef ROM_PWMGenPeriodSet
N#define MAP_PWMGenPeriodSet                                                   \
N        ROM_PWMGenPeriodSet
X#define MAP_PWMGenPeriodSet                                                           ROM_PWMGenPeriodSet
N#else
S#define MAP_PWMGenPeriodSet                                                   \
S        PWMGenPeriodSet
X#define MAP_PWMGenPeriodSet                                                           PWMGenPeriodSet
N#endif
N#ifdef ROM_PWMGenPeriodGet
N#define MAP_PWMGenPeriodGet                                                   \
N        ROM_PWMGenPeriodGet
X#define MAP_PWMGenPeriodGet                                                           ROM_PWMGenPeriodGet
N#else
S#define MAP_PWMGenPeriodGet                                                   \
S        PWMGenPeriodGet
X#define MAP_PWMGenPeriodGet                                                           PWMGenPeriodGet
N#endif
N#ifdef ROM_PWMGenEnable
N#define MAP_PWMGenEnable                                                      \
N        ROM_PWMGenEnable
X#define MAP_PWMGenEnable                                                              ROM_PWMGenEnable
N#else
S#define MAP_PWMGenEnable                                                      \
S        PWMGenEnable
X#define MAP_PWMGenEnable                                                              PWMGenEnable
N#endif
N#ifdef ROM_PWMGenDisable
N#define MAP_PWMGenDisable                                                     \
N        ROM_PWMGenDisable
X#define MAP_PWMGenDisable                                                             ROM_PWMGenDisable
N#else
S#define MAP_PWMGenDisable                                                     \
S        PWMGenDisable
X#define MAP_PWMGenDisable                                                             PWMGenDisable
N#endif
N#ifdef ROM_PWMPulseWidthGet
N#define MAP_PWMPulseWidthGet                                                  \
N        ROM_PWMPulseWidthGet
X#define MAP_PWMPulseWidthGet                                                          ROM_PWMPulseWidthGet
N#else
S#define MAP_PWMPulseWidthGet                                                  \
S        PWMPulseWidthGet
X#define MAP_PWMPulseWidthGet                                                          PWMPulseWidthGet
N#endif
N#ifdef ROM_PWMDeadBandEnable
N#define MAP_PWMDeadBandEnable                                                 \
N        ROM_PWMDeadBandEnable
X#define MAP_PWMDeadBandEnable                                                         ROM_PWMDeadBandEnable
N#else
S#define MAP_PWMDeadBandEnable                                                 \
S        PWMDeadBandEnable
X#define MAP_PWMDeadBandEnable                                                         PWMDeadBandEnable
N#endif
N#ifdef ROM_PWMDeadBandDisable
N#define MAP_PWMDeadBandDisable                                                \
N        ROM_PWMDeadBandDisable
X#define MAP_PWMDeadBandDisable                                                        ROM_PWMDeadBandDisable
N#else
S#define MAP_PWMDeadBandDisable                                                \
S        PWMDeadBandDisable
X#define MAP_PWMDeadBandDisable                                                        PWMDeadBandDisable
N#endif
N#ifdef ROM_PWMSyncUpdate
N#define MAP_PWMSyncUpdate                                                     \
N        ROM_PWMSyncUpdate
X#define MAP_PWMSyncUpdate                                                             ROM_PWMSyncUpdate
N#else
S#define MAP_PWMSyncUpdate                                                     \
S        PWMSyncUpdate
X#define MAP_PWMSyncUpdate                                                             PWMSyncUpdate
N#endif
N#ifdef ROM_PWMSyncTimeBase
N#define MAP_PWMSyncTimeBase                                                   \
N        ROM_PWMSyncTimeBase
X#define MAP_PWMSyncTimeBase                                                           ROM_PWMSyncTimeBase
N#else
S#define MAP_PWMSyncTimeBase                                                   \
S        PWMSyncTimeBase
X#define MAP_PWMSyncTimeBase                                                           PWMSyncTimeBase
N#endif
N#ifdef ROM_PWMOutputState
N#define MAP_PWMOutputState                                                    \
N        ROM_PWMOutputState
X#define MAP_PWMOutputState                                                            ROM_PWMOutputState
N#else
S#define MAP_PWMOutputState                                                    \
S        PWMOutputState
X#define MAP_PWMOutputState                                                            PWMOutputState
N#endif
N#ifdef ROM_PWMOutputInvert
N#define MAP_PWMOutputInvert                                                   \
N        ROM_PWMOutputInvert
X#define MAP_PWMOutputInvert                                                           ROM_PWMOutputInvert
N#else
S#define MAP_PWMOutputInvert                                                   \
S        PWMOutputInvert
X#define MAP_PWMOutputInvert                                                           PWMOutputInvert
N#endif
N#ifdef ROM_PWMOutputFault
N#define MAP_PWMOutputFault                                                    \
N        ROM_PWMOutputFault
X#define MAP_PWMOutputFault                                                            ROM_PWMOutputFault
N#else
S#define MAP_PWMOutputFault                                                    \
S        PWMOutputFault
X#define MAP_PWMOutputFault                                                            PWMOutputFault
N#endif
N#ifdef ROM_PWMGenIntTrigEnable
N#define MAP_PWMGenIntTrigEnable                                               \
N        ROM_PWMGenIntTrigEnable
X#define MAP_PWMGenIntTrigEnable                                                       ROM_PWMGenIntTrigEnable
N#else
S#define MAP_PWMGenIntTrigEnable                                               \
S        PWMGenIntTrigEnable
X#define MAP_PWMGenIntTrigEnable                                                       PWMGenIntTrigEnable
N#endif
N#ifdef ROM_PWMGenIntTrigDisable
N#define MAP_PWMGenIntTrigDisable                                              \
N        ROM_PWMGenIntTrigDisable
X#define MAP_PWMGenIntTrigDisable                                                      ROM_PWMGenIntTrigDisable
N#else
S#define MAP_PWMGenIntTrigDisable                                              \
S        PWMGenIntTrigDisable
X#define MAP_PWMGenIntTrigDisable                                                      PWMGenIntTrigDisable
N#endif
N#ifdef ROM_PWMGenIntStatus
N#define MAP_PWMGenIntStatus                                                   \
N        ROM_PWMGenIntStatus
X#define MAP_PWMGenIntStatus                                                           ROM_PWMGenIntStatus
N#else
S#define MAP_PWMGenIntStatus                                                   \
S        PWMGenIntStatus
X#define MAP_PWMGenIntStatus                                                           PWMGenIntStatus
N#endif
N#ifdef ROM_PWMGenIntClear
N#define MAP_PWMGenIntClear                                                    \
N        ROM_PWMGenIntClear
X#define MAP_PWMGenIntClear                                                            ROM_PWMGenIntClear
N#else
S#define MAP_PWMGenIntClear                                                    \
S        PWMGenIntClear
X#define MAP_PWMGenIntClear                                                            PWMGenIntClear
N#endif
N#ifdef ROM_PWMIntEnable
N#define MAP_PWMIntEnable                                                      \
N        ROM_PWMIntEnable
X#define MAP_PWMIntEnable                                                              ROM_PWMIntEnable
N#else
S#define MAP_PWMIntEnable                                                      \
S        PWMIntEnable
X#define MAP_PWMIntEnable                                                              PWMIntEnable
N#endif
N#ifdef ROM_PWMIntDisable
N#define MAP_PWMIntDisable                                                     \
N        ROM_PWMIntDisable
X#define MAP_PWMIntDisable                                                             ROM_PWMIntDisable
N#else
S#define MAP_PWMIntDisable                                                     \
S        PWMIntDisable
X#define MAP_PWMIntDisable                                                             PWMIntDisable
N#endif
N#ifdef ROM_PWMFaultIntClear
N#define MAP_PWMFaultIntClear                                                  \
N        ROM_PWMFaultIntClear
X#define MAP_PWMFaultIntClear                                                          ROM_PWMFaultIntClear
N#else
S#define MAP_PWMFaultIntClear                                                  \
S        PWMFaultIntClear
X#define MAP_PWMFaultIntClear                                                          PWMFaultIntClear
N#endif
N#ifdef ROM_PWMIntStatus
N#define MAP_PWMIntStatus                                                      \
N        ROM_PWMIntStatus
X#define MAP_PWMIntStatus                                                              ROM_PWMIntStatus
N#else
S#define MAP_PWMIntStatus                                                      \
S        PWMIntStatus
X#define MAP_PWMIntStatus                                                              PWMIntStatus
N#endif
N#ifdef ROM_PWMOutputFaultLevel
N#define MAP_PWMOutputFaultLevel                                               \
N        ROM_PWMOutputFaultLevel
X#define MAP_PWMOutputFaultLevel                                                       ROM_PWMOutputFaultLevel
N#else
S#define MAP_PWMOutputFaultLevel                                               \
S        PWMOutputFaultLevel
X#define MAP_PWMOutputFaultLevel                                                       PWMOutputFaultLevel
N#endif
N#ifdef ROM_PWMFaultIntClearExt
N#define MAP_PWMFaultIntClearExt                                               \
N        ROM_PWMFaultIntClearExt
X#define MAP_PWMFaultIntClearExt                                                       ROM_PWMFaultIntClearExt
N#else
S#define MAP_PWMFaultIntClearExt                                               \
S        PWMFaultIntClearExt
X#define MAP_PWMFaultIntClearExt                                                       PWMFaultIntClearExt
N#endif
N#ifdef ROM_PWMGenFaultConfigure
N#define MAP_PWMGenFaultConfigure                                              \
N        ROM_PWMGenFaultConfigure
X#define MAP_PWMGenFaultConfigure                                                      ROM_PWMGenFaultConfigure
N#else
S#define MAP_PWMGenFaultConfigure                                              \
S        PWMGenFaultConfigure
X#define MAP_PWMGenFaultConfigure                                                      PWMGenFaultConfigure
N#endif
N#ifdef ROM_PWMGenFaultTriggerSet
N#define MAP_PWMGenFaultTriggerSet                                             \
N        ROM_PWMGenFaultTriggerSet
X#define MAP_PWMGenFaultTriggerSet                                                     ROM_PWMGenFaultTriggerSet
N#else
S#define MAP_PWMGenFaultTriggerSet                                             \
S        PWMGenFaultTriggerSet
X#define MAP_PWMGenFaultTriggerSet                                                     PWMGenFaultTriggerSet
N#endif
N#ifdef ROM_PWMGenFaultTriggerGet
N#define MAP_PWMGenFaultTriggerGet                                             \
N        ROM_PWMGenFaultTriggerGet
X#define MAP_PWMGenFaultTriggerGet                                                     ROM_PWMGenFaultTriggerGet
N#else
S#define MAP_PWMGenFaultTriggerGet                                             \
S        PWMGenFaultTriggerGet
X#define MAP_PWMGenFaultTriggerGet                                                     PWMGenFaultTriggerGet
N#endif
N#ifdef ROM_PWMGenFaultStatus
N#define MAP_PWMGenFaultStatus                                                 \
N        ROM_PWMGenFaultStatus
X#define MAP_PWMGenFaultStatus                                                         ROM_PWMGenFaultStatus
N#else
S#define MAP_PWMGenFaultStatus                                                 \
S        PWMGenFaultStatus
X#define MAP_PWMGenFaultStatus                                                         PWMGenFaultStatus
N#endif
N#ifdef ROM_PWMGenFaultClear
N#define MAP_PWMGenFaultClear                                                  \
N        ROM_PWMGenFaultClear
X#define MAP_PWMGenFaultClear                                                          ROM_PWMGenFaultClear
N#else
S#define MAP_PWMGenFaultClear                                                  \
S        PWMGenFaultClear
X#define MAP_PWMGenFaultClear                                                          PWMGenFaultClear
N#endif
N#ifdef ROM_PWMClockSet
S#define MAP_PWMClockSet                                                       \
S        ROM_PWMClockSet
X#define MAP_PWMClockSet                                                               ROM_PWMClockSet
N#else
N#define MAP_PWMClockSet                                                       \
N        PWMClockSet
X#define MAP_PWMClockSet                                                               PWMClockSet
N#endif
N#ifdef ROM_PWMClockGet
S#define MAP_PWMClockGet                                                       \
S        ROM_PWMClockGet
X#define MAP_PWMClockGet                                                               ROM_PWMClockGet
N#else
N#define MAP_PWMClockGet                                                       \
N        PWMClockGet
X#define MAP_PWMClockGet                                                               PWMClockGet
N#endif
N#ifdef ROM_PWMOutputUpdateMode
N#define MAP_PWMOutputUpdateMode                                               \
N        ROM_PWMOutputUpdateMode
X#define MAP_PWMOutputUpdateMode                                                       ROM_PWMOutputUpdateMode
N#else
S#define MAP_PWMOutputUpdateMode                                               \
S        PWMOutputUpdateMode
X#define MAP_PWMOutputUpdateMode                                                       PWMOutputUpdateMode
N#endif
N
N//*****************************************************************************
N//
N// Macros for the QEI API.
N//
N//*****************************************************************************
N#ifdef ROM_QEIPositionGet
N#define MAP_QEIPositionGet                                                    \
N        ROM_QEIPositionGet
X#define MAP_QEIPositionGet                                                            ROM_QEIPositionGet
N#else
S#define MAP_QEIPositionGet                                                    \
S        QEIPositionGet
X#define MAP_QEIPositionGet                                                            QEIPositionGet
N#endif
N#ifdef ROM_QEIEnable
N#define MAP_QEIEnable                                                         \
N        ROM_QEIEnable
X#define MAP_QEIEnable                                                                 ROM_QEIEnable
N#else
S#define MAP_QEIEnable                                                         \
S        QEIEnable
X#define MAP_QEIEnable                                                                 QEIEnable
N#endif
N#ifdef ROM_QEIDisable
N#define MAP_QEIDisable                                                        \
N        ROM_QEIDisable
X#define MAP_QEIDisable                                                                ROM_QEIDisable
N#else
S#define MAP_QEIDisable                                                        \
S        QEIDisable
X#define MAP_QEIDisable                                                                QEIDisable
N#endif
N#ifdef ROM_QEIConfigure
N#define MAP_QEIConfigure                                                      \
N        ROM_QEIConfigure
X#define MAP_QEIConfigure                                                              ROM_QEIConfigure
N#else
S#define MAP_QEIConfigure                                                      \
S        QEIConfigure
X#define MAP_QEIConfigure                                                              QEIConfigure
N#endif
N#ifdef ROM_QEIPositionSet
N#define MAP_QEIPositionSet                                                    \
N        ROM_QEIPositionSet
X#define MAP_QEIPositionSet                                                            ROM_QEIPositionSet
N#else
S#define MAP_QEIPositionSet                                                    \
S        QEIPositionSet
X#define MAP_QEIPositionSet                                                            QEIPositionSet
N#endif
N#ifdef ROM_QEIDirectionGet
N#define MAP_QEIDirectionGet                                                   \
N        ROM_QEIDirectionGet
X#define MAP_QEIDirectionGet                                                           ROM_QEIDirectionGet
N#else
S#define MAP_QEIDirectionGet                                                   \
S        QEIDirectionGet
X#define MAP_QEIDirectionGet                                                           QEIDirectionGet
N#endif
N#ifdef ROM_QEIErrorGet
N#define MAP_QEIErrorGet                                                       \
N        ROM_QEIErrorGet
X#define MAP_QEIErrorGet                                                               ROM_QEIErrorGet
N#else
S#define MAP_QEIErrorGet                                                       \
S        QEIErrorGet
X#define MAP_QEIErrorGet                                                               QEIErrorGet
N#endif
N#ifdef ROM_QEIVelocityEnable
N#define MAP_QEIVelocityEnable                                                 \
N        ROM_QEIVelocityEnable
X#define MAP_QEIVelocityEnable                                                         ROM_QEIVelocityEnable
N#else
S#define MAP_QEIVelocityEnable                                                 \
S        QEIVelocityEnable
X#define MAP_QEIVelocityEnable                                                         QEIVelocityEnable
N#endif
N#ifdef ROM_QEIVelocityDisable
N#define MAP_QEIVelocityDisable                                                \
N        ROM_QEIVelocityDisable
X#define MAP_QEIVelocityDisable                                                        ROM_QEIVelocityDisable
N#else
S#define MAP_QEIVelocityDisable                                                \
S        QEIVelocityDisable
X#define MAP_QEIVelocityDisable                                                        QEIVelocityDisable
N#endif
N#ifdef ROM_QEIVelocityConfigure
N#define MAP_QEIVelocityConfigure                                              \
N        ROM_QEIVelocityConfigure
X#define MAP_QEIVelocityConfigure                                                      ROM_QEIVelocityConfigure
N#else
S#define MAP_QEIVelocityConfigure                                              \
S        QEIVelocityConfigure
X#define MAP_QEIVelocityConfigure                                                      QEIVelocityConfigure
N#endif
N#ifdef ROM_QEIVelocityGet
N#define MAP_QEIVelocityGet                                                    \
N        ROM_QEIVelocityGet
X#define MAP_QEIVelocityGet                                                            ROM_QEIVelocityGet
N#else
S#define MAP_QEIVelocityGet                                                    \
S        QEIVelocityGet
X#define MAP_QEIVelocityGet                                                            QEIVelocityGet
N#endif
N#ifdef ROM_QEIIntEnable
N#define MAP_QEIIntEnable                                                      \
N        ROM_QEIIntEnable
X#define MAP_QEIIntEnable                                                              ROM_QEIIntEnable
N#else
S#define MAP_QEIIntEnable                                                      \
S        QEIIntEnable
X#define MAP_QEIIntEnable                                                              QEIIntEnable
N#endif
N#ifdef ROM_QEIIntDisable
N#define MAP_QEIIntDisable                                                     \
N        ROM_QEIIntDisable
X#define MAP_QEIIntDisable                                                             ROM_QEIIntDisable
N#else
S#define MAP_QEIIntDisable                                                     \
S        QEIIntDisable
X#define MAP_QEIIntDisable                                                             QEIIntDisable
N#endif
N#ifdef ROM_QEIIntStatus
N#define MAP_QEIIntStatus                                                      \
N        ROM_QEIIntStatus
X#define MAP_QEIIntStatus                                                              ROM_QEIIntStatus
N#else
S#define MAP_QEIIntStatus                                                      \
S        QEIIntStatus
X#define MAP_QEIIntStatus                                                              QEIIntStatus
N#endif
N#ifdef ROM_QEIIntClear
N#define MAP_QEIIntClear                                                       \
N        ROM_QEIIntClear
X#define MAP_QEIIntClear                                                               ROM_QEIIntClear
N#else
S#define MAP_QEIIntClear                                                       \
S        QEIIntClear
X#define MAP_QEIIntClear                                                               QEIIntClear
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SHAMD5 API.
N//
N//*****************************************************************************
N#ifdef ROM_SHAMD5IntStatus
S#define MAP_SHAMD5IntStatus                                                   \
S        ROM_SHAMD5IntStatus
X#define MAP_SHAMD5IntStatus                                                           ROM_SHAMD5IntStatus
N#else
N#define MAP_SHAMD5IntStatus                                                   \
N        SHAMD5IntStatus
X#define MAP_SHAMD5IntStatus                                                           SHAMD5IntStatus
N#endif
N#ifdef ROM_SHAMD5ConfigSet
S#define MAP_SHAMD5ConfigSet                                                   \
S        ROM_SHAMD5ConfigSet
X#define MAP_SHAMD5ConfigSet                                                           ROM_SHAMD5ConfigSet
N#else
N#define MAP_SHAMD5ConfigSet                                                   \
N        SHAMD5ConfigSet
X#define MAP_SHAMD5ConfigSet                                                           SHAMD5ConfigSet
N#endif
N#ifdef ROM_SHAMD5DataProcess
S#define MAP_SHAMD5DataProcess                                                 \
S        ROM_SHAMD5DataProcess
X#define MAP_SHAMD5DataProcess                                                         ROM_SHAMD5DataProcess
N#else
N#define MAP_SHAMD5DataProcess                                                 \
N        SHAMD5DataProcess
X#define MAP_SHAMD5DataProcess                                                         SHAMD5DataProcess
N#endif
N#ifdef ROM_SHAMD5DataWrite
S#define MAP_SHAMD5DataWrite                                                   \
S        ROM_SHAMD5DataWrite
X#define MAP_SHAMD5DataWrite                                                           ROM_SHAMD5DataWrite
N#else
N#define MAP_SHAMD5DataWrite                                                   \
N        SHAMD5DataWrite
X#define MAP_SHAMD5DataWrite                                                           SHAMD5DataWrite
N#endif
N#ifdef ROM_SHAMD5DataWriteNonBlocking
S#define MAP_SHAMD5DataWriteNonBlocking                                        \
S        ROM_SHAMD5DataWriteNonBlocking
X#define MAP_SHAMD5DataWriteNonBlocking                                                ROM_SHAMD5DataWriteNonBlocking
N#else
N#define MAP_SHAMD5DataWriteNonBlocking                                        \
N        SHAMD5DataWriteNonBlocking
X#define MAP_SHAMD5DataWriteNonBlocking                                                SHAMD5DataWriteNonBlocking
N#endif
N#ifdef ROM_SHAMD5DMADisable
S#define MAP_SHAMD5DMADisable                                                  \
S        ROM_SHAMD5DMADisable
X#define MAP_SHAMD5DMADisable                                                          ROM_SHAMD5DMADisable
N#else
N#define MAP_SHAMD5DMADisable                                                  \
N        SHAMD5DMADisable
X#define MAP_SHAMD5DMADisable                                                          SHAMD5DMADisable
N#endif
N#ifdef ROM_SHAMD5DMAEnable
S#define MAP_SHAMD5DMAEnable                                                   \
S        ROM_SHAMD5DMAEnable
X#define MAP_SHAMD5DMAEnable                                                           ROM_SHAMD5DMAEnable
N#else
N#define MAP_SHAMD5DMAEnable                                                   \
N        SHAMD5DMAEnable
X#define MAP_SHAMD5DMAEnable                                                           SHAMD5DMAEnable
N#endif
N#ifdef ROM_SHAMD5HashLengthSet
S#define MAP_SHAMD5HashLengthSet                                               \
S        ROM_SHAMD5HashLengthSet
X#define MAP_SHAMD5HashLengthSet                                                       ROM_SHAMD5HashLengthSet
N#else
N#define MAP_SHAMD5HashLengthSet                                               \
N        SHAMD5HashLengthSet
X#define MAP_SHAMD5HashLengthSet                                                       SHAMD5HashLengthSet
N#endif
N#ifdef ROM_SHAMD5HMACKeySet
S#define MAP_SHAMD5HMACKeySet                                                  \
S        ROM_SHAMD5HMACKeySet
X#define MAP_SHAMD5HMACKeySet                                                          ROM_SHAMD5HMACKeySet
N#else
N#define MAP_SHAMD5HMACKeySet                                                  \
N        SHAMD5HMACKeySet
X#define MAP_SHAMD5HMACKeySet                                                          SHAMD5HMACKeySet
N#endif
N#ifdef ROM_SHAMD5HMACPPKeyGenerate
S#define MAP_SHAMD5HMACPPKeyGenerate                                           \
S        ROM_SHAMD5HMACPPKeyGenerate
X#define MAP_SHAMD5HMACPPKeyGenerate                                                   ROM_SHAMD5HMACPPKeyGenerate
N#else
N#define MAP_SHAMD5HMACPPKeyGenerate                                           \
N        SHAMD5HMACPPKeyGenerate
X#define MAP_SHAMD5HMACPPKeyGenerate                                                   SHAMD5HMACPPKeyGenerate
N#endif
N#ifdef ROM_SHAMD5HMACPPKeySet
S#define MAP_SHAMD5HMACPPKeySet                                                \
S        ROM_SHAMD5HMACPPKeySet
X#define MAP_SHAMD5HMACPPKeySet                                                        ROM_SHAMD5HMACPPKeySet
N#else
N#define MAP_SHAMD5HMACPPKeySet                                                \
N        SHAMD5HMACPPKeySet
X#define MAP_SHAMD5HMACPPKeySet                                                        SHAMD5HMACPPKeySet
N#endif
N#ifdef ROM_SHAMD5HMACProcess
S#define MAP_SHAMD5HMACProcess                                                 \
S        ROM_SHAMD5HMACProcess
X#define MAP_SHAMD5HMACProcess                                                         ROM_SHAMD5HMACProcess
N#else
N#define MAP_SHAMD5HMACProcess                                                 \
N        SHAMD5HMACProcess
X#define MAP_SHAMD5HMACProcess                                                         SHAMD5HMACProcess
N#endif
N#ifdef ROM_SHAMD5IntClear
S#define MAP_SHAMD5IntClear                                                    \
S        ROM_SHAMD5IntClear
X#define MAP_SHAMD5IntClear                                                            ROM_SHAMD5IntClear
N#else
N#define MAP_SHAMD5IntClear                                                    \
N        SHAMD5IntClear
X#define MAP_SHAMD5IntClear                                                            SHAMD5IntClear
N#endif
N#ifdef ROM_SHAMD5IntDisable
S#define MAP_SHAMD5IntDisable                                                  \
S        ROM_SHAMD5IntDisable
X#define MAP_SHAMD5IntDisable                                                          ROM_SHAMD5IntDisable
N#else
N#define MAP_SHAMD5IntDisable                                                  \
N        SHAMD5IntDisable
X#define MAP_SHAMD5IntDisable                                                          SHAMD5IntDisable
N#endif
N#ifdef ROM_SHAMD5IntEnable
S#define MAP_SHAMD5IntEnable                                                   \
S        ROM_SHAMD5IntEnable
X#define MAP_SHAMD5IntEnable                                                           ROM_SHAMD5IntEnable
N#else
N#define MAP_SHAMD5IntEnable                                                   \
N        SHAMD5IntEnable
X#define MAP_SHAMD5IntEnable                                                           SHAMD5IntEnable
N#endif
N#ifdef ROM_SHAMD5Reset
S#define MAP_SHAMD5Reset                                                       \
S        ROM_SHAMD5Reset
X#define MAP_SHAMD5Reset                                                               ROM_SHAMD5Reset
N#else
N#define MAP_SHAMD5Reset                                                       \
N        SHAMD5Reset
X#define MAP_SHAMD5Reset                                                               SHAMD5Reset
N#endif
N#ifdef ROM_SHAMD5ResultRead
S#define MAP_SHAMD5ResultRead                                                  \
S        ROM_SHAMD5ResultRead
X#define MAP_SHAMD5ResultRead                                                          ROM_SHAMD5ResultRead
N#else
N#define MAP_SHAMD5ResultRead                                                  \
N        SHAMD5ResultRead
X#define MAP_SHAMD5ResultRead                                                          SHAMD5ResultRead
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SMBus API.
N//
N//*****************************************************************************
N#ifdef ROM_SMBusMasterIntProcess
N#define MAP_SMBusMasterIntProcess                                             \
N        ROM_SMBusMasterIntProcess
X#define MAP_SMBusMasterIntProcess                                                     ROM_SMBusMasterIntProcess
N#else
S#define MAP_SMBusMasterIntProcess                                             \
S        SMBusMasterIntProcess
X#define MAP_SMBusMasterIntProcess                                                     SMBusMasterIntProcess
N#endif
N#ifdef ROM_SMBusARPDisable
N#define MAP_SMBusARPDisable                                                   \
N        ROM_SMBusARPDisable
X#define MAP_SMBusARPDisable                                                           ROM_SMBusARPDisable
N#else
S#define MAP_SMBusARPDisable                                                   \
S        SMBusARPDisable
X#define MAP_SMBusARPDisable                                                           SMBusARPDisable
N#endif
N#ifdef ROM_SMBusARPEnable
N#define MAP_SMBusARPEnable                                                    \
N        ROM_SMBusARPEnable
X#define MAP_SMBusARPEnable                                                            ROM_SMBusARPEnable
N#else
S#define MAP_SMBusARPEnable                                                    \
S        SMBusARPEnable
X#define MAP_SMBusARPEnable                                                            SMBusARPEnable
N#endif
N#ifdef ROM_SMBusARPUDIDPacketDecode
N#define MAP_SMBusARPUDIDPacketDecode                                          \
N        ROM_SMBusARPUDIDPacketDecode
X#define MAP_SMBusARPUDIDPacketDecode                                                  ROM_SMBusARPUDIDPacketDecode
N#else
S#define MAP_SMBusARPUDIDPacketDecode                                          \
S        SMBusARPUDIDPacketDecode
X#define MAP_SMBusARPUDIDPacketDecode                                                  SMBusARPUDIDPacketDecode
N#endif
N#ifdef ROM_SMBusARPUDIDPacketEncode
N#define MAP_SMBusARPUDIDPacketEncode                                          \
N        ROM_SMBusARPUDIDPacketEncode
X#define MAP_SMBusARPUDIDPacketEncode                                                  ROM_SMBusARPUDIDPacketEncode
N#else
S#define MAP_SMBusARPUDIDPacketEncode                                          \
S        SMBusARPUDIDPacketEncode
X#define MAP_SMBusARPUDIDPacketEncode                                                  SMBusARPUDIDPacketEncode
N#endif
N#ifdef ROM_SMBusMasterARPAssignAddress
N#define MAP_SMBusMasterARPAssignAddress                                       \
N        ROM_SMBusMasterARPAssignAddress
X#define MAP_SMBusMasterARPAssignAddress                                               ROM_SMBusMasterARPAssignAddress
N#else
S#define MAP_SMBusMasterARPAssignAddress                                       \
S        SMBusMasterARPAssignAddress
X#define MAP_SMBusMasterARPAssignAddress                                               SMBusMasterARPAssignAddress
N#endif
N#ifdef ROM_SMBusMasterARPGetUDIDDir
N#define MAP_SMBusMasterARPGetUDIDDir                                          \
N        ROM_SMBusMasterARPGetUDIDDir
X#define MAP_SMBusMasterARPGetUDIDDir                                                  ROM_SMBusMasterARPGetUDIDDir
N#else
S#define MAP_SMBusMasterARPGetUDIDDir                                          \
S        SMBusMasterARPGetUDIDDir
X#define MAP_SMBusMasterARPGetUDIDDir                                                  SMBusMasterARPGetUDIDDir
N#endif
N#ifdef ROM_SMBusMasterARPGetUDIDGen
N#define MAP_SMBusMasterARPGetUDIDGen                                          \
N        ROM_SMBusMasterARPGetUDIDGen
X#define MAP_SMBusMasterARPGetUDIDGen                                                  ROM_SMBusMasterARPGetUDIDGen
N#else
S#define MAP_SMBusMasterARPGetUDIDGen                                          \
S        SMBusMasterARPGetUDIDGen
X#define MAP_SMBusMasterARPGetUDIDGen                                                  SMBusMasterARPGetUDIDGen
N#endif
N#ifdef ROM_SMBusMasterARPNotifyMaster
N#define MAP_SMBusMasterARPNotifyMaster                                        \
N        ROM_SMBusMasterARPNotifyMaster
X#define MAP_SMBusMasterARPNotifyMaster                                                ROM_SMBusMasterARPNotifyMaster
N#else
S#define MAP_SMBusMasterARPNotifyMaster                                        \
S        SMBusMasterARPNotifyMaster
X#define MAP_SMBusMasterARPNotifyMaster                                                SMBusMasterARPNotifyMaster
N#endif
N#ifdef ROM_SMBusMasterARPPrepareToARP
N#define MAP_SMBusMasterARPPrepareToARP                                        \
N        ROM_SMBusMasterARPPrepareToARP
X#define MAP_SMBusMasterARPPrepareToARP                                                ROM_SMBusMasterARPPrepareToARP
N#else
S#define MAP_SMBusMasterARPPrepareToARP                                        \
S        SMBusMasterARPPrepareToARP
X#define MAP_SMBusMasterARPPrepareToARP                                                SMBusMasterARPPrepareToARP
N#endif
N#ifdef ROM_SMBusMasterARPResetDeviceDir
N#define MAP_SMBusMasterARPResetDeviceDir                                      \
N        ROM_SMBusMasterARPResetDeviceDir
X#define MAP_SMBusMasterARPResetDeviceDir                                              ROM_SMBusMasterARPResetDeviceDir
N#else
S#define MAP_SMBusMasterARPResetDeviceDir                                      \
S        SMBusMasterARPResetDeviceDir
X#define MAP_SMBusMasterARPResetDeviceDir                                              SMBusMasterARPResetDeviceDir
N#endif
N#ifdef ROM_SMBusMasterARPResetDeviceGen
N#define MAP_SMBusMasterARPResetDeviceGen                                      \
N        ROM_SMBusMasterARPResetDeviceGen
X#define MAP_SMBusMasterARPResetDeviceGen                                              ROM_SMBusMasterARPResetDeviceGen
N#else
S#define MAP_SMBusMasterARPResetDeviceGen                                      \
S        SMBusMasterARPResetDeviceGen
X#define MAP_SMBusMasterARPResetDeviceGen                                              SMBusMasterARPResetDeviceGen
N#endif
N#ifdef ROM_SMBusMasterBlockProcessCall
N#define MAP_SMBusMasterBlockProcessCall                                       \
N        ROM_SMBusMasterBlockProcessCall
X#define MAP_SMBusMasterBlockProcessCall                                               ROM_SMBusMasterBlockProcessCall
N#else
S#define MAP_SMBusMasterBlockProcessCall                                       \
S        SMBusMasterBlockProcessCall
X#define MAP_SMBusMasterBlockProcessCall                                               SMBusMasterBlockProcessCall
N#endif
N#ifdef ROM_SMBusMasterBlockRead
N#define MAP_SMBusMasterBlockRead                                              \
N        ROM_SMBusMasterBlockRead
X#define MAP_SMBusMasterBlockRead                                                      ROM_SMBusMasterBlockRead
N#else
S#define MAP_SMBusMasterBlockRead                                              \
S        SMBusMasterBlockRead
X#define MAP_SMBusMasterBlockRead                                                      SMBusMasterBlockRead
N#endif
N#ifdef ROM_SMBusMasterBlockWrite
N#define MAP_SMBusMasterBlockWrite                                             \
N        ROM_SMBusMasterBlockWrite
X#define MAP_SMBusMasterBlockWrite                                                     ROM_SMBusMasterBlockWrite
N#else
S#define MAP_SMBusMasterBlockWrite                                             \
S        SMBusMasterBlockWrite
X#define MAP_SMBusMasterBlockWrite                                                     SMBusMasterBlockWrite
N#endif
N#ifdef ROM_SMBusMasterByteReceive
N#define MAP_SMBusMasterByteReceive                                            \
N        ROM_SMBusMasterByteReceive
X#define MAP_SMBusMasterByteReceive                                                    ROM_SMBusMasterByteReceive
N#else
S#define MAP_SMBusMasterByteReceive                                            \
S        SMBusMasterByteReceive
X#define MAP_SMBusMasterByteReceive                                                    SMBusMasterByteReceive
N#endif
N#ifdef ROM_SMBusMasterByteSend
N#define MAP_SMBusMasterByteSend                                               \
N        ROM_SMBusMasterByteSend
X#define MAP_SMBusMasterByteSend                                                       ROM_SMBusMasterByteSend
N#else
S#define MAP_SMBusMasterByteSend                                               \
S        SMBusMasterByteSend
X#define MAP_SMBusMasterByteSend                                                       SMBusMasterByteSend
N#endif
N#ifdef ROM_SMBusMasterByteWordRead
N#define MAP_SMBusMasterByteWordRead                                           \
N        ROM_SMBusMasterByteWordRead
X#define MAP_SMBusMasterByteWordRead                                                   ROM_SMBusMasterByteWordRead
N#else
S#define MAP_SMBusMasterByteWordRead                                           \
S        SMBusMasterByteWordRead
X#define MAP_SMBusMasterByteWordRead                                                   SMBusMasterByteWordRead
N#endif
N#ifdef ROM_SMBusMasterByteWordWrite
N#define MAP_SMBusMasterByteWordWrite                                          \
N        ROM_SMBusMasterByteWordWrite
X#define MAP_SMBusMasterByteWordWrite                                                  ROM_SMBusMasterByteWordWrite
N#else
S#define MAP_SMBusMasterByteWordWrite                                          \
S        SMBusMasterByteWordWrite
X#define MAP_SMBusMasterByteWordWrite                                                  SMBusMasterByteWordWrite
N#endif
N#ifdef ROM_SMBusMasterHostNotify
N#define MAP_SMBusMasterHostNotify                                             \
N        ROM_SMBusMasterHostNotify
X#define MAP_SMBusMasterHostNotify                                                     ROM_SMBusMasterHostNotify
N#else
S#define MAP_SMBusMasterHostNotify                                             \
S        SMBusMasterHostNotify
X#define MAP_SMBusMasterHostNotify                                                     SMBusMasterHostNotify
N#endif
N#ifdef ROM_SMBusMasterI2CRead
N#define MAP_SMBusMasterI2CRead                                                \
N        ROM_SMBusMasterI2CRead
X#define MAP_SMBusMasterI2CRead                                                        ROM_SMBusMasterI2CRead
N#else
S#define MAP_SMBusMasterI2CRead                                                \
S        SMBusMasterI2CRead
X#define MAP_SMBusMasterI2CRead                                                        SMBusMasterI2CRead
N#endif
N#ifdef ROM_SMBusMasterI2CWrite
N#define MAP_SMBusMasterI2CWrite                                               \
N        ROM_SMBusMasterI2CWrite
X#define MAP_SMBusMasterI2CWrite                                                       ROM_SMBusMasterI2CWrite
N#else
S#define MAP_SMBusMasterI2CWrite                                               \
S        SMBusMasterI2CWrite
X#define MAP_SMBusMasterI2CWrite                                                       SMBusMasterI2CWrite
N#endif
N#ifdef ROM_SMBusMasterI2CWriteRead
N#define MAP_SMBusMasterI2CWriteRead                                           \
N        ROM_SMBusMasterI2CWriteRead
X#define MAP_SMBusMasterI2CWriteRead                                                   ROM_SMBusMasterI2CWriteRead
N#else
S#define MAP_SMBusMasterI2CWriteRead                                           \
S        SMBusMasterI2CWriteRead
X#define MAP_SMBusMasterI2CWriteRead                                                   SMBusMasterI2CWriteRead
N#endif
N#ifdef ROM_SMBusMasterInit
N#define MAP_SMBusMasterInit                                                   \
N        ROM_SMBusMasterInit
X#define MAP_SMBusMasterInit                                                           ROM_SMBusMasterInit
N#else
S#define MAP_SMBusMasterInit                                                   \
S        SMBusMasterInit
X#define MAP_SMBusMasterInit                                                           SMBusMasterInit
N#endif
N#ifdef ROM_SMBusMasterIntEnable
N#define MAP_SMBusMasterIntEnable                                              \
N        ROM_SMBusMasterIntEnable
X#define MAP_SMBusMasterIntEnable                                                      ROM_SMBusMasterIntEnable
N#else
S#define MAP_SMBusMasterIntEnable                                              \
S        SMBusMasterIntEnable
X#define MAP_SMBusMasterIntEnable                                                      SMBusMasterIntEnable
N#endif
N#ifdef ROM_SMBusMasterProcessCall
N#define MAP_SMBusMasterProcessCall                                            \
N        ROM_SMBusMasterProcessCall
X#define MAP_SMBusMasterProcessCall                                                    ROM_SMBusMasterProcessCall
N#else
S#define MAP_SMBusMasterProcessCall                                            \
S        SMBusMasterProcessCall
X#define MAP_SMBusMasterProcessCall                                                    SMBusMasterProcessCall
N#endif
N#ifdef ROM_SMBusMasterQuickCommand
N#define MAP_SMBusMasterQuickCommand                                           \
N        ROM_SMBusMasterQuickCommand
X#define MAP_SMBusMasterQuickCommand                                                   ROM_SMBusMasterQuickCommand
N#else
S#define MAP_SMBusMasterQuickCommand                                           \
S        SMBusMasterQuickCommand
X#define MAP_SMBusMasterQuickCommand                                                   SMBusMasterQuickCommand
N#endif
N#ifdef ROM_SMBusPECDisable
N#define MAP_SMBusPECDisable                                                   \
N        ROM_SMBusPECDisable
X#define MAP_SMBusPECDisable                                                           ROM_SMBusPECDisable
N#else
S#define MAP_SMBusPECDisable                                                   \
S        SMBusPECDisable
X#define MAP_SMBusPECDisable                                                           SMBusPECDisable
N#endif
N#ifdef ROM_SMBusPECEnable
N#define MAP_SMBusPECEnable                                                    \
N        ROM_SMBusPECEnable
X#define MAP_SMBusPECEnable                                                            ROM_SMBusPECEnable
N#else
S#define MAP_SMBusPECEnable                                                    \
S        SMBusPECEnable
X#define MAP_SMBusPECEnable                                                            SMBusPECEnable
N#endif
N#ifdef ROM_SMBusRxPacketSizeGet
N#define MAP_SMBusRxPacketSizeGet                                              \
N        ROM_SMBusRxPacketSizeGet
X#define MAP_SMBusRxPacketSizeGet                                                      ROM_SMBusRxPacketSizeGet
N#else
S#define MAP_SMBusRxPacketSizeGet                                              \
S        SMBusRxPacketSizeGet
X#define MAP_SMBusRxPacketSizeGet                                                      SMBusRxPacketSizeGet
N#endif
N#ifdef ROM_SMBusSlaveACKSend
N#define MAP_SMBusSlaveACKSend                                                 \
N        ROM_SMBusSlaveACKSend
X#define MAP_SMBusSlaveACKSend                                                         ROM_SMBusSlaveACKSend
N#else
S#define MAP_SMBusSlaveACKSend                                                 \
S        SMBusSlaveACKSend
X#define MAP_SMBusSlaveACKSend                                                         SMBusSlaveACKSend
N#endif
N#ifdef ROM_SMBusSlaveAddressSet
N#define MAP_SMBusSlaveAddressSet                                              \
N        ROM_SMBusSlaveAddressSet
X#define MAP_SMBusSlaveAddressSet                                                      ROM_SMBusSlaveAddressSet
N#else
S#define MAP_SMBusSlaveAddressSet                                              \
S        SMBusSlaveAddressSet
X#define MAP_SMBusSlaveAddressSet                                                      SMBusSlaveAddressSet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagARGet
N#define MAP_SMBusSlaveARPFlagARGet                                            \
N        ROM_SMBusSlaveARPFlagARGet
X#define MAP_SMBusSlaveARPFlagARGet                                                    ROM_SMBusSlaveARPFlagARGet
N#else
S#define MAP_SMBusSlaveARPFlagARGet                                            \
S        SMBusSlaveARPFlagARGet
X#define MAP_SMBusSlaveARPFlagARGet                                                    SMBusSlaveARPFlagARGet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagARSet
N#define MAP_SMBusSlaveARPFlagARSet                                            \
N        ROM_SMBusSlaveARPFlagARSet
X#define MAP_SMBusSlaveARPFlagARSet                                                    ROM_SMBusSlaveARPFlagARSet
N#else
S#define MAP_SMBusSlaveARPFlagARSet                                            \
S        SMBusSlaveARPFlagARSet
X#define MAP_SMBusSlaveARPFlagARSet                                                    SMBusSlaveARPFlagARSet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagAVGet
N#define MAP_SMBusSlaveARPFlagAVGet                                            \
N        ROM_SMBusSlaveARPFlagAVGet
X#define MAP_SMBusSlaveARPFlagAVGet                                                    ROM_SMBusSlaveARPFlagAVGet
N#else
S#define MAP_SMBusSlaveARPFlagAVGet                                            \
S        SMBusSlaveARPFlagAVGet
X#define MAP_SMBusSlaveARPFlagAVGet                                                    SMBusSlaveARPFlagAVGet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagAVSet
N#define MAP_SMBusSlaveARPFlagAVSet                                            \
N        ROM_SMBusSlaveARPFlagAVSet
X#define MAP_SMBusSlaveARPFlagAVSet                                                    ROM_SMBusSlaveARPFlagAVSet
N#else
S#define MAP_SMBusSlaveARPFlagAVSet                                            \
S        SMBusSlaveARPFlagAVSet
X#define MAP_SMBusSlaveARPFlagAVSet                                                    SMBusSlaveARPFlagAVSet
N#endif
N#ifdef ROM_SMBusSlaveBlockTransferDisable
N#define MAP_SMBusSlaveBlockTransferDisable                                    \
N        ROM_SMBusSlaveBlockTransferDisable
X#define MAP_SMBusSlaveBlockTransferDisable                                            ROM_SMBusSlaveBlockTransferDisable
N#else
S#define MAP_SMBusSlaveBlockTransferDisable                                    \
S        SMBusSlaveBlockTransferDisable
X#define MAP_SMBusSlaveBlockTransferDisable                                            SMBusSlaveBlockTransferDisable
N#endif
N#ifdef ROM_SMBusSlaveBlockTransferEnable
N#define MAP_SMBusSlaveBlockTransferEnable                                     \
N        ROM_SMBusSlaveBlockTransferEnable
X#define MAP_SMBusSlaveBlockTransferEnable                                             ROM_SMBusSlaveBlockTransferEnable
N#else
S#define MAP_SMBusSlaveBlockTransferEnable                                     \
S        SMBusSlaveBlockTransferEnable
X#define MAP_SMBusSlaveBlockTransferEnable                                             SMBusSlaveBlockTransferEnable
N#endif
N#ifdef ROM_SMBusSlaveCommandGet
N#define MAP_SMBusSlaveCommandGet                                              \
N        ROM_SMBusSlaveCommandGet
X#define MAP_SMBusSlaveCommandGet                                                      ROM_SMBusSlaveCommandGet
N#else
S#define MAP_SMBusSlaveCommandGet                                              \
S        SMBusSlaveCommandGet
X#define MAP_SMBusSlaveCommandGet                                                      SMBusSlaveCommandGet
N#endif
N#ifdef ROM_SMBusSlaveI2CDisable
N#define MAP_SMBusSlaveI2CDisable                                              \
N        ROM_SMBusSlaveI2CDisable
X#define MAP_SMBusSlaveI2CDisable                                                      ROM_SMBusSlaveI2CDisable
N#else
S#define MAP_SMBusSlaveI2CDisable                                              \
S        SMBusSlaveI2CDisable
X#define MAP_SMBusSlaveI2CDisable                                                      SMBusSlaveI2CDisable
N#endif
N#ifdef ROM_SMBusSlaveI2CEnable
N#define MAP_SMBusSlaveI2CEnable                                               \
N        ROM_SMBusSlaveI2CEnable
X#define MAP_SMBusSlaveI2CEnable                                                       ROM_SMBusSlaveI2CEnable
N#else
S#define MAP_SMBusSlaveI2CEnable                                               \
S        SMBusSlaveI2CEnable
X#define MAP_SMBusSlaveI2CEnable                                                       SMBusSlaveI2CEnable
N#endif
N#ifdef ROM_SMBusSlaveInit
N#define MAP_SMBusSlaveInit                                                    \
N        ROM_SMBusSlaveInit
X#define MAP_SMBusSlaveInit                                                            ROM_SMBusSlaveInit
N#else
S#define MAP_SMBusSlaveInit                                                    \
S        SMBusSlaveInit
X#define MAP_SMBusSlaveInit                                                            SMBusSlaveInit
N#endif
N#ifdef ROM_SMBusSlaveIntAddressGet
N#define MAP_SMBusSlaveIntAddressGet                                           \
N        ROM_SMBusSlaveIntAddressGet
X#define MAP_SMBusSlaveIntAddressGet                                                   ROM_SMBusSlaveIntAddressGet
N#else
S#define MAP_SMBusSlaveIntAddressGet                                           \
S        SMBusSlaveIntAddressGet
X#define MAP_SMBusSlaveIntAddressGet                                                   SMBusSlaveIntAddressGet
N#endif
N#ifdef ROM_SMBusSlaveIntEnable
N#define MAP_SMBusSlaveIntEnable                                               \
N        ROM_SMBusSlaveIntEnable
X#define MAP_SMBusSlaveIntEnable                                                       ROM_SMBusSlaveIntEnable
N#else
S#define MAP_SMBusSlaveIntEnable                                               \
S        SMBusSlaveIntEnable
X#define MAP_SMBusSlaveIntEnable                                                       SMBusSlaveIntEnable
N#endif
N#ifdef ROM_SMBusSlaveIntProcess
N#define MAP_SMBusSlaveIntProcess                                              \
N        ROM_SMBusSlaveIntProcess
X#define MAP_SMBusSlaveIntProcess                                                      ROM_SMBusSlaveIntProcess
N#else
S#define MAP_SMBusSlaveIntProcess                                              \
S        SMBusSlaveIntProcess
X#define MAP_SMBusSlaveIntProcess                                                      SMBusSlaveIntProcess
N#endif
N#ifdef ROM_SMBusSlaveManualACKDisable
N#define MAP_SMBusSlaveManualACKDisable                                        \
N        ROM_SMBusSlaveManualACKDisable
X#define MAP_SMBusSlaveManualACKDisable                                                ROM_SMBusSlaveManualACKDisable
N#else
S#define MAP_SMBusSlaveManualACKDisable                                        \
S        SMBusSlaveManualACKDisable
X#define MAP_SMBusSlaveManualACKDisable                                                SMBusSlaveManualACKDisable
N#endif
N#ifdef ROM_SMBusSlaveManualACKEnable
N#define MAP_SMBusSlaveManualACKEnable                                         \
N        ROM_SMBusSlaveManualACKEnable
X#define MAP_SMBusSlaveManualACKEnable                                                 ROM_SMBusSlaveManualACKEnable
N#else
S#define MAP_SMBusSlaveManualACKEnable                                         \
S        SMBusSlaveManualACKEnable
X#define MAP_SMBusSlaveManualACKEnable                                                 SMBusSlaveManualACKEnable
N#endif
N#ifdef ROM_SMBusSlaveManualACKStatusGet
N#define MAP_SMBusSlaveManualACKStatusGet                                      \
N        ROM_SMBusSlaveManualACKStatusGet
X#define MAP_SMBusSlaveManualACKStatusGet                                              ROM_SMBusSlaveManualACKStatusGet
N#else
S#define MAP_SMBusSlaveManualACKStatusGet                                      \
S        SMBusSlaveManualACKStatusGet
X#define MAP_SMBusSlaveManualACKStatusGet                                              SMBusSlaveManualACKStatusGet
N#endif
N#ifdef ROM_SMBusSlaveProcessCallDisable
N#define MAP_SMBusSlaveProcessCallDisable                                      \
N        ROM_SMBusSlaveProcessCallDisable
X#define MAP_SMBusSlaveProcessCallDisable                                              ROM_SMBusSlaveProcessCallDisable
N#else
S#define MAP_SMBusSlaveProcessCallDisable                                      \
S        SMBusSlaveProcessCallDisable
X#define MAP_SMBusSlaveProcessCallDisable                                              SMBusSlaveProcessCallDisable
N#endif
N#ifdef ROM_SMBusSlaveProcessCallEnable
N#define MAP_SMBusSlaveProcessCallEnable                                       \
N        ROM_SMBusSlaveProcessCallEnable
X#define MAP_SMBusSlaveProcessCallEnable                                               ROM_SMBusSlaveProcessCallEnable
N#else
S#define MAP_SMBusSlaveProcessCallEnable                                       \
S        SMBusSlaveProcessCallEnable
X#define MAP_SMBusSlaveProcessCallEnable                                               SMBusSlaveProcessCallEnable
N#endif
N#ifdef ROM_SMBusSlaveRxBufferSet
N#define MAP_SMBusSlaveRxBufferSet                                             \
N        ROM_SMBusSlaveRxBufferSet
X#define MAP_SMBusSlaveRxBufferSet                                                     ROM_SMBusSlaveRxBufferSet
N#else
S#define MAP_SMBusSlaveRxBufferSet                                             \
S        SMBusSlaveRxBufferSet
X#define MAP_SMBusSlaveRxBufferSet                                                     SMBusSlaveRxBufferSet
N#endif
N#ifdef ROM_SMBusSlaveTransferInit
N#define MAP_SMBusSlaveTransferInit                                            \
N        ROM_SMBusSlaveTransferInit
X#define MAP_SMBusSlaveTransferInit                                                    ROM_SMBusSlaveTransferInit
N#else
S#define MAP_SMBusSlaveTransferInit                                            \
S        SMBusSlaveTransferInit
X#define MAP_SMBusSlaveTransferInit                                                    SMBusSlaveTransferInit
N#endif
N#ifdef ROM_SMBusSlaveTxBufferSet
N#define MAP_SMBusSlaveTxBufferSet                                             \
N        ROM_SMBusSlaveTxBufferSet
X#define MAP_SMBusSlaveTxBufferSet                                                     ROM_SMBusSlaveTxBufferSet
N#else
S#define MAP_SMBusSlaveTxBufferSet                                             \
S        SMBusSlaveTxBufferSet
X#define MAP_SMBusSlaveTxBufferSet                                                     SMBusSlaveTxBufferSet
N#endif
N#ifdef ROM_SMBusSlaveUDIDSet
N#define MAP_SMBusSlaveUDIDSet                                                 \
N        ROM_SMBusSlaveUDIDSet
X#define MAP_SMBusSlaveUDIDSet                                                         ROM_SMBusSlaveUDIDSet
N#else
S#define MAP_SMBusSlaveUDIDSet                                                 \
S        SMBusSlaveUDIDSet
X#define MAP_SMBusSlaveUDIDSet                                                         SMBusSlaveUDIDSet
N#endif
N#ifdef ROM_SMBusStatusGet
N#define MAP_SMBusStatusGet                                                    \
N        ROM_SMBusStatusGet
X#define MAP_SMBusStatusGet                                                            ROM_SMBusStatusGet
N#else
S#define MAP_SMBusStatusGet                                                    \
S        SMBusStatusGet
X#define MAP_SMBusStatusGet                                                            SMBusStatusGet
N#endif
N#ifdef ROM_SMBusSlaveDataSend
N#define MAP_SMBusSlaveDataSend                                                \
N        ROM_SMBusSlaveDataSend
X#define MAP_SMBusSlaveDataSend                                                        ROM_SMBusSlaveDataSend
N#else
S#define MAP_SMBusSlaveDataSend                                                \
S        SMBusSlaveDataSend
X#define MAP_SMBusSlaveDataSend                                                        SMBusSlaveDataSend
N#endif
N#ifdef ROM_SMBusFIFOEnable
S#define MAP_SMBusFIFOEnable                                                   \
S        ROM_SMBusFIFOEnable
X#define MAP_SMBusFIFOEnable                                                           ROM_SMBusFIFOEnable
N#else
N#define MAP_SMBusFIFOEnable                                                   \
N        SMBusFIFOEnable
X#define MAP_SMBusFIFOEnable                                                           SMBusFIFOEnable
N#endif
N#ifdef ROM_SMBusFIFODisable
S#define MAP_SMBusFIFODisable                                                  \
S        ROM_SMBusFIFODisable
X#define MAP_SMBusFIFODisable                                                          ROM_SMBusFIFODisable
N#else
N#define MAP_SMBusFIFODisable                                                  \
N        SMBusFIFODisable
X#define MAP_SMBusFIFODisable                                                          SMBusFIFODisable
N#endif
N#ifdef ROM_SMBusDMAEnable
S#define MAP_SMBusDMAEnable                                                    \
S        ROM_SMBusDMAEnable
X#define MAP_SMBusDMAEnable                                                            ROM_SMBusDMAEnable
N#else
N#define MAP_SMBusDMAEnable                                                    \
N        SMBusDMAEnable
X#define MAP_SMBusDMAEnable                                                            SMBusDMAEnable
N#endif
N#ifdef ROM_SMBusDMADisable
S#define MAP_SMBusDMADisable                                                   \
S        ROM_SMBusDMADisable
X#define MAP_SMBusDMADisable                                                           ROM_SMBusDMADisable
N#else
N#define MAP_SMBusDMADisable                                                   \
N        SMBusDMADisable
X#define MAP_SMBusDMADisable                                                           SMBusDMADisable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SPIFlash API.
N//
N//*****************************************************************************
N#ifdef ROM_SPIFlashIntHandler
S#define MAP_SPIFlashIntHandler                                                \
S        ROM_SPIFlashIntHandler
X#define MAP_SPIFlashIntHandler                                                        ROM_SPIFlashIntHandler
N#else
N#define MAP_SPIFlashIntHandler                                                \
N        SPIFlashIntHandler
X#define MAP_SPIFlashIntHandler                                                        SPIFlashIntHandler
N#endif
N#ifdef ROM_SPIFlashInit
S#define MAP_SPIFlashInit                                                      \
S        ROM_SPIFlashInit
X#define MAP_SPIFlashInit                                                              ROM_SPIFlashInit
N#else
N#define MAP_SPIFlashInit                                                      \
N        SPIFlashInit
X#define MAP_SPIFlashInit                                                              SPIFlashInit
N#endif
N#ifdef ROM_SPIFlashWriteStatus
S#define MAP_SPIFlashWriteStatus                                               \
S        ROM_SPIFlashWriteStatus
X#define MAP_SPIFlashWriteStatus                                                       ROM_SPIFlashWriteStatus
N#else
N#define MAP_SPIFlashWriteStatus                                               \
N        SPIFlashWriteStatus
X#define MAP_SPIFlashWriteStatus                                                       SPIFlashWriteStatus
N#endif
N#ifdef ROM_SPIFlashPageProgram
S#define MAP_SPIFlashPageProgram                                               \
S        ROM_SPIFlashPageProgram
X#define MAP_SPIFlashPageProgram                                                       ROM_SPIFlashPageProgram
N#else
N#define MAP_SPIFlashPageProgram                                               \
N        SPIFlashPageProgram
X#define MAP_SPIFlashPageProgram                                                       SPIFlashPageProgram
N#endif
N#ifdef ROM_SPIFlashPageProgramNonBlocking
S#define MAP_SPIFlashPageProgramNonBlocking                                    \
S        ROM_SPIFlashPageProgramNonBlocking
X#define MAP_SPIFlashPageProgramNonBlocking                                            ROM_SPIFlashPageProgramNonBlocking
N#else
N#define MAP_SPIFlashPageProgramNonBlocking                                    \
N        SPIFlashPageProgramNonBlocking
X#define MAP_SPIFlashPageProgramNonBlocking                                            SPIFlashPageProgramNonBlocking
N#endif
N#ifdef ROM_SPIFlashRead
S#define MAP_SPIFlashRead                                                      \
S        ROM_SPIFlashRead
X#define MAP_SPIFlashRead                                                              ROM_SPIFlashRead
N#else
N#define MAP_SPIFlashRead                                                      \
N        SPIFlashRead
X#define MAP_SPIFlashRead                                                              SPIFlashRead
N#endif
N#ifdef ROM_SPIFlashReadNonBlocking
S#define MAP_SPIFlashReadNonBlocking                                           \
S        ROM_SPIFlashReadNonBlocking
X#define MAP_SPIFlashReadNonBlocking                                                   ROM_SPIFlashReadNonBlocking
N#else
N#define MAP_SPIFlashReadNonBlocking                                           \
N        SPIFlashReadNonBlocking
X#define MAP_SPIFlashReadNonBlocking                                                   SPIFlashReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashWriteDisable
S#define MAP_SPIFlashWriteDisable                                              \
S        ROM_SPIFlashWriteDisable
X#define MAP_SPIFlashWriteDisable                                                      ROM_SPIFlashWriteDisable
N#else
N#define MAP_SPIFlashWriteDisable                                              \
N        SPIFlashWriteDisable
X#define MAP_SPIFlashWriteDisable                                                      SPIFlashWriteDisable
N#endif
N#ifdef ROM_SPIFlashReadStatus
S#define MAP_SPIFlashReadStatus                                                \
S        ROM_SPIFlashReadStatus
X#define MAP_SPIFlashReadStatus                                                        ROM_SPIFlashReadStatus
N#else
N#define MAP_SPIFlashReadStatus                                                \
N        SPIFlashReadStatus
X#define MAP_SPIFlashReadStatus                                                        SPIFlashReadStatus
N#endif
N#ifdef ROM_SPIFlashWriteEnable
S#define MAP_SPIFlashWriteEnable                                               \
S        ROM_SPIFlashWriteEnable
X#define MAP_SPIFlashWriteEnable                                                       ROM_SPIFlashWriteEnable
N#else
N#define MAP_SPIFlashWriteEnable                                               \
N        SPIFlashWriteEnable
X#define MAP_SPIFlashWriteEnable                                                       SPIFlashWriteEnable
N#endif
N#ifdef ROM_SPIFlashFastRead
S#define MAP_SPIFlashFastRead                                                  \
S        ROM_SPIFlashFastRead
X#define MAP_SPIFlashFastRead                                                          ROM_SPIFlashFastRead
N#else
N#define MAP_SPIFlashFastRead                                                  \
N        SPIFlashFastRead
X#define MAP_SPIFlashFastRead                                                          SPIFlashFastRead
N#endif
N#ifdef ROM_SPIFlashFastReadNonBlocking
S#define MAP_SPIFlashFastReadNonBlocking                                       \
S        ROM_SPIFlashFastReadNonBlocking
X#define MAP_SPIFlashFastReadNonBlocking                                               ROM_SPIFlashFastReadNonBlocking
N#else
N#define MAP_SPIFlashFastReadNonBlocking                                       \
N        SPIFlashFastReadNonBlocking
X#define MAP_SPIFlashFastReadNonBlocking                                               SPIFlashFastReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashSectorErase
S#define MAP_SPIFlashSectorErase                                               \
S        ROM_SPIFlashSectorErase
X#define MAP_SPIFlashSectorErase                                                       ROM_SPIFlashSectorErase
N#else
N#define MAP_SPIFlashSectorErase                                               \
N        SPIFlashSectorErase
X#define MAP_SPIFlashSectorErase                                                       SPIFlashSectorErase
N#endif
N#ifdef ROM_SPIFlashDualRead
S#define MAP_SPIFlashDualRead                                                  \
S        ROM_SPIFlashDualRead
X#define MAP_SPIFlashDualRead                                                          ROM_SPIFlashDualRead
N#else
N#define MAP_SPIFlashDualRead                                                  \
N        SPIFlashDualRead
X#define MAP_SPIFlashDualRead                                                          SPIFlashDualRead
N#endif
N#ifdef ROM_SPIFlashDualReadNonBlocking
S#define MAP_SPIFlashDualReadNonBlocking                                       \
S        ROM_SPIFlashDualReadNonBlocking
X#define MAP_SPIFlashDualReadNonBlocking                                               ROM_SPIFlashDualReadNonBlocking
N#else
N#define MAP_SPIFlashDualReadNonBlocking                                       \
N        SPIFlashDualReadNonBlocking
X#define MAP_SPIFlashDualReadNonBlocking                                               SPIFlashDualReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashBlockErase32
S#define MAP_SPIFlashBlockErase32                                              \
S        ROM_SPIFlashBlockErase32
X#define MAP_SPIFlashBlockErase32                                                      ROM_SPIFlashBlockErase32
N#else
N#define MAP_SPIFlashBlockErase32                                              \
N        SPIFlashBlockErase32
X#define MAP_SPIFlashBlockErase32                                                      SPIFlashBlockErase32
N#endif
N#ifdef ROM_SPIFlashQuadRead
S#define MAP_SPIFlashQuadRead                                                  \
S        ROM_SPIFlashQuadRead
X#define MAP_SPIFlashQuadRead                                                          ROM_SPIFlashQuadRead
N#else
N#define MAP_SPIFlashQuadRead                                                  \
N        SPIFlashQuadRead
X#define MAP_SPIFlashQuadRead                                                          SPIFlashQuadRead
N#endif
N#ifdef ROM_SPIFlashQuadReadNonBlocking
S#define MAP_SPIFlashQuadReadNonBlocking                                       \
S        ROM_SPIFlashQuadReadNonBlocking
X#define MAP_SPIFlashQuadReadNonBlocking                                               ROM_SPIFlashQuadReadNonBlocking
N#else
N#define MAP_SPIFlashQuadReadNonBlocking                                       \
N        SPIFlashQuadReadNonBlocking
X#define MAP_SPIFlashQuadReadNonBlocking                                               SPIFlashQuadReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashReadID
S#define MAP_SPIFlashReadID                                                    \
S        ROM_SPIFlashReadID
X#define MAP_SPIFlashReadID                                                            ROM_SPIFlashReadID
N#else
N#define MAP_SPIFlashReadID                                                    \
N        SPIFlashReadID
X#define MAP_SPIFlashReadID                                                            SPIFlashReadID
N#endif
N#ifdef ROM_SPIFlashChipErase
S#define MAP_SPIFlashChipErase                                                 \
S        ROM_SPIFlashChipErase
X#define MAP_SPIFlashChipErase                                                         ROM_SPIFlashChipErase
N#else
N#define MAP_SPIFlashChipErase                                                 \
N        SPIFlashChipErase
X#define MAP_SPIFlashChipErase                                                         SPIFlashChipErase
N#endif
N#ifdef ROM_SPIFlashBlockErase64
S#define MAP_SPIFlashBlockErase64                                              \
S        ROM_SPIFlashBlockErase64
X#define MAP_SPIFlashBlockErase64                                                      ROM_SPIFlashBlockErase64
N#else
N#define MAP_SPIFlashBlockErase64                                              \
N        SPIFlashBlockErase64
X#define MAP_SPIFlashBlockErase64                                                      SPIFlashBlockErase64
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SSI API.
N//
N//*****************************************************************************
N#ifdef ROM_SSIDataPut
N#define MAP_SSIDataPut                                                        \
N        ROM_SSIDataPut
X#define MAP_SSIDataPut                                                                ROM_SSIDataPut
N#else
S#define MAP_SSIDataPut                                                        \
S        SSIDataPut
X#define MAP_SSIDataPut                                                                SSIDataPut
N#endif
N#ifdef ROM_SSIConfigSetExpClk
N#define MAP_SSIConfigSetExpClk                                                \
N        ROM_SSIConfigSetExpClk
X#define MAP_SSIConfigSetExpClk                                                        ROM_SSIConfigSetExpClk
N#else
S#define MAP_SSIConfigSetExpClk                                                \
S        SSIConfigSetExpClk
X#define MAP_SSIConfigSetExpClk                                                        SSIConfigSetExpClk
N#endif
N#ifdef ROM_SSIEnable
N#define MAP_SSIEnable                                                         \
N        ROM_SSIEnable
X#define MAP_SSIEnable                                                                 ROM_SSIEnable
N#else
S#define MAP_SSIEnable                                                         \
S        SSIEnable
X#define MAP_SSIEnable                                                                 SSIEnable
N#endif
N#ifdef ROM_SSIDisable
N#define MAP_SSIDisable                                                        \
N        ROM_SSIDisable
X#define MAP_SSIDisable                                                                ROM_SSIDisable
N#else
S#define MAP_SSIDisable                                                        \
S        SSIDisable
X#define MAP_SSIDisable                                                                SSIDisable
N#endif
N#ifdef ROM_SSIIntEnable
N#define MAP_SSIIntEnable                                                      \
N        ROM_SSIIntEnable
X#define MAP_SSIIntEnable                                                              ROM_SSIIntEnable
N#else
S#define MAP_SSIIntEnable                                                      \
S        SSIIntEnable
X#define MAP_SSIIntEnable                                                              SSIIntEnable
N#endif
N#ifdef ROM_SSIIntDisable
N#define MAP_SSIIntDisable                                                     \
N        ROM_SSIIntDisable
X#define MAP_SSIIntDisable                                                             ROM_SSIIntDisable
N#else
S#define MAP_SSIIntDisable                                                     \
S        SSIIntDisable
X#define MAP_SSIIntDisable                                                             SSIIntDisable
N#endif
N#ifdef ROM_SSIIntStatus
N#define MAP_SSIIntStatus                                                      \
N        ROM_SSIIntStatus
X#define MAP_SSIIntStatus                                                              ROM_SSIIntStatus
N#else
S#define MAP_SSIIntStatus                                                      \
S        SSIIntStatus
X#define MAP_SSIIntStatus                                                              SSIIntStatus
N#endif
N#ifdef ROM_SSIIntClear
N#define MAP_SSIIntClear                                                       \
N        ROM_SSIIntClear
X#define MAP_SSIIntClear                                                               ROM_SSIIntClear
N#else
S#define MAP_SSIIntClear                                                       \
S        SSIIntClear
X#define MAP_SSIIntClear                                                               SSIIntClear
N#endif
N#ifdef ROM_SSIDataPutNonBlocking
N#define MAP_SSIDataPutNonBlocking                                             \
N        ROM_SSIDataPutNonBlocking
X#define MAP_SSIDataPutNonBlocking                                                     ROM_SSIDataPutNonBlocking
N#else
S#define MAP_SSIDataPutNonBlocking                                             \
S        SSIDataPutNonBlocking
X#define MAP_SSIDataPutNonBlocking                                                     SSIDataPutNonBlocking
N#endif
N#ifdef ROM_SSIDataGet
N#define MAP_SSIDataGet                                                        \
N        ROM_SSIDataGet
X#define MAP_SSIDataGet                                                                ROM_SSIDataGet
N#else
S#define MAP_SSIDataGet                                                        \
S        SSIDataGet
X#define MAP_SSIDataGet                                                                SSIDataGet
N#endif
N#ifdef ROM_SSIDataGetNonBlocking
N#define MAP_SSIDataGetNonBlocking                                             \
N        ROM_SSIDataGetNonBlocking
X#define MAP_SSIDataGetNonBlocking                                                     ROM_SSIDataGetNonBlocking
N#else
S#define MAP_SSIDataGetNonBlocking                                             \
S        SSIDataGetNonBlocking
X#define MAP_SSIDataGetNonBlocking                                                     SSIDataGetNonBlocking
N#endif
N#ifdef ROM_SSIDMAEnable
N#define MAP_SSIDMAEnable                                                      \
N        ROM_SSIDMAEnable
X#define MAP_SSIDMAEnable                                                              ROM_SSIDMAEnable
N#else
S#define MAP_SSIDMAEnable                                                      \
S        SSIDMAEnable
X#define MAP_SSIDMAEnable                                                              SSIDMAEnable
N#endif
N#ifdef ROM_SSIDMADisable
N#define MAP_SSIDMADisable                                                     \
N        ROM_SSIDMADisable
X#define MAP_SSIDMADisable                                                             ROM_SSIDMADisable
N#else
S#define MAP_SSIDMADisable                                                     \
S        SSIDMADisable
X#define MAP_SSIDMADisable                                                             SSIDMADisable
N#endif
N#ifdef ROM_SSIBusy
N#define MAP_SSIBusy                                                           \
N        ROM_SSIBusy
X#define MAP_SSIBusy                                                                   ROM_SSIBusy
N#else
S#define MAP_SSIBusy                                                           \
S        SSIBusy
X#define MAP_SSIBusy                                                                   SSIBusy
N#endif
N#ifdef ROM_SSIClockSourceGet
N#define MAP_SSIClockSourceGet                                                 \
N        ROM_SSIClockSourceGet
X#define MAP_SSIClockSourceGet                                                         ROM_SSIClockSourceGet
N#else
S#define MAP_SSIClockSourceGet                                                 \
S        SSIClockSourceGet
X#define MAP_SSIClockSourceGet                                                         SSIClockSourceGet
N#endif
N#ifdef ROM_SSIClockSourceSet
N#define MAP_SSIClockSourceSet                                                 \
N        ROM_SSIClockSourceSet
X#define MAP_SSIClockSourceSet                                                         ROM_SSIClockSourceSet
N#else
S#define MAP_SSIClockSourceSet                                                 \
S        SSIClockSourceSet
X#define MAP_SSIClockSourceSet                                                         SSIClockSourceSet
N#endif
N#ifdef ROM_SSIAdvModeSet
S#define MAP_SSIAdvModeSet                                                     \
S        ROM_SSIAdvModeSet
X#define MAP_SSIAdvModeSet                                                             ROM_SSIAdvModeSet
N#else
N#define MAP_SSIAdvModeSet                                                     \
N        SSIAdvModeSet
X#define MAP_SSIAdvModeSet                                                             SSIAdvModeSet
N#endif
N#ifdef ROM_SSIAdvDataPutFrameEnd
S#define MAP_SSIAdvDataPutFrameEnd                                             \
S        ROM_SSIAdvDataPutFrameEnd
X#define MAP_SSIAdvDataPutFrameEnd                                                     ROM_SSIAdvDataPutFrameEnd
N#else
N#define MAP_SSIAdvDataPutFrameEnd                                             \
N        SSIAdvDataPutFrameEnd
X#define MAP_SSIAdvDataPutFrameEnd                                                     SSIAdvDataPutFrameEnd
N#endif
N#ifdef ROM_SSIAdvDataPutFrameEndNonBlocking
S#define MAP_SSIAdvDataPutFrameEndNonBlocking                                  \
S        ROM_SSIAdvDataPutFrameEndNonBlocking
X#define MAP_SSIAdvDataPutFrameEndNonBlocking                                          ROM_SSIAdvDataPutFrameEndNonBlocking
N#else
N#define MAP_SSIAdvDataPutFrameEndNonBlocking                                  \
N        SSIAdvDataPutFrameEndNonBlocking
X#define MAP_SSIAdvDataPutFrameEndNonBlocking                                          SSIAdvDataPutFrameEndNonBlocking
N#endif
N#ifdef ROM_SSIAdvFrameHoldEnable
S#define MAP_SSIAdvFrameHoldEnable                                             \
S        ROM_SSIAdvFrameHoldEnable
X#define MAP_SSIAdvFrameHoldEnable                                                     ROM_SSIAdvFrameHoldEnable
N#else
N#define MAP_SSIAdvFrameHoldEnable                                             \
N        SSIAdvFrameHoldEnable
X#define MAP_SSIAdvFrameHoldEnable                                                     SSIAdvFrameHoldEnable
N#endif
N#ifdef ROM_SSIAdvFrameHoldDisable
S#define MAP_SSIAdvFrameHoldDisable                                            \
S        ROM_SSIAdvFrameHoldDisable
X#define MAP_SSIAdvFrameHoldDisable                                                    ROM_SSIAdvFrameHoldDisable
N#else
N#define MAP_SSIAdvFrameHoldDisable                                            \
N        SSIAdvFrameHoldDisable
X#define MAP_SSIAdvFrameHoldDisable                                                    SSIAdvFrameHoldDisable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SysCtl API.
N//
N//*****************************************************************************
N#ifdef ROM_SysCtlSleep
N#define MAP_SysCtlSleep                                                       \
N        ROM_SysCtlSleep
X#define MAP_SysCtlSleep                                                               ROM_SysCtlSleep
N#else
S#define MAP_SysCtlSleep                                                       \
S        SysCtlSleep
X#define MAP_SysCtlSleep                                                               SysCtlSleep
N#endif
N#ifdef ROM_SysCtlSRAMSizeGet
N#define MAP_SysCtlSRAMSizeGet                                                 \
N        ROM_SysCtlSRAMSizeGet
X#define MAP_SysCtlSRAMSizeGet                                                         ROM_SysCtlSRAMSizeGet
N#else
S#define MAP_SysCtlSRAMSizeGet                                                 \
S        SysCtlSRAMSizeGet
X#define MAP_SysCtlSRAMSizeGet                                                         SysCtlSRAMSizeGet
N#endif
N#ifdef ROM_SysCtlFlashSizeGet
N#define MAP_SysCtlFlashSizeGet                                                \
N        ROM_SysCtlFlashSizeGet
X#define MAP_SysCtlFlashSizeGet                                                        ROM_SysCtlFlashSizeGet
N#else
S#define MAP_SysCtlFlashSizeGet                                                \
S        SysCtlFlashSizeGet
X#define MAP_SysCtlFlashSizeGet                                                        SysCtlFlashSizeGet
N#endif
N#ifdef ROM_SysCtlPeripheralPresent
N#define MAP_SysCtlPeripheralPresent                                           \
N        ROM_SysCtlPeripheralPresent
X#define MAP_SysCtlPeripheralPresent                                                   ROM_SysCtlPeripheralPresent
N#else
S#define MAP_SysCtlPeripheralPresent                                           \
S        SysCtlPeripheralPresent
X#define MAP_SysCtlPeripheralPresent                                                   SysCtlPeripheralPresent
N#endif
N#ifdef ROM_SysCtlPeripheralReset
N#define MAP_SysCtlPeripheralReset                                             \
N        ROM_SysCtlPeripheralReset
X#define MAP_SysCtlPeripheralReset                                                     ROM_SysCtlPeripheralReset
N#else
S#define MAP_SysCtlPeripheralReset                                             \
S        SysCtlPeripheralReset
X#define MAP_SysCtlPeripheralReset                                                     SysCtlPeripheralReset
N#endif
N#ifdef ROM_SysCtlPeripheralEnable
N#define MAP_SysCtlPeripheralEnable                                            \
N        ROM_SysCtlPeripheralEnable
X#define MAP_SysCtlPeripheralEnable                                                    ROM_SysCtlPeripheralEnable
N#else
S#define MAP_SysCtlPeripheralEnable                                            \
S        SysCtlPeripheralEnable
X#define MAP_SysCtlPeripheralEnable                                                    SysCtlPeripheralEnable
N#endif
N#ifdef ROM_SysCtlPeripheralDisable
N#define MAP_SysCtlPeripheralDisable                                           \
N        ROM_SysCtlPeripheralDisable
X#define MAP_SysCtlPeripheralDisable                                                   ROM_SysCtlPeripheralDisable
N#else
S#define MAP_SysCtlPeripheralDisable                                           \
S        SysCtlPeripheralDisable
X#define MAP_SysCtlPeripheralDisable                                                   SysCtlPeripheralDisable
N#endif
N#ifdef ROM_SysCtlPeripheralSleepEnable
N#define MAP_SysCtlPeripheralSleepEnable                                       \
N        ROM_SysCtlPeripheralSleepEnable
X#define MAP_SysCtlPeripheralSleepEnable                                               ROM_SysCtlPeripheralSleepEnable
N#else
S#define MAP_SysCtlPeripheralSleepEnable                                       \
S        SysCtlPeripheralSleepEnable
X#define MAP_SysCtlPeripheralSleepEnable                                               SysCtlPeripheralSleepEnable
N#endif
N#ifdef ROM_SysCtlPeripheralSleepDisable
N#define MAP_SysCtlPeripheralSleepDisable                                      \
N        ROM_SysCtlPeripheralSleepDisable
X#define MAP_SysCtlPeripheralSleepDisable                                              ROM_SysCtlPeripheralSleepDisable
N#else
S#define MAP_SysCtlPeripheralSleepDisable                                      \
S        SysCtlPeripheralSleepDisable
X#define MAP_SysCtlPeripheralSleepDisable                                              SysCtlPeripheralSleepDisable
N#endif
N#ifdef ROM_SysCtlPeripheralDeepSleepEnable
N#define MAP_SysCtlPeripheralDeepSleepEnable                                   \
N        ROM_SysCtlPeripheralDeepSleepEnable
X#define MAP_SysCtlPeripheralDeepSleepEnable                                           ROM_SysCtlPeripheralDeepSleepEnable
N#else
S#define MAP_SysCtlPeripheralDeepSleepEnable                                   \
S        SysCtlPeripheralDeepSleepEnable
X#define MAP_SysCtlPeripheralDeepSleepEnable                                           SysCtlPeripheralDeepSleepEnable
N#endif
N#ifdef ROM_SysCtlPeripheralDeepSleepDisable
N#define MAP_SysCtlPeripheralDeepSleepDisable                                  \
N        ROM_SysCtlPeripheralDeepSleepDisable
X#define MAP_SysCtlPeripheralDeepSleepDisable                                          ROM_SysCtlPeripheralDeepSleepDisable
N#else
S#define MAP_SysCtlPeripheralDeepSleepDisable                                  \
S        SysCtlPeripheralDeepSleepDisable
X#define MAP_SysCtlPeripheralDeepSleepDisable                                          SysCtlPeripheralDeepSleepDisable
N#endif
N#ifdef ROM_SysCtlPeripheralClockGating
N#define MAP_SysCtlPeripheralClockGating                                       \
N        ROM_SysCtlPeripheralClockGating
X#define MAP_SysCtlPeripheralClockGating                                               ROM_SysCtlPeripheralClockGating
N#else
S#define MAP_SysCtlPeripheralClockGating                                       \
S        SysCtlPeripheralClockGating
X#define MAP_SysCtlPeripheralClockGating                                               SysCtlPeripheralClockGating
N#endif
N#ifdef ROM_SysCtlIntEnable
N#define MAP_SysCtlIntEnable                                                   \
N        ROM_SysCtlIntEnable
X#define MAP_SysCtlIntEnable                                                           ROM_SysCtlIntEnable
N#else
S#define MAP_SysCtlIntEnable                                                   \
S        SysCtlIntEnable
X#define MAP_SysCtlIntEnable                                                           SysCtlIntEnable
N#endif
N#ifdef ROM_SysCtlIntDisable
N#define MAP_SysCtlIntDisable                                                  \
N        ROM_SysCtlIntDisable
X#define MAP_SysCtlIntDisable                                                          ROM_SysCtlIntDisable
N#else
S#define MAP_SysCtlIntDisable                                                  \
S        SysCtlIntDisable
X#define MAP_SysCtlIntDisable                                                          SysCtlIntDisable
N#endif
N#ifdef ROM_SysCtlIntClear
N#define MAP_SysCtlIntClear                                                    \
N        ROM_SysCtlIntClear
X#define MAP_SysCtlIntClear                                                            ROM_SysCtlIntClear
N#else
S#define MAP_SysCtlIntClear                                                    \
S        SysCtlIntClear
X#define MAP_SysCtlIntClear                                                            SysCtlIntClear
N#endif
N#ifdef ROM_SysCtlIntStatus
N#define MAP_SysCtlIntStatus                                                   \
N        ROM_SysCtlIntStatus
X#define MAP_SysCtlIntStatus                                                           ROM_SysCtlIntStatus
N#else
S#define MAP_SysCtlIntStatus                                                   \
S        SysCtlIntStatus
X#define MAP_SysCtlIntStatus                                                           SysCtlIntStatus
N#endif
N#ifdef ROM_SysCtlReset
N#define MAP_SysCtlReset                                                       \
N        ROM_SysCtlReset
X#define MAP_SysCtlReset                                                               ROM_SysCtlReset
N#else
S#define MAP_SysCtlReset                                                       \
S        SysCtlReset
X#define MAP_SysCtlReset                                                               SysCtlReset
N#endif
N#ifdef ROM_SysCtlDeepSleep
N#define MAP_SysCtlDeepSleep                                                   \
N        ROM_SysCtlDeepSleep
X#define MAP_SysCtlDeepSleep                                                           ROM_SysCtlDeepSleep
N#else
S#define MAP_SysCtlDeepSleep                                                   \
S        SysCtlDeepSleep
X#define MAP_SysCtlDeepSleep                                                           SysCtlDeepSleep
N#endif
N#ifdef ROM_SysCtlResetCauseGet
N#define MAP_SysCtlResetCauseGet                                               \
N        ROM_SysCtlResetCauseGet
X#define MAP_SysCtlResetCauseGet                                                       ROM_SysCtlResetCauseGet
N#else
S#define MAP_SysCtlResetCauseGet                                               \
S        SysCtlResetCauseGet
X#define MAP_SysCtlResetCauseGet                                                       SysCtlResetCauseGet
N#endif
N#ifdef ROM_SysCtlResetCauseClear
N#define MAP_SysCtlResetCauseClear                                             \
N        ROM_SysCtlResetCauseClear
X#define MAP_SysCtlResetCauseClear                                                     ROM_SysCtlResetCauseClear
N#else
S#define MAP_SysCtlResetCauseClear                                             \
S        SysCtlResetCauseClear
X#define MAP_SysCtlResetCauseClear                                                     SysCtlResetCauseClear
N#endif
N#ifdef ROM_SysCtlClockSet
N#define MAP_SysCtlClockSet                                                    \
N        ROM_SysCtlClockSet
X#define MAP_SysCtlClockSet                                                            ROM_SysCtlClockSet
N#else
S#define MAP_SysCtlClockSet                                                    \
S        SysCtlClockSet
X#define MAP_SysCtlClockSet                                                            SysCtlClockSet
N#endif
N#ifdef ROM_SysCtlClockGet
N#define MAP_SysCtlClockGet                                                    \
N        ROM_SysCtlClockGet
X#define MAP_SysCtlClockGet                                                            ROM_SysCtlClockGet
N#else
S#define MAP_SysCtlClockGet                                                    \
S        SysCtlClockGet
X#define MAP_SysCtlClockGet                                                            SysCtlClockGet
N#endif
N#ifdef ROM_SysCtlPWMClockSet
N#define MAP_SysCtlPWMClockSet                                                 \
N        ROM_SysCtlPWMClockSet
X#define MAP_SysCtlPWMClockSet                                                         ROM_SysCtlPWMClockSet
N#else
S#define MAP_SysCtlPWMClockSet                                                 \
S        SysCtlPWMClockSet
X#define MAP_SysCtlPWMClockSet                                                         SysCtlPWMClockSet
N#endif
N#ifdef ROM_SysCtlPWMClockGet
N#define MAP_SysCtlPWMClockGet                                                 \
N        ROM_SysCtlPWMClockGet
X#define MAP_SysCtlPWMClockGet                                                         ROM_SysCtlPWMClockGet
N#else
S#define MAP_SysCtlPWMClockGet                                                 \
S        SysCtlPWMClockGet
X#define MAP_SysCtlPWMClockGet                                                         SysCtlPWMClockGet
N#endif
N#ifdef ROM_SysCtlUSBPLLEnable
N#define MAP_SysCtlUSBPLLEnable                                                \
N        ROM_SysCtlUSBPLLEnable
X#define MAP_SysCtlUSBPLLEnable                                                        ROM_SysCtlUSBPLLEnable
N#else
S#define MAP_SysCtlUSBPLLEnable                                                \
S        SysCtlUSBPLLEnable
X#define MAP_SysCtlUSBPLLEnable                                                        SysCtlUSBPLLEnable
N#endif
N#ifdef ROM_SysCtlUSBPLLDisable
N#define MAP_SysCtlUSBPLLDisable                                               \
N        ROM_SysCtlUSBPLLDisable
X#define MAP_SysCtlUSBPLLDisable                                                       ROM_SysCtlUSBPLLDisable
N#else
S#define MAP_SysCtlUSBPLLDisable                                               \
S        SysCtlUSBPLLDisable
X#define MAP_SysCtlUSBPLLDisable                                                       SysCtlUSBPLLDisable
N#endif
N#ifdef ROM_SysCtlDelay
N#define MAP_SysCtlDelay                                                       \
N        ROM_SysCtlDelay
X#define MAP_SysCtlDelay                                                               ROM_SysCtlDelay
N#else
S#define MAP_SysCtlDelay                                                       \
S        SysCtlDelay
X#define MAP_SysCtlDelay                                                               SysCtlDelay
N#endif
N#ifdef ROM_SysCtlPeripheralReady
N#define MAP_SysCtlPeripheralReady                                             \
N        ROM_SysCtlPeripheralReady
X#define MAP_SysCtlPeripheralReady                                                     ROM_SysCtlPeripheralReady
N#else
S#define MAP_SysCtlPeripheralReady                                             \
S        SysCtlPeripheralReady
X#define MAP_SysCtlPeripheralReady                                                     SysCtlPeripheralReady
N#endif
N#ifdef ROM_SysCtlPeripheralPowerOn
N#define MAP_SysCtlPeripheralPowerOn                                           \
N        ROM_SysCtlPeripheralPowerOn
X#define MAP_SysCtlPeripheralPowerOn                                                   ROM_SysCtlPeripheralPowerOn
N#else
S#define MAP_SysCtlPeripheralPowerOn                                           \
S        SysCtlPeripheralPowerOn
X#define MAP_SysCtlPeripheralPowerOn                                                   SysCtlPeripheralPowerOn
N#endif
N#ifdef ROM_SysCtlPeripheralPowerOff
N#define MAP_SysCtlPeripheralPowerOff                                          \
N        ROM_SysCtlPeripheralPowerOff
X#define MAP_SysCtlPeripheralPowerOff                                                  ROM_SysCtlPeripheralPowerOff
N#else
S#define MAP_SysCtlPeripheralPowerOff                                          \
S        SysCtlPeripheralPowerOff
X#define MAP_SysCtlPeripheralPowerOff                                                  SysCtlPeripheralPowerOff
N#endif
N#ifdef ROM_SysCtlMOSCConfigSet
N#define MAP_SysCtlMOSCConfigSet                                               \
N        ROM_SysCtlMOSCConfigSet
X#define MAP_SysCtlMOSCConfigSet                                                       ROM_SysCtlMOSCConfigSet
N#else
S#define MAP_SysCtlMOSCConfigSet                                               \
S        SysCtlMOSCConfigSet
X#define MAP_SysCtlMOSCConfigSet                                                       SysCtlMOSCConfigSet
N#endif
N#ifdef ROM_SysCtlPIOSCCalibrate
N#define MAP_SysCtlPIOSCCalibrate                                              \
N        ROM_SysCtlPIOSCCalibrate
X#define MAP_SysCtlPIOSCCalibrate                                                      ROM_SysCtlPIOSCCalibrate
N#else
S#define MAP_SysCtlPIOSCCalibrate                                              \
S        SysCtlPIOSCCalibrate
X#define MAP_SysCtlPIOSCCalibrate                                                      SysCtlPIOSCCalibrate
N#endif
N#ifdef ROM_SysCtlDeepSleepClockSet
N#define MAP_SysCtlDeepSleepClockSet                                           \
N        ROM_SysCtlDeepSleepClockSet
X#define MAP_SysCtlDeepSleepClockSet                                                   ROM_SysCtlDeepSleepClockSet
N#else
S#define MAP_SysCtlDeepSleepClockSet                                           \
S        SysCtlDeepSleepClockSet
X#define MAP_SysCtlDeepSleepClockSet                                                   SysCtlDeepSleepClockSet
N#endif
N#ifdef ROM_SysCtlDeepSleepClockConfigSet
S#define MAP_SysCtlDeepSleepClockConfigSet                                     \
S        ROM_SysCtlDeepSleepClockConfigSet
X#define MAP_SysCtlDeepSleepClockConfigSet                                             ROM_SysCtlDeepSleepClockConfigSet
N#else
N#define MAP_SysCtlDeepSleepClockConfigSet                                     \
N        SysCtlDeepSleepClockConfigSet
X#define MAP_SysCtlDeepSleepClockConfigSet                                             SysCtlDeepSleepClockConfigSet
N#endif
N#ifdef ROM_SysCtlClockFreqSet
S#define MAP_SysCtlClockFreqSet                                                \
S        ROM_SysCtlClockFreqSet
X#define MAP_SysCtlClockFreqSet                                                        ROM_SysCtlClockFreqSet
N#else
N#define MAP_SysCtlClockFreqSet                                                \
N        SysCtlClockFreqSet
X#define MAP_SysCtlClockFreqSet                                                        SysCtlClockFreqSet
N#endif
N#ifdef ROM_SysCtlResetBehaviorSet
S#define MAP_SysCtlResetBehaviorSet                                            \
S        ROM_SysCtlResetBehaviorSet
X#define MAP_SysCtlResetBehaviorSet                                                    ROM_SysCtlResetBehaviorSet
N#else
N#define MAP_SysCtlResetBehaviorSet                                            \
N        SysCtlResetBehaviorSet
X#define MAP_SysCtlResetBehaviorSet                                                    SysCtlResetBehaviorSet
N#endif
N#ifdef ROM_SysCtlResetBehaviorGet
S#define MAP_SysCtlResetBehaviorGet                                            \
S        ROM_SysCtlResetBehaviorGet
X#define MAP_SysCtlResetBehaviorGet                                                    ROM_SysCtlResetBehaviorGet
N#else
N#define MAP_SysCtlResetBehaviorGet                                            \
N        SysCtlResetBehaviorGet
X#define MAP_SysCtlResetBehaviorGet                                                    SysCtlResetBehaviorGet
N#endif
N#ifdef ROM_SysCtlFlashSectorSizeGet
S#define MAP_SysCtlFlashSectorSizeGet                                          \
S        ROM_SysCtlFlashSectorSizeGet
X#define MAP_SysCtlFlashSectorSizeGet                                                  ROM_SysCtlFlashSectorSizeGet
N#else
N#define MAP_SysCtlFlashSectorSizeGet                                          \
N        SysCtlFlashSectorSizeGet
X#define MAP_SysCtlFlashSectorSizeGet                                                  SysCtlFlashSectorSizeGet
N#endif
N#ifdef ROM_SysCtlVoltageEventConfig
N#define MAP_SysCtlVoltageEventConfig                                          \
N        ROM_SysCtlVoltageEventConfig
X#define MAP_SysCtlVoltageEventConfig                                                  ROM_SysCtlVoltageEventConfig
N#else
S#define MAP_SysCtlVoltageEventConfig                                          \
S        SysCtlVoltageEventConfig
X#define MAP_SysCtlVoltageEventConfig                                                  SysCtlVoltageEventConfig
N#endif
N#ifdef ROM_SysCtlVoltageEventStatus
S#define MAP_SysCtlVoltageEventStatus                                          \
S        ROM_SysCtlVoltageEventStatus
X#define MAP_SysCtlVoltageEventStatus                                                  ROM_SysCtlVoltageEventStatus
N#else
N#define MAP_SysCtlVoltageEventStatus                                          \
N        SysCtlVoltageEventStatus
X#define MAP_SysCtlVoltageEventStatus                                                  SysCtlVoltageEventStatus
N#endif
N#ifdef ROM_SysCtlVoltageEventClear
S#define MAP_SysCtlVoltageEventClear                                           \
S        ROM_SysCtlVoltageEventClear
X#define MAP_SysCtlVoltageEventClear                                                   ROM_SysCtlVoltageEventClear
N#else
N#define MAP_SysCtlVoltageEventClear                                           \
N        SysCtlVoltageEventClear
X#define MAP_SysCtlVoltageEventClear                                                   SysCtlVoltageEventClear
N#endif
N#ifdef ROM_SysCtlNMIStatus
S#define MAP_SysCtlNMIStatus                                                   \
S        ROM_SysCtlNMIStatus
X#define MAP_SysCtlNMIStatus                                                           ROM_SysCtlNMIStatus
N#else
N#define MAP_SysCtlNMIStatus                                                   \
N        SysCtlNMIStatus
X#define MAP_SysCtlNMIStatus                                                           SysCtlNMIStatus
N#endif
N#ifdef ROM_SysCtlNMIClear
S#define MAP_SysCtlNMIClear                                                    \
S        ROM_SysCtlNMIClear
X#define MAP_SysCtlNMIClear                                                            ROM_SysCtlNMIClear
N#else
N#define MAP_SysCtlNMIClear                                                    \
N        SysCtlNMIClear
X#define MAP_SysCtlNMIClear                                                            SysCtlNMIClear
N#endif
N#ifdef ROM_SysCtlClockOutConfig
S#define MAP_SysCtlClockOutConfig                                              \
S        ROM_SysCtlClockOutConfig
X#define MAP_SysCtlClockOutConfig                                                      ROM_SysCtlClockOutConfig
N#else
N#define MAP_SysCtlClockOutConfig                                              \
N        SysCtlClockOutConfig
X#define MAP_SysCtlClockOutConfig                                                      SysCtlClockOutConfig
N#endif
N#ifdef ROM_SysCtlAltClkConfig
S#define MAP_SysCtlAltClkConfig                                                \
S        ROM_SysCtlAltClkConfig
X#define MAP_SysCtlAltClkConfig                                                        ROM_SysCtlAltClkConfig
N#else
N#define MAP_SysCtlAltClkConfig                                                \
N        SysCtlAltClkConfig
X#define MAP_SysCtlAltClkConfig                                                        SysCtlAltClkConfig
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SysExc API.
N//
N//*****************************************************************************
N#ifdef ROM_SysExcIntStatus
N#define MAP_SysExcIntStatus                                                   \
N        ROM_SysExcIntStatus
X#define MAP_SysExcIntStatus                                                           ROM_SysExcIntStatus
N#else
S#define MAP_SysExcIntStatus                                                   \
S        SysExcIntStatus
X#define MAP_SysExcIntStatus                                                           SysExcIntStatus
N#endif
N#ifdef ROM_SysExcIntClear
N#define MAP_SysExcIntClear                                                    \
N        ROM_SysExcIntClear
X#define MAP_SysExcIntClear                                                            ROM_SysExcIntClear
N#else
S#define MAP_SysExcIntClear                                                    \
S        SysExcIntClear
X#define MAP_SysExcIntClear                                                            SysExcIntClear
N#endif
N#ifdef ROM_SysExcIntDisable
N#define MAP_SysExcIntDisable                                                  \
N        ROM_SysExcIntDisable
X#define MAP_SysExcIntDisable                                                          ROM_SysExcIntDisable
N#else
S#define MAP_SysExcIntDisable                                                  \
S        SysExcIntDisable
X#define MAP_SysExcIntDisable                                                          SysExcIntDisable
N#endif
N#ifdef ROM_SysExcIntEnable
N#define MAP_SysExcIntEnable                                                   \
N        ROM_SysExcIntEnable
X#define MAP_SysExcIntEnable                                                           ROM_SysExcIntEnable
N#else
S#define MAP_SysExcIntEnable                                                   \
S        SysExcIntEnable
X#define MAP_SysExcIntEnable                                                           SysExcIntEnable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SysTick API.
N//
N//*****************************************************************************
N#ifdef ROM_SysTickValueGet
N#define MAP_SysTickValueGet                                                   \
N        ROM_SysTickValueGet
X#define MAP_SysTickValueGet                                                           ROM_SysTickValueGet
N#else
S#define MAP_SysTickValueGet                                                   \
S        SysTickValueGet
X#define MAP_SysTickValueGet                                                           SysTickValueGet
N#endif
N#ifdef ROM_SysTickEnable
N#define MAP_SysTickEnable                                                     \
N        ROM_SysTickEnable
X#define MAP_SysTickEnable                                                             ROM_SysTickEnable
N#else
S#define MAP_SysTickEnable                                                     \
S        SysTickEnable
X#define MAP_SysTickEnable                                                             SysTickEnable
N#endif
N#ifdef ROM_SysTickDisable
N#define MAP_SysTickDisable                                                    \
N        ROM_SysTickDisable
X#define MAP_SysTickDisable                                                            ROM_SysTickDisable
N#else
S#define MAP_SysTickDisable                                                    \
S        SysTickDisable
X#define MAP_SysTickDisable                                                            SysTickDisable
N#endif
N#ifdef ROM_SysTickIntEnable
N#define MAP_SysTickIntEnable                                                  \
N        ROM_SysTickIntEnable
X#define MAP_SysTickIntEnable                                                          ROM_SysTickIntEnable
N#else
S#define MAP_SysTickIntEnable                                                  \
S        SysTickIntEnable
X#define MAP_SysTickIntEnable                                                          SysTickIntEnable
N#endif
N#ifdef ROM_SysTickIntDisable
N#define MAP_SysTickIntDisable                                                 \
N        ROM_SysTickIntDisable
X#define MAP_SysTickIntDisable                                                         ROM_SysTickIntDisable
N#else
S#define MAP_SysTickIntDisable                                                 \
S        SysTickIntDisable
X#define MAP_SysTickIntDisable                                                         SysTickIntDisable
N#endif
N#ifdef ROM_SysTickPeriodSet
N#define MAP_SysTickPeriodSet                                                  \
N        ROM_SysTickPeriodSet
X#define MAP_SysTickPeriodSet                                                          ROM_SysTickPeriodSet
N#else
S#define MAP_SysTickPeriodSet                                                  \
S        SysTickPeriodSet
X#define MAP_SysTickPeriodSet                                                          SysTickPeriodSet
N#endif
N#ifdef ROM_SysTickPeriodGet
N#define MAP_SysTickPeriodGet                                                  \
N        ROM_SysTickPeriodGet
X#define MAP_SysTickPeriodGet                                                          ROM_SysTickPeriodGet
N#else
S#define MAP_SysTickPeriodGet                                                  \
S        SysTickPeriodGet
X#define MAP_SysTickPeriodGet                                                          SysTickPeriodGet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Timer API.
N//
N//*****************************************************************************
N#ifdef ROM_TimerIntClear
N#define MAP_TimerIntClear                                                     \
N        ROM_TimerIntClear
X#define MAP_TimerIntClear                                                             ROM_TimerIntClear
N#else
S#define MAP_TimerIntClear                                                     \
S        TimerIntClear
X#define MAP_TimerIntClear                                                             TimerIntClear
N#endif
N#ifdef ROM_TimerEnable
N#define MAP_TimerEnable                                                       \
N        ROM_TimerEnable
X#define MAP_TimerEnable                                                               ROM_TimerEnable
N#else
S#define MAP_TimerEnable                                                       \
S        TimerEnable
X#define MAP_TimerEnable                                                               TimerEnable
N#endif
N#ifdef ROM_TimerDisable
N#define MAP_TimerDisable                                                      \
N        ROM_TimerDisable
X#define MAP_TimerDisable                                                              ROM_TimerDisable
N#else
S#define MAP_TimerDisable                                                      \
S        TimerDisable
X#define MAP_TimerDisable                                                              TimerDisable
N#endif
N#ifdef ROM_TimerConfigure
N#define MAP_TimerConfigure                                                    \
N        ROM_TimerConfigure
X#define MAP_TimerConfigure                                                            ROM_TimerConfigure
N#else
S#define MAP_TimerConfigure                                                    \
S        TimerConfigure
X#define MAP_TimerConfigure                                                            TimerConfigure
N#endif
N#ifdef ROM_TimerControlLevel
N#define MAP_TimerControlLevel                                                 \
N        ROM_TimerControlLevel
X#define MAP_TimerControlLevel                                                         ROM_TimerControlLevel
N#else
S#define MAP_TimerControlLevel                                                 \
S        TimerControlLevel
X#define MAP_TimerControlLevel                                                         TimerControlLevel
N#endif
N#ifdef ROM_TimerControlTrigger
N#define MAP_TimerControlTrigger                                               \
N        ROM_TimerControlTrigger
X#define MAP_TimerControlTrigger                                                       ROM_TimerControlTrigger
N#else
S#define MAP_TimerControlTrigger                                               \
S        TimerControlTrigger
X#define MAP_TimerControlTrigger                                                       TimerControlTrigger
N#endif
N#ifdef ROM_TimerControlEvent
N#define MAP_TimerControlEvent                                                 \
N        ROM_TimerControlEvent
X#define MAP_TimerControlEvent                                                         ROM_TimerControlEvent
N#else
S#define MAP_TimerControlEvent                                                 \
S        TimerControlEvent
X#define MAP_TimerControlEvent                                                         TimerControlEvent
N#endif
N#ifdef ROM_TimerControlStall
N#define MAP_TimerControlStall                                                 \
N        ROM_TimerControlStall
X#define MAP_TimerControlStall                                                         ROM_TimerControlStall
N#else
S#define MAP_TimerControlStall                                                 \
S        TimerControlStall
X#define MAP_TimerControlStall                                                         TimerControlStall
N#endif
N#ifdef ROM_TimerRTCEnable
N#define MAP_TimerRTCEnable                                                    \
N        ROM_TimerRTCEnable
X#define MAP_TimerRTCEnable                                                            ROM_TimerRTCEnable
N#else
S#define MAP_TimerRTCEnable                                                    \
S        TimerRTCEnable
X#define MAP_TimerRTCEnable                                                            TimerRTCEnable
N#endif
N#ifdef ROM_TimerRTCDisable
N#define MAP_TimerRTCDisable                                                   \
N        ROM_TimerRTCDisable
X#define MAP_TimerRTCDisable                                                           ROM_TimerRTCDisable
N#else
S#define MAP_TimerRTCDisable                                                   \
S        TimerRTCDisable
X#define MAP_TimerRTCDisable                                                           TimerRTCDisable
N#endif
N#ifdef ROM_TimerPrescaleSet
N#define MAP_TimerPrescaleSet                                                  \
N        ROM_TimerPrescaleSet
X#define MAP_TimerPrescaleSet                                                          ROM_TimerPrescaleSet
N#else
S#define MAP_TimerPrescaleSet                                                  \
S        TimerPrescaleSet
X#define MAP_TimerPrescaleSet                                                          TimerPrescaleSet
N#endif
N#ifdef ROM_TimerPrescaleGet
N#define MAP_TimerPrescaleGet                                                  \
N        ROM_TimerPrescaleGet
X#define MAP_TimerPrescaleGet                                                          ROM_TimerPrescaleGet
N#else
S#define MAP_TimerPrescaleGet                                                  \
S        TimerPrescaleGet
X#define MAP_TimerPrescaleGet                                                          TimerPrescaleGet
N#endif
N#ifdef ROM_TimerPrescaleMatchSet
N#define MAP_TimerPrescaleMatchSet                                             \
N        ROM_TimerPrescaleMatchSet
X#define MAP_TimerPrescaleMatchSet                                                     ROM_TimerPrescaleMatchSet
N#else
S#define MAP_TimerPrescaleMatchSet                                             \
S        TimerPrescaleMatchSet
X#define MAP_TimerPrescaleMatchSet                                                     TimerPrescaleMatchSet
N#endif
N#ifdef ROM_TimerPrescaleMatchGet
N#define MAP_TimerPrescaleMatchGet                                             \
N        ROM_TimerPrescaleMatchGet
X#define MAP_TimerPrescaleMatchGet                                                     ROM_TimerPrescaleMatchGet
N#else
S#define MAP_TimerPrescaleMatchGet                                             \
S        TimerPrescaleMatchGet
X#define MAP_TimerPrescaleMatchGet                                                     TimerPrescaleMatchGet
N#endif
N#ifdef ROM_TimerLoadSet
N#define MAP_TimerLoadSet                                                      \
N        ROM_TimerLoadSet
X#define MAP_TimerLoadSet                                                              ROM_TimerLoadSet
N#else
S#define MAP_TimerLoadSet                                                      \
S        TimerLoadSet
X#define MAP_TimerLoadSet                                                              TimerLoadSet
N#endif
N#ifdef ROM_TimerLoadGet
N#define MAP_TimerLoadGet                                                      \
N        ROM_TimerLoadGet
X#define MAP_TimerLoadGet                                                              ROM_TimerLoadGet
N#else
S#define MAP_TimerLoadGet                                                      \
S        TimerLoadGet
X#define MAP_TimerLoadGet                                                              TimerLoadGet
N#endif
N#ifdef ROM_TimerValueGet
N#define MAP_TimerValueGet                                                     \
N        ROM_TimerValueGet
X#define MAP_TimerValueGet                                                             ROM_TimerValueGet
N#else
S#define MAP_TimerValueGet                                                     \
S        TimerValueGet
X#define MAP_TimerValueGet                                                             TimerValueGet
N#endif
N#ifdef ROM_TimerMatchSet
N#define MAP_TimerMatchSet                                                     \
N        ROM_TimerMatchSet
X#define MAP_TimerMatchSet                                                             ROM_TimerMatchSet
N#else
S#define MAP_TimerMatchSet                                                     \
S        TimerMatchSet
X#define MAP_TimerMatchSet                                                             TimerMatchSet
N#endif
N#ifdef ROM_TimerMatchGet
N#define MAP_TimerMatchGet                                                     \
N        ROM_TimerMatchGet
X#define MAP_TimerMatchGet                                                             ROM_TimerMatchGet
N#else
S#define MAP_TimerMatchGet                                                     \
S        TimerMatchGet
X#define MAP_TimerMatchGet                                                             TimerMatchGet
N#endif
N#ifdef ROM_TimerIntEnable
N#define MAP_TimerIntEnable                                                    \
N        ROM_TimerIntEnable
X#define MAP_TimerIntEnable                                                            ROM_TimerIntEnable
N#else
S#define MAP_TimerIntEnable                                                    \
S        TimerIntEnable
X#define MAP_TimerIntEnable                                                            TimerIntEnable
N#endif
N#ifdef ROM_TimerIntDisable
N#define MAP_TimerIntDisable                                                   \
N        ROM_TimerIntDisable
X#define MAP_TimerIntDisable                                                           ROM_TimerIntDisable
N#else
S#define MAP_TimerIntDisable                                                   \
S        TimerIntDisable
X#define MAP_TimerIntDisable                                                           TimerIntDisable
N#endif
N#ifdef ROM_TimerIntStatus
N#define MAP_TimerIntStatus                                                    \
N        ROM_TimerIntStatus
X#define MAP_TimerIntStatus                                                            ROM_TimerIntStatus
N#else
S#define MAP_TimerIntStatus                                                    \
S        TimerIntStatus
X#define MAP_TimerIntStatus                                                            TimerIntStatus
N#endif
N#ifdef ROM_TimerControlWaitOnTrigger
N#define MAP_TimerControlWaitOnTrigger                                         \
N        ROM_TimerControlWaitOnTrigger
X#define MAP_TimerControlWaitOnTrigger                                                 ROM_TimerControlWaitOnTrigger
N#else
S#define MAP_TimerControlWaitOnTrigger                                         \
S        TimerControlWaitOnTrigger
X#define MAP_TimerControlWaitOnTrigger                                                 TimerControlWaitOnTrigger
N#endif
N#ifdef ROM_TimerLoadSet64
N#define MAP_TimerLoadSet64                                                    \
N        ROM_TimerLoadSet64
X#define MAP_TimerLoadSet64                                                            ROM_TimerLoadSet64
N#else
S#define MAP_TimerLoadSet64                                                    \
S        TimerLoadSet64
X#define MAP_TimerLoadSet64                                                            TimerLoadSet64
N#endif
N#ifdef ROM_TimerLoadGet64
N#define MAP_TimerLoadGet64                                                    \
N        ROM_TimerLoadGet64
X#define MAP_TimerLoadGet64                                                            ROM_TimerLoadGet64
N#else
S#define MAP_TimerLoadGet64                                                    \
S        TimerLoadGet64
X#define MAP_TimerLoadGet64                                                            TimerLoadGet64
N#endif
N#ifdef ROM_TimerValueGet64
N#define MAP_TimerValueGet64                                                   \
N        ROM_TimerValueGet64
X#define MAP_TimerValueGet64                                                           ROM_TimerValueGet64
N#else
S#define MAP_TimerValueGet64                                                   \
S        TimerValueGet64
X#define MAP_TimerValueGet64                                                           TimerValueGet64
N#endif
N#ifdef ROM_TimerMatchSet64
N#define MAP_TimerMatchSet64                                                   \
N        ROM_TimerMatchSet64
X#define MAP_TimerMatchSet64                                                           ROM_TimerMatchSet64
N#else
S#define MAP_TimerMatchSet64                                                   \
S        TimerMatchSet64
X#define MAP_TimerMatchSet64                                                           TimerMatchSet64
N#endif
N#ifdef ROM_TimerMatchGet64
N#define MAP_TimerMatchGet64                                                   \
N        ROM_TimerMatchGet64
X#define MAP_TimerMatchGet64                                                           ROM_TimerMatchGet64
N#else
S#define MAP_TimerMatchGet64                                                   \
S        TimerMatchGet64
X#define MAP_TimerMatchGet64                                                           TimerMatchGet64
N#endif
N#ifdef ROM_TimerClockSourceGet
S#define MAP_TimerClockSourceGet                                               \
S        ROM_TimerClockSourceGet
X#define MAP_TimerClockSourceGet                                                       ROM_TimerClockSourceGet
N#else
N#define MAP_TimerClockSourceGet                                               \
N        TimerClockSourceGet
X#define MAP_TimerClockSourceGet                                                       TimerClockSourceGet
N#endif
N#ifdef ROM_TimerClockSourceSet
S#define MAP_TimerClockSourceSet                                               \
S        ROM_TimerClockSourceSet
X#define MAP_TimerClockSourceSet                                                       ROM_TimerClockSourceSet
N#else
N#define MAP_TimerClockSourceSet                                               \
N        TimerClockSourceSet
X#define MAP_TimerClockSourceSet                                                       TimerClockSourceSet
N#endif
N#ifdef ROM_TimerADCEventGet
S#define MAP_TimerADCEventGet                                                  \
S        ROM_TimerADCEventGet
X#define MAP_TimerADCEventGet                                                          ROM_TimerADCEventGet
N#else
N#define MAP_TimerADCEventGet                                                  \
N        TimerADCEventGet
X#define MAP_TimerADCEventGet                                                          TimerADCEventGet
N#endif
N#ifdef ROM_TimerADCEventSet
S#define MAP_TimerADCEventSet                                                  \
S        ROM_TimerADCEventSet
X#define MAP_TimerADCEventSet                                                          ROM_TimerADCEventSet
N#else
N#define MAP_TimerADCEventSet                                                  \
N        TimerADCEventSet
X#define MAP_TimerADCEventSet                                                          TimerADCEventSet
N#endif
N#ifdef ROM_TimerDMAEventGet
S#define MAP_TimerDMAEventGet                                                  \
S        ROM_TimerDMAEventGet
X#define MAP_TimerDMAEventGet                                                          ROM_TimerDMAEventGet
N#else
N#define MAP_TimerDMAEventGet                                                  \
N        TimerDMAEventGet
X#define MAP_TimerDMAEventGet                                                          TimerDMAEventGet
N#endif
N#ifdef ROM_TimerDMAEventSet
S#define MAP_TimerDMAEventSet                                                  \
S        ROM_TimerDMAEventSet
X#define MAP_TimerDMAEventSet                                                          ROM_TimerDMAEventSet
N#else
N#define MAP_TimerDMAEventSet                                                  \
N        TimerDMAEventSet
X#define MAP_TimerDMAEventSet                                                          TimerDMAEventSet
N#endif
N#ifdef ROM_TimerSynchronize
S#define MAP_TimerSynchronize                                                  \
S        ROM_TimerSynchronize
X#define MAP_TimerSynchronize                                                          ROM_TimerSynchronize
N#else
N#define MAP_TimerSynchronize                                                  \
N        TimerSynchronize
X#define MAP_TimerSynchronize                                                          TimerSynchronize
N#endif
N
N//*****************************************************************************
N//
N// Macros for the UART API.
N//
N//*****************************************************************************
N#ifdef ROM_UARTCharPut
N#define MAP_UARTCharPut                                                       \
N        ROM_UARTCharPut
X#define MAP_UARTCharPut                                                               ROM_UARTCharPut
N#else
S#define MAP_UARTCharPut                                                       \
S        UARTCharPut
X#define MAP_UARTCharPut                                                               UARTCharPut
N#endif
N#ifdef ROM_UARTParityModeSet
N#define MAP_UARTParityModeSet                                                 \
N        ROM_UARTParityModeSet
X#define MAP_UARTParityModeSet                                                         ROM_UARTParityModeSet
N#else
S#define MAP_UARTParityModeSet                                                 \
S        UARTParityModeSet
X#define MAP_UARTParityModeSet                                                         UARTParityModeSet
N#endif
N#ifdef ROM_UARTParityModeGet
N#define MAP_UARTParityModeGet                                                 \
N        ROM_UARTParityModeGet
X#define MAP_UARTParityModeGet                                                         ROM_UARTParityModeGet
N#else
S#define MAP_UARTParityModeGet                                                 \
S        UARTParityModeGet
X#define MAP_UARTParityModeGet                                                         UARTParityModeGet
N#endif
N#ifdef ROM_UARTFIFOLevelSet
N#define MAP_UARTFIFOLevelSet                                                  \
N        ROM_UARTFIFOLevelSet
X#define MAP_UARTFIFOLevelSet                                                          ROM_UARTFIFOLevelSet
N#else
S#define MAP_UARTFIFOLevelSet                                                  \
S        UARTFIFOLevelSet
X#define MAP_UARTFIFOLevelSet                                                          UARTFIFOLevelSet
N#endif
N#ifdef ROM_UARTFIFOLevelGet
N#define MAP_UARTFIFOLevelGet                                                  \
N        ROM_UARTFIFOLevelGet
X#define MAP_UARTFIFOLevelGet                                                          ROM_UARTFIFOLevelGet
N#else
S#define MAP_UARTFIFOLevelGet                                                  \
S        UARTFIFOLevelGet
X#define MAP_UARTFIFOLevelGet                                                          UARTFIFOLevelGet
N#endif
N#ifdef ROM_UARTConfigSetExpClk
N#define MAP_UARTConfigSetExpClk                                               \
N        ROM_UARTConfigSetExpClk
X#define MAP_UARTConfigSetExpClk                                                       ROM_UARTConfigSetExpClk
N#else
S#define MAP_UARTConfigSetExpClk                                               \
S        UARTConfigSetExpClk
X#define MAP_UARTConfigSetExpClk                                                       UARTConfigSetExpClk
N#endif
N#ifdef ROM_UARTConfigGetExpClk
N#define MAP_UARTConfigGetExpClk                                               \
N        ROM_UARTConfigGetExpClk
X#define MAP_UARTConfigGetExpClk                                                       ROM_UARTConfigGetExpClk
N#else
S#define MAP_UARTConfigGetExpClk                                               \
S        UARTConfigGetExpClk
X#define MAP_UARTConfigGetExpClk                                                       UARTConfigGetExpClk
N#endif
N#ifdef ROM_UARTEnable
N#define MAP_UARTEnable                                                        \
N        ROM_UARTEnable
X#define MAP_UARTEnable                                                                ROM_UARTEnable
N#else
S#define MAP_UARTEnable                                                        \
S        UARTEnable
X#define MAP_UARTEnable                                                                UARTEnable
N#endif
N#ifdef ROM_UARTDisable
N#define MAP_UARTDisable                                                       \
N        ROM_UARTDisable
X#define MAP_UARTDisable                                                               ROM_UARTDisable
N#else
S#define MAP_UARTDisable                                                       \
S        UARTDisable
X#define MAP_UARTDisable                                                               UARTDisable
N#endif
N#ifdef ROM_UARTEnableSIR
N#define MAP_UARTEnableSIR                                                     \
N        ROM_UARTEnableSIR
X#define MAP_UARTEnableSIR                                                             ROM_UARTEnableSIR
N#else
S#define MAP_UARTEnableSIR                                                     \
S        UARTEnableSIR
X#define MAP_UARTEnableSIR                                                             UARTEnableSIR
N#endif
N#ifdef ROM_UARTDisableSIR
N#define MAP_UARTDisableSIR                                                    \
N        ROM_UARTDisableSIR
X#define MAP_UARTDisableSIR                                                            ROM_UARTDisableSIR
N#else
S#define MAP_UARTDisableSIR                                                    \
S        UARTDisableSIR
X#define MAP_UARTDisableSIR                                                            UARTDisableSIR
N#endif
N#ifdef ROM_UARTCharsAvail
N#define MAP_UARTCharsAvail                                                    \
N        ROM_UARTCharsAvail
X#define MAP_UARTCharsAvail                                                            ROM_UARTCharsAvail
N#else
S#define MAP_UARTCharsAvail                                                    \
S        UARTCharsAvail
X#define MAP_UARTCharsAvail                                                            UARTCharsAvail
N#endif
N#ifdef ROM_UARTSpaceAvail
N#define MAP_UARTSpaceAvail                                                    \
N        ROM_UARTSpaceAvail
X#define MAP_UARTSpaceAvail                                                            ROM_UARTSpaceAvail
N#else
S#define MAP_UARTSpaceAvail                                                    \
S        UARTSpaceAvail
X#define MAP_UARTSpaceAvail                                                            UARTSpaceAvail
N#endif
N#ifdef ROM_UARTCharGetNonBlocking
N#define MAP_UARTCharGetNonBlocking                                            \
N        ROM_UARTCharGetNonBlocking
X#define MAP_UARTCharGetNonBlocking                                                    ROM_UARTCharGetNonBlocking
N#else
S#define MAP_UARTCharGetNonBlocking                                            \
S        UARTCharGetNonBlocking
X#define MAP_UARTCharGetNonBlocking                                                    UARTCharGetNonBlocking
N#endif
N#ifdef ROM_UARTCharGet
N#define MAP_UARTCharGet                                                       \
N        ROM_UARTCharGet
X#define MAP_UARTCharGet                                                               ROM_UARTCharGet
N#else
S#define MAP_UARTCharGet                                                       \
S        UARTCharGet
X#define MAP_UARTCharGet                                                               UARTCharGet
N#endif
N#ifdef ROM_UARTCharPutNonBlocking
N#define MAP_UARTCharPutNonBlocking                                            \
N        ROM_UARTCharPutNonBlocking
X#define MAP_UARTCharPutNonBlocking                                                    ROM_UARTCharPutNonBlocking
N#else
S#define MAP_UARTCharPutNonBlocking                                            \
S        UARTCharPutNonBlocking
X#define MAP_UARTCharPutNonBlocking                                                    UARTCharPutNonBlocking
N#endif
N#ifdef ROM_UARTBreakCtl
N#define MAP_UARTBreakCtl                                                      \
N        ROM_UARTBreakCtl
X#define MAP_UARTBreakCtl                                                              ROM_UARTBreakCtl
N#else
S#define MAP_UARTBreakCtl                                                      \
S        UARTBreakCtl
X#define MAP_UARTBreakCtl                                                              UARTBreakCtl
N#endif
N#ifdef ROM_UARTIntEnable
N#define MAP_UARTIntEnable                                                     \
N        ROM_UARTIntEnable
X#define MAP_UARTIntEnable                                                             ROM_UARTIntEnable
N#else
S#define MAP_UARTIntEnable                                                     \
S        UARTIntEnable
X#define MAP_UARTIntEnable                                                             UARTIntEnable
N#endif
N#ifdef ROM_UARTIntDisable
N#define MAP_UARTIntDisable                                                    \
N        ROM_UARTIntDisable
X#define MAP_UARTIntDisable                                                            ROM_UARTIntDisable
N#else
S#define MAP_UARTIntDisable                                                    \
S        UARTIntDisable
X#define MAP_UARTIntDisable                                                            UARTIntDisable
N#endif
N#ifdef ROM_UARTIntStatus
N#define MAP_UARTIntStatus                                                     \
N        ROM_UARTIntStatus
X#define MAP_UARTIntStatus                                                             ROM_UARTIntStatus
N#else
S#define MAP_UARTIntStatus                                                     \
S        UARTIntStatus
X#define MAP_UARTIntStatus                                                             UARTIntStatus
N#endif
N#ifdef ROM_UARTIntClear
N#define MAP_UARTIntClear                                                      \
N        ROM_UARTIntClear
X#define MAP_UARTIntClear                                                              ROM_UARTIntClear
N#else
S#define MAP_UARTIntClear                                                      \
S        UARTIntClear
X#define MAP_UARTIntClear                                                              UARTIntClear
N#endif
N#ifdef ROM_UARTDMAEnable
N#define MAP_UARTDMAEnable                                                     \
N        ROM_UARTDMAEnable
X#define MAP_UARTDMAEnable                                                             ROM_UARTDMAEnable
N#else
S#define MAP_UARTDMAEnable                                                     \
S        UARTDMAEnable
X#define MAP_UARTDMAEnable                                                             UARTDMAEnable
N#endif
N#ifdef ROM_UARTDMADisable
N#define MAP_UARTDMADisable                                                    \
N        ROM_UARTDMADisable
X#define MAP_UARTDMADisable                                                            ROM_UARTDMADisable
N#else
S#define MAP_UARTDMADisable                                                    \
S        UARTDMADisable
X#define MAP_UARTDMADisable                                                            UARTDMADisable
N#endif
N#ifdef ROM_UARTFIFOEnable
N#define MAP_UARTFIFOEnable                                                    \
N        ROM_UARTFIFOEnable
X#define MAP_UARTFIFOEnable                                                            ROM_UARTFIFOEnable
N#else
S#define MAP_UARTFIFOEnable                                                    \
S        UARTFIFOEnable
X#define MAP_UARTFIFOEnable                                                            UARTFIFOEnable
N#endif
N#ifdef ROM_UARTFIFODisable
N#define MAP_UARTFIFODisable                                                   \
N        ROM_UARTFIFODisable
X#define MAP_UARTFIFODisable                                                           ROM_UARTFIFODisable
N#else
S#define MAP_UARTFIFODisable                                                   \
S        UARTFIFODisable
X#define MAP_UARTFIFODisable                                                           UARTFIFODisable
N#endif
N#ifdef ROM_UARTBusy
N#define MAP_UARTBusy                                                          \
N        ROM_UARTBusy
X#define MAP_UARTBusy                                                                  ROM_UARTBusy
N#else
S#define MAP_UARTBusy                                                          \
S        UARTBusy
X#define MAP_UARTBusy                                                                  UARTBusy
N#endif
N#ifdef ROM_UARTTxIntModeSet
N#define MAP_UARTTxIntModeSet                                                  \
N        ROM_UARTTxIntModeSet
X#define MAP_UARTTxIntModeSet                                                          ROM_UARTTxIntModeSet
N#else
S#define MAP_UARTTxIntModeSet                                                  \
S        UARTTxIntModeSet
X#define MAP_UARTTxIntModeSet                                                          UARTTxIntModeSet
N#endif
N#ifdef ROM_UARTTxIntModeGet
N#define MAP_UARTTxIntModeGet                                                  \
N        ROM_UARTTxIntModeGet
X#define MAP_UARTTxIntModeGet                                                          ROM_UARTTxIntModeGet
N#else
S#define MAP_UARTTxIntModeGet                                                  \
S        UARTTxIntModeGet
X#define MAP_UARTTxIntModeGet                                                          UARTTxIntModeGet
N#endif
N#ifdef ROM_UARTRxErrorGet
N#define MAP_UARTRxErrorGet                                                    \
N        ROM_UARTRxErrorGet
X#define MAP_UARTRxErrorGet                                                            ROM_UARTRxErrorGet
N#else
S#define MAP_UARTRxErrorGet                                                    \
S        UARTRxErrorGet
X#define MAP_UARTRxErrorGet                                                            UARTRxErrorGet
N#endif
N#ifdef ROM_UARTRxErrorClear
N#define MAP_UARTRxErrorClear                                                  \
N        ROM_UARTRxErrorClear
X#define MAP_UARTRxErrorClear                                                          ROM_UARTRxErrorClear
N#else
S#define MAP_UARTRxErrorClear                                                  \
S        UARTRxErrorClear
X#define MAP_UARTRxErrorClear                                                          UARTRxErrorClear
N#endif
N#ifdef ROM_UARTClockSourceSet
N#define MAP_UARTClockSourceSet                                                \
N        ROM_UARTClockSourceSet
X#define MAP_UARTClockSourceSet                                                        ROM_UARTClockSourceSet
N#else
S#define MAP_UARTClockSourceSet                                                \
S        UARTClockSourceSet
X#define MAP_UARTClockSourceSet                                                        UARTClockSourceSet
N#endif
N#ifdef ROM_UARTClockSourceGet
N#define MAP_UARTClockSourceGet                                                \
N        ROM_UARTClockSourceGet
X#define MAP_UARTClockSourceGet                                                        ROM_UARTClockSourceGet
N#else
S#define MAP_UARTClockSourceGet                                                \
S        UARTClockSourceGet
X#define MAP_UARTClockSourceGet                                                        UARTClockSourceGet
N#endif
N#ifdef ROM_UART9BitEnable
N#define MAP_UART9BitEnable                                                    \
N        ROM_UART9BitEnable
X#define MAP_UART9BitEnable                                                            ROM_UART9BitEnable
N#else
S#define MAP_UART9BitEnable                                                    \
S        UART9BitEnable
X#define MAP_UART9BitEnable                                                            UART9BitEnable
N#endif
N#ifdef ROM_UART9BitDisable
N#define MAP_UART9BitDisable                                                   \
N        ROM_UART9BitDisable
X#define MAP_UART9BitDisable                                                           ROM_UART9BitDisable
N#else
S#define MAP_UART9BitDisable                                                   \
S        UART9BitDisable
X#define MAP_UART9BitDisable                                                           UART9BitDisable
N#endif
N#ifdef ROM_UART9BitAddrSet
N#define MAP_UART9BitAddrSet                                                   \
N        ROM_UART9BitAddrSet
X#define MAP_UART9BitAddrSet                                                           ROM_UART9BitAddrSet
N#else
S#define MAP_UART9BitAddrSet                                                   \
S        UART9BitAddrSet
X#define MAP_UART9BitAddrSet                                                           UART9BitAddrSet
N#endif
N#ifdef ROM_UART9BitAddrSend
N#define MAP_UART9BitAddrSend                                                  \
N        ROM_UART9BitAddrSend
X#define MAP_UART9BitAddrSend                                                          ROM_UART9BitAddrSend
N#else
S#define MAP_UART9BitAddrSend                                                  \
S        UART9BitAddrSend
X#define MAP_UART9BitAddrSend                                                          UART9BitAddrSend
N#endif
N#ifdef ROM_UARTSmartCardDisable
S#define MAP_UARTSmartCardDisable                                              \
S        ROM_UARTSmartCardDisable
X#define MAP_UARTSmartCardDisable                                                      ROM_UARTSmartCardDisable
N#else
N#define MAP_UARTSmartCardDisable                                              \
N        UARTSmartCardDisable
X#define MAP_UARTSmartCardDisable                                                      UARTSmartCardDisable
N#endif
N#ifdef ROM_UARTSmartCardEnable
S#define MAP_UARTSmartCardEnable                                               \
S        ROM_UARTSmartCardEnable
X#define MAP_UARTSmartCardEnable                                                       ROM_UARTSmartCardEnable
N#else
N#define MAP_UARTSmartCardEnable                                               \
N        UARTSmartCardEnable
X#define MAP_UARTSmartCardEnable                                                       UARTSmartCardEnable
N#endif
N#ifdef ROM_UARTModemControlClear
N#define MAP_UARTModemControlClear                                             \
N        ROM_UARTModemControlClear
X#define MAP_UARTModemControlClear                                                     ROM_UARTModemControlClear
N#else
S#define MAP_UARTModemControlClear                                             \
S        UARTModemControlClear
X#define MAP_UARTModemControlClear                                                     UARTModemControlClear
N#endif
N#ifdef ROM_UARTModemControlGet
S#define MAP_UARTModemControlGet                                               \
S        ROM_UARTModemControlGet
X#define MAP_UARTModemControlGet                                                       ROM_UARTModemControlGet
N#else
N#define MAP_UARTModemControlGet                                               \
N        UARTModemControlGet
X#define MAP_UARTModemControlGet                                                       UARTModemControlGet
N#endif
N#ifdef ROM_UARTModemControlSet
S#define MAP_UARTModemControlSet                                               \
S        ROM_UARTModemControlSet
X#define MAP_UARTModemControlSet                                                       ROM_UARTModemControlSet
N#else
N#define MAP_UARTModemControlSet                                               \
N        UARTModemControlSet
X#define MAP_UARTModemControlSet                                                       UARTModemControlSet
N#endif
N#ifdef ROM_UARTModemStatusGet
S#define MAP_UARTModemStatusGet                                                \
S        ROM_UARTModemStatusGet
X#define MAP_UARTModemStatusGet                                                        ROM_UARTModemStatusGet
N#else
N#define MAP_UARTModemStatusGet                                                \
N        UARTModemStatusGet
X#define MAP_UARTModemStatusGet                                                        UARTModemStatusGet
N#endif
N#ifdef ROM_UARTFlowControlGet
S#define MAP_UARTFlowControlGet                                                \
S        ROM_UARTFlowControlGet
X#define MAP_UARTFlowControlGet                                                        ROM_UARTFlowControlGet
N#else
N#define MAP_UARTFlowControlGet                                                \
N        UARTFlowControlGet
X#define MAP_UARTFlowControlGet                                                        UARTFlowControlGet
N#endif
N#ifdef ROM_UARTFlowControlSet
S#define MAP_UARTFlowControlSet                                                \
S        ROM_UARTFlowControlSet
X#define MAP_UARTFlowControlSet                                                        ROM_UARTFlowControlSet
N#else
N#define MAP_UARTFlowControlSet                                                \
N        UARTFlowControlSet
X#define MAP_UARTFlowControlSet                                                        UARTFlowControlSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the uDMA API.
N//
N//*****************************************************************************
N#ifdef ROM_uDMAChannelTransferSet
N#define MAP_uDMAChannelTransferSet                                            \
N        ROM_uDMAChannelTransferSet
X#define MAP_uDMAChannelTransferSet                                                    ROM_uDMAChannelTransferSet
N#else
S#define MAP_uDMAChannelTransferSet                                            \
S        uDMAChannelTransferSet
X#define MAP_uDMAChannelTransferSet                                                    uDMAChannelTransferSet
N#endif
N#ifdef ROM_uDMAEnable
N#define MAP_uDMAEnable                                                        \
N        ROM_uDMAEnable
X#define MAP_uDMAEnable                                                                ROM_uDMAEnable
N#else
S#define MAP_uDMAEnable                                                        \
S        uDMAEnable
X#define MAP_uDMAEnable                                                                uDMAEnable
N#endif
N#ifdef ROM_uDMADisable
N#define MAP_uDMADisable                                                       \
N        ROM_uDMADisable
X#define MAP_uDMADisable                                                               ROM_uDMADisable
N#else
S#define MAP_uDMADisable                                                       \
S        uDMADisable
X#define MAP_uDMADisable                                                               uDMADisable
N#endif
N#ifdef ROM_uDMAErrorStatusGet
N#define MAP_uDMAErrorStatusGet                                                \
N        ROM_uDMAErrorStatusGet
X#define MAP_uDMAErrorStatusGet                                                        ROM_uDMAErrorStatusGet
N#else
S#define MAP_uDMAErrorStatusGet                                                \
S        uDMAErrorStatusGet
X#define MAP_uDMAErrorStatusGet                                                        uDMAErrorStatusGet
N#endif
N#ifdef ROM_uDMAErrorStatusClear
N#define MAP_uDMAErrorStatusClear                                              \
N        ROM_uDMAErrorStatusClear
X#define MAP_uDMAErrorStatusClear                                                      ROM_uDMAErrorStatusClear
N#else
S#define MAP_uDMAErrorStatusClear                                              \
S        uDMAErrorStatusClear
X#define MAP_uDMAErrorStatusClear                                                      uDMAErrorStatusClear
N#endif
N#ifdef ROM_uDMAChannelEnable
N#define MAP_uDMAChannelEnable                                                 \
N        ROM_uDMAChannelEnable
X#define MAP_uDMAChannelEnable                                                         ROM_uDMAChannelEnable
N#else
S#define MAP_uDMAChannelEnable                                                 \
S        uDMAChannelEnable
X#define MAP_uDMAChannelEnable                                                         uDMAChannelEnable
N#endif
N#ifdef ROM_uDMAChannelDisable
N#define MAP_uDMAChannelDisable                                                \
N        ROM_uDMAChannelDisable
X#define MAP_uDMAChannelDisable                                                        ROM_uDMAChannelDisable
N#else
S#define MAP_uDMAChannelDisable                                                \
S        uDMAChannelDisable
X#define MAP_uDMAChannelDisable                                                        uDMAChannelDisable
N#endif
N#ifdef ROM_uDMAChannelIsEnabled
N#define MAP_uDMAChannelIsEnabled                                              \
N        ROM_uDMAChannelIsEnabled
X#define MAP_uDMAChannelIsEnabled                                                      ROM_uDMAChannelIsEnabled
N#else
S#define MAP_uDMAChannelIsEnabled                                              \
S        uDMAChannelIsEnabled
X#define MAP_uDMAChannelIsEnabled                                                      uDMAChannelIsEnabled
N#endif
N#ifdef ROM_uDMAControlBaseSet
N#define MAP_uDMAControlBaseSet                                                \
N        ROM_uDMAControlBaseSet
X#define MAP_uDMAControlBaseSet                                                        ROM_uDMAControlBaseSet
N#else
S#define MAP_uDMAControlBaseSet                                                \
S        uDMAControlBaseSet
X#define MAP_uDMAControlBaseSet                                                        uDMAControlBaseSet
N#endif
N#ifdef ROM_uDMAControlBaseGet
N#define MAP_uDMAControlBaseGet                                                \
N        ROM_uDMAControlBaseGet
X#define MAP_uDMAControlBaseGet                                                        ROM_uDMAControlBaseGet
N#else
S#define MAP_uDMAControlBaseGet                                                \
S        uDMAControlBaseGet
X#define MAP_uDMAControlBaseGet                                                        uDMAControlBaseGet
N#endif
N#ifdef ROM_uDMAChannelRequest
N#define MAP_uDMAChannelRequest                                                \
N        ROM_uDMAChannelRequest
X#define MAP_uDMAChannelRequest                                                        ROM_uDMAChannelRequest
N#else
S#define MAP_uDMAChannelRequest                                                \
S        uDMAChannelRequest
X#define MAP_uDMAChannelRequest                                                        uDMAChannelRequest
N#endif
N#ifdef ROM_uDMAChannelAttributeEnable
N#define MAP_uDMAChannelAttributeEnable                                        \
N        ROM_uDMAChannelAttributeEnable
X#define MAP_uDMAChannelAttributeEnable                                                ROM_uDMAChannelAttributeEnable
N#else
S#define MAP_uDMAChannelAttributeEnable                                        \
S        uDMAChannelAttributeEnable
X#define MAP_uDMAChannelAttributeEnable                                                uDMAChannelAttributeEnable
N#endif
N#ifdef ROM_uDMAChannelAttributeDisable
N#define MAP_uDMAChannelAttributeDisable                                       \
N        ROM_uDMAChannelAttributeDisable
X#define MAP_uDMAChannelAttributeDisable                                               ROM_uDMAChannelAttributeDisable
N#else
S#define MAP_uDMAChannelAttributeDisable                                       \
S        uDMAChannelAttributeDisable
X#define MAP_uDMAChannelAttributeDisable                                               uDMAChannelAttributeDisable
N#endif
N#ifdef ROM_uDMAChannelAttributeGet
N#define MAP_uDMAChannelAttributeGet                                           \
N        ROM_uDMAChannelAttributeGet
X#define MAP_uDMAChannelAttributeGet                                                   ROM_uDMAChannelAttributeGet
N#else
S#define MAP_uDMAChannelAttributeGet                                           \
S        uDMAChannelAttributeGet
X#define MAP_uDMAChannelAttributeGet                                                   uDMAChannelAttributeGet
N#endif
N#ifdef ROM_uDMAChannelControlSet
N#define MAP_uDMAChannelControlSet                                             \
N        ROM_uDMAChannelControlSet
X#define MAP_uDMAChannelControlSet                                                     ROM_uDMAChannelControlSet
N#else
S#define MAP_uDMAChannelControlSet                                             \
S        uDMAChannelControlSet
X#define MAP_uDMAChannelControlSet                                                     uDMAChannelControlSet
N#endif
N#ifdef ROM_uDMAChannelSizeGet
N#define MAP_uDMAChannelSizeGet                                                \
N        ROM_uDMAChannelSizeGet
X#define MAP_uDMAChannelSizeGet                                                        ROM_uDMAChannelSizeGet
N#else
S#define MAP_uDMAChannelSizeGet                                                \
S        uDMAChannelSizeGet
X#define MAP_uDMAChannelSizeGet                                                        uDMAChannelSizeGet
N#endif
N#ifdef ROM_uDMAChannelModeGet
N#define MAP_uDMAChannelModeGet                                                \
N        ROM_uDMAChannelModeGet
X#define MAP_uDMAChannelModeGet                                                        ROM_uDMAChannelModeGet
N#else
S#define MAP_uDMAChannelModeGet                                                \
S        uDMAChannelModeGet
X#define MAP_uDMAChannelModeGet                                                        uDMAChannelModeGet
N#endif
N#ifdef ROM_uDMAChannelSelectSecondary
N#define MAP_uDMAChannelSelectSecondary                                        \
N        ROM_uDMAChannelSelectSecondary
X#define MAP_uDMAChannelSelectSecondary                                                ROM_uDMAChannelSelectSecondary
N#else
S#define MAP_uDMAChannelSelectSecondary                                        \
S        uDMAChannelSelectSecondary
X#define MAP_uDMAChannelSelectSecondary                                                uDMAChannelSelectSecondary
N#endif
N#ifdef ROM_uDMAChannelSelectDefault
N#define MAP_uDMAChannelSelectDefault                                          \
N        ROM_uDMAChannelSelectDefault
X#define MAP_uDMAChannelSelectDefault                                                  ROM_uDMAChannelSelectDefault
N#else
S#define MAP_uDMAChannelSelectDefault                                          \
S        uDMAChannelSelectDefault
X#define MAP_uDMAChannelSelectDefault                                                  uDMAChannelSelectDefault
N#endif
N#ifdef ROM_uDMAIntStatus
N#define MAP_uDMAIntStatus                                                     \
N        ROM_uDMAIntStatus
X#define MAP_uDMAIntStatus                                                             ROM_uDMAIntStatus
N#else
S#define MAP_uDMAIntStatus                                                     \
S        uDMAIntStatus
X#define MAP_uDMAIntStatus                                                             uDMAIntStatus
N#endif
N#ifdef ROM_uDMAIntClear
N#define MAP_uDMAIntClear                                                      \
N        ROM_uDMAIntClear
X#define MAP_uDMAIntClear                                                              ROM_uDMAIntClear
N#else
S#define MAP_uDMAIntClear                                                      \
S        uDMAIntClear
X#define MAP_uDMAIntClear                                                              uDMAIntClear
N#endif
N#ifdef ROM_uDMAControlAlternateBaseGet
N#define MAP_uDMAControlAlternateBaseGet                                       \
N        ROM_uDMAControlAlternateBaseGet
X#define MAP_uDMAControlAlternateBaseGet                                               ROM_uDMAControlAlternateBaseGet
N#else
S#define MAP_uDMAControlAlternateBaseGet                                       \
S        uDMAControlAlternateBaseGet
X#define MAP_uDMAControlAlternateBaseGet                                               uDMAControlAlternateBaseGet
N#endif
N#ifdef ROM_uDMAChannelScatterGatherSet
N#define MAP_uDMAChannelScatterGatherSet                                       \
N        ROM_uDMAChannelScatterGatherSet
X#define MAP_uDMAChannelScatterGatherSet                                               ROM_uDMAChannelScatterGatherSet
N#else
S#define MAP_uDMAChannelScatterGatherSet                                       \
S        uDMAChannelScatterGatherSet
X#define MAP_uDMAChannelScatterGatherSet                                               uDMAChannelScatterGatherSet
N#endif
N#ifdef ROM_uDMAChannelAssign
N#define MAP_uDMAChannelAssign                                                 \
N        ROM_uDMAChannelAssign
X#define MAP_uDMAChannelAssign                                                         ROM_uDMAChannelAssign
N#else
S#define MAP_uDMAChannelAssign                                                 \
S        uDMAChannelAssign
X#define MAP_uDMAChannelAssign                                                         uDMAChannelAssign
N#endif
N
N//*****************************************************************************
N//
N// Macros for the USB API.
N//
N//*****************************************************************************
N#ifdef ROM_USBDevAddrGet
N#define MAP_USBDevAddrGet                                                     \
N        ROM_USBDevAddrGet
X#define MAP_USBDevAddrGet                                                             ROM_USBDevAddrGet
N#else
S#define MAP_USBDevAddrGet                                                     \
S        USBDevAddrGet
X#define MAP_USBDevAddrGet                                                             USBDevAddrGet
N#endif
N#ifdef ROM_USBDevAddrSet
N#define MAP_USBDevAddrSet                                                     \
N        ROM_USBDevAddrSet
X#define MAP_USBDevAddrSet                                                             ROM_USBDevAddrSet
N#else
S#define MAP_USBDevAddrSet                                                     \
S        USBDevAddrSet
X#define MAP_USBDevAddrSet                                                             USBDevAddrSet
N#endif
N#ifdef ROM_USBDevConnect
N#define MAP_USBDevConnect                                                     \
N        ROM_USBDevConnect
X#define MAP_USBDevConnect                                                             ROM_USBDevConnect
N#else
S#define MAP_USBDevConnect                                                     \
S        USBDevConnect
X#define MAP_USBDevConnect                                                             USBDevConnect
N#endif
N#ifdef ROM_USBDevDisconnect
N#define MAP_USBDevDisconnect                                                  \
N        ROM_USBDevDisconnect
X#define MAP_USBDevDisconnect                                                          ROM_USBDevDisconnect
N#else
S#define MAP_USBDevDisconnect                                                  \
S        USBDevDisconnect
X#define MAP_USBDevDisconnect                                                          USBDevDisconnect
N#endif
N#ifdef ROM_USBDevEndpointConfigSet
N#define MAP_USBDevEndpointConfigSet                                           \
N        ROM_USBDevEndpointConfigSet
X#define MAP_USBDevEndpointConfigSet                                                   ROM_USBDevEndpointConfigSet
N#else
S#define MAP_USBDevEndpointConfigSet                                           \
S        USBDevEndpointConfigSet
X#define MAP_USBDevEndpointConfigSet                                                   USBDevEndpointConfigSet
N#endif
N#ifdef ROM_USBDevEndpointDataAck
N#define MAP_USBDevEndpointDataAck                                             \
N        ROM_USBDevEndpointDataAck
X#define MAP_USBDevEndpointDataAck                                                     ROM_USBDevEndpointDataAck
N#else
S#define MAP_USBDevEndpointDataAck                                             \
S        USBDevEndpointDataAck
X#define MAP_USBDevEndpointDataAck                                                     USBDevEndpointDataAck
N#endif
N#ifdef ROM_USBDevEndpointStall
N#define MAP_USBDevEndpointStall                                               \
N        ROM_USBDevEndpointStall
X#define MAP_USBDevEndpointStall                                                       ROM_USBDevEndpointStall
N#else
S#define MAP_USBDevEndpointStall                                               \
S        USBDevEndpointStall
X#define MAP_USBDevEndpointStall                                                       USBDevEndpointStall
N#endif
N#ifdef ROM_USBDevEndpointStallClear
N#define MAP_USBDevEndpointStallClear                                          \
N        ROM_USBDevEndpointStallClear
X#define MAP_USBDevEndpointStallClear                                                  ROM_USBDevEndpointStallClear
N#else
S#define MAP_USBDevEndpointStallClear                                          \
S        USBDevEndpointStallClear
X#define MAP_USBDevEndpointStallClear                                                  USBDevEndpointStallClear
N#endif
N#ifdef ROM_USBDevEndpointStatusClear
N#define MAP_USBDevEndpointStatusClear                                         \
N        ROM_USBDevEndpointStatusClear
X#define MAP_USBDevEndpointStatusClear                                                 ROM_USBDevEndpointStatusClear
N#else
S#define MAP_USBDevEndpointStatusClear                                         \
S        USBDevEndpointStatusClear
X#define MAP_USBDevEndpointStatusClear                                                 USBDevEndpointStatusClear
N#endif
N#ifdef ROM_USBEndpointDataGet
N#define MAP_USBEndpointDataGet                                                \
N        ROM_USBEndpointDataGet
X#define MAP_USBEndpointDataGet                                                        ROM_USBEndpointDataGet
N#else
S#define MAP_USBEndpointDataGet                                                \
S        USBEndpointDataGet
X#define MAP_USBEndpointDataGet                                                        USBEndpointDataGet
N#endif
N#ifdef ROM_USBEndpointDataPut
N#define MAP_USBEndpointDataPut                                                \
N        ROM_USBEndpointDataPut
X#define MAP_USBEndpointDataPut                                                        ROM_USBEndpointDataPut
N#else
S#define MAP_USBEndpointDataPut                                                \
S        USBEndpointDataPut
X#define MAP_USBEndpointDataPut                                                        USBEndpointDataPut
N#endif
N#ifdef ROM_USBEndpointDataSend
N#define MAP_USBEndpointDataSend                                               \
N        ROM_USBEndpointDataSend
X#define MAP_USBEndpointDataSend                                                       ROM_USBEndpointDataSend
N#else
S#define MAP_USBEndpointDataSend                                               \
S        USBEndpointDataSend
X#define MAP_USBEndpointDataSend                                                       USBEndpointDataSend
N#endif
N#ifdef ROM_USBEndpointDataToggleClear
N#define MAP_USBEndpointDataToggleClear                                        \
N        ROM_USBEndpointDataToggleClear
X#define MAP_USBEndpointDataToggleClear                                                ROM_USBEndpointDataToggleClear
N#else
S#define MAP_USBEndpointDataToggleClear                                        \
S        USBEndpointDataToggleClear
X#define MAP_USBEndpointDataToggleClear                                                USBEndpointDataToggleClear
N#endif
N#ifdef ROM_USBEndpointStatus
N#define MAP_USBEndpointStatus                                                 \
N        ROM_USBEndpointStatus
X#define MAP_USBEndpointStatus                                                         ROM_USBEndpointStatus
N#else
S#define MAP_USBEndpointStatus                                                 \
S        USBEndpointStatus
X#define MAP_USBEndpointStatus                                                         USBEndpointStatus
N#endif
N#ifdef ROM_USBFIFOAddrGet
N#define MAP_USBFIFOAddrGet                                                    \
N        ROM_USBFIFOAddrGet
X#define MAP_USBFIFOAddrGet                                                            ROM_USBFIFOAddrGet
N#else
S#define MAP_USBFIFOAddrGet                                                    \
S        USBFIFOAddrGet
X#define MAP_USBFIFOAddrGet                                                            USBFIFOAddrGet
N#endif
N#ifdef ROM_USBFIFOConfigGet
N#define MAP_USBFIFOConfigGet                                                  \
N        ROM_USBFIFOConfigGet
X#define MAP_USBFIFOConfigGet                                                          ROM_USBFIFOConfigGet
N#else
S#define MAP_USBFIFOConfigGet                                                  \
S        USBFIFOConfigGet
X#define MAP_USBFIFOConfigGet                                                          USBFIFOConfigGet
N#endif
N#ifdef ROM_USBFIFOConfigSet
N#define MAP_USBFIFOConfigSet                                                  \
N        ROM_USBFIFOConfigSet
X#define MAP_USBFIFOConfigSet                                                          ROM_USBFIFOConfigSet
N#else
S#define MAP_USBFIFOConfigSet                                                  \
S        USBFIFOConfigSet
X#define MAP_USBFIFOConfigSet                                                          USBFIFOConfigSet
N#endif
N#ifdef ROM_USBFIFOFlush
N#define MAP_USBFIFOFlush                                                      \
N        ROM_USBFIFOFlush
X#define MAP_USBFIFOFlush                                                              ROM_USBFIFOFlush
N#else
S#define MAP_USBFIFOFlush                                                      \
S        USBFIFOFlush
X#define MAP_USBFIFOFlush                                                              USBFIFOFlush
N#endif
N#ifdef ROM_USBFrameNumberGet
N#define MAP_USBFrameNumberGet                                                 \
N        ROM_USBFrameNumberGet
X#define MAP_USBFrameNumberGet                                                         ROM_USBFrameNumberGet
N#else
S#define MAP_USBFrameNumberGet                                                 \
S        USBFrameNumberGet
X#define MAP_USBFrameNumberGet                                                         USBFrameNumberGet
N#endif
N#ifdef ROM_USBHostAddrGet
N#define MAP_USBHostAddrGet                                                    \
N        ROM_USBHostAddrGet
X#define MAP_USBHostAddrGet                                                            ROM_USBHostAddrGet
N#else
S#define MAP_USBHostAddrGet                                                    \
S        USBHostAddrGet
X#define MAP_USBHostAddrGet                                                            USBHostAddrGet
N#endif
N#ifdef ROM_USBHostAddrSet
N#define MAP_USBHostAddrSet                                                    \
N        ROM_USBHostAddrSet
X#define MAP_USBHostAddrSet                                                            ROM_USBHostAddrSet
N#else
S#define MAP_USBHostAddrSet                                                    \
S        USBHostAddrSet
X#define MAP_USBHostAddrSet                                                            USBHostAddrSet
N#endif
N#ifdef ROM_USBHostEndpointConfig
N#define MAP_USBHostEndpointConfig                                             \
N        ROM_USBHostEndpointConfig
X#define MAP_USBHostEndpointConfig                                                     ROM_USBHostEndpointConfig
N#else
S#define MAP_USBHostEndpointConfig                                             \
S        USBHostEndpointConfig
X#define MAP_USBHostEndpointConfig                                                     USBHostEndpointConfig
N#endif
N#ifdef ROM_USBHostEndpointDataAck
N#define MAP_USBHostEndpointDataAck                                            \
N        ROM_USBHostEndpointDataAck
X#define MAP_USBHostEndpointDataAck                                                    ROM_USBHostEndpointDataAck
N#else
S#define MAP_USBHostEndpointDataAck                                            \
S        USBHostEndpointDataAck
X#define MAP_USBHostEndpointDataAck                                                    USBHostEndpointDataAck
N#endif
N#ifdef ROM_USBHostEndpointDataToggle
N#define MAP_USBHostEndpointDataToggle                                         \
N        ROM_USBHostEndpointDataToggle
X#define MAP_USBHostEndpointDataToggle                                                 ROM_USBHostEndpointDataToggle
N#else
S#define MAP_USBHostEndpointDataToggle                                         \
S        USBHostEndpointDataToggle
X#define MAP_USBHostEndpointDataToggle                                                 USBHostEndpointDataToggle
N#endif
N#ifdef ROM_USBHostEndpointStatusClear
N#define MAP_USBHostEndpointStatusClear                                        \
N        ROM_USBHostEndpointStatusClear
X#define MAP_USBHostEndpointStatusClear                                                ROM_USBHostEndpointStatusClear
N#else
S#define MAP_USBHostEndpointStatusClear                                        \
S        USBHostEndpointStatusClear
X#define MAP_USBHostEndpointStatusClear                                                USBHostEndpointStatusClear
N#endif
N#ifdef ROM_USBHostHubAddrGet
N#define MAP_USBHostHubAddrGet                                                 \
N        ROM_USBHostHubAddrGet
X#define MAP_USBHostHubAddrGet                                                         ROM_USBHostHubAddrGet
N#else
S#define MAP_USBHostHubAddrGet                                                 \
S        USBHostHubAddrGet
X#define MAP_USBHostHubAddrGet                                                         USBHostHubAddrGet
N#endif
N#ifdef ROM_USBHostHubAddrSet
N#define MAP_USBHostHubAddrSet                                                 \
N        ROM_USBHostHubAddrSet
X#define MAP_USBHostHubAddrSet                                                         ROM_USBHostHubAddrSet
N#else
S#define MAP_USBHostHubAddrSet                                                 \
S        USBHostHubAddrSet
X#define MAP_USBHostHubAddrSet                                                         USBHostHubAddrSet
N#endif
N#ifdef ROM_USBHostPwrDisable
N#define MAP_USBHostPwrDisable                                                 \
N        ROM_USBHostPwrDisable
X#define MAP_USBHostPwrDisable                                                         ROM_USBHostPwrDisable
N#else
S#define MAP_USBHostPwrDisable                                                 \
S        USBHostPwrDisable
X#define MAP_USBHostPwrDisable                                                         USBHostPwrDisable
N#endif
N#ifdef ROM_USBHostPwrEnable
N#define MAP_USBHostPwrEnable                                                  \
N        ROM_USBHostPwrEnable
X#define MAP_USBHostPwrEnable                                                          ROM_USBHostPwrEnable
N#else
S#define MAP_USBHostPwrEnable                                                  \
S        USBHostPwrEnable
X#define MAP_USBHostPwrEnable                                                          USBHostPwrEnable
N#endif
N#ifdef ROM_USBHostPwrConfig
N#define MAP_USBHostPwrConfig                                                  \
N        ROM_USBHostPwrConfig
X#define MAP_USBHostPwrConfig                                                          ROM_USBHostPwrConfig
N#else
S#define MAP_USBHostPwrConfig                                                  \
S        USBHostPwrConfig
X#define MAP_USBHostPwrConfig                                                          USBHostPwrConfig
N#endif
N#ifdef ROM_USBHostPwrFaultDisable
N#define MAP_USBHostPwrFaultDisable                                            \
N        ROM_USBHostPwrFaultDisable
X#define MAP_USBHostPwrFaultDisable                                                    ROM_USBHostPwrFaultDisable
N#else
S#define MAP_USBHostPwrFaultDisable                                            \
S        USBHostPwrFaultDisable
X#define MAP_USBHostPwrFaultDisable                                                    USBHostPwrFaultDisable
N#endif
N#ifdef ROM_USBHostPwrFaultEnable
N#define MAP_USBHostPwrFaultEnable                                             \
N        ROM_USBHostPwrFaultEnable
X#define MAP_USBHostPwrFaultEnable                                                     ROM_USBHostPwrFaultEnable
N#else
S#define MAP_USBHostPwrFaultEnable                                             \
S        USBHostPwrFaultEnable
X#define MAP_USBHostPwrFaultEnable                                                     USBHostPwrFaultEnable
N#endif
N#ifdef ROM_USBHostRequestIN
N#define MAP_USBHostRequestIN                                                  \
N        ROM_USBHostRequestIN
X#define MAP_USBHostRequestIN                                                          ROM_USBHostRequestIN
N#else
S#define MAP_USBHostRequestIN                                                  \
S        USBHostRequestIN
X#define MAP_USBHostRequestIN                                                          USBHostRequestIN
N#endif
N#ifdef ROM_USBHostRequestStatus
N#define MAP_USBHostRequestStatus                                              \
N        ROM_USBHostRequestStatus
X#define MAP_USBHostRequestStatus                                                      ROM_USBHostRequestStatus
N#else
S#define MAP_USBHostRequestStatus                                              \
S        USBHostRequestStatus
X#define MAP_USBHostRequestStatus                                                      USBHostRequestStatus
N#endif
N#ifdef ROM_USBHostReset
N#define MAP_USBHostReset                                                      \
N        ROM_USBHostReset
X#define MAP_USBHostReset                                                              ROM_USBHostReset
N#else
S#define MAP_USBHostReset                                                      \
S        USBHostReset
X#define MAP_USBHostReset                                                              USBHostReset
N#endif
N#ifdef ROM_USBHostResume
N#define MAP_USBHostResume                                                     \
N        ROM_USBHostResume
X#define MAP_USBHostResume                                                             ROM_USBHostResume
N#else
S#define MAP_USBHostResume                                                     \
S        USBHostResume
X#define MAP_USBHostResume                                                             USBHostResume
N#endif
N#ifdef ROM_USBHostSpeedGet
N#define MAP_USBHostSpeedGet                                                   \
N        ROM_USBHostSpeedGet
X#define MAP_USBHostSpeedGet                                                           ROM_USBHostSpeedGet
N#else
S#define MAP_USBHostSpeedGet                                                   \
S        USBHostSpeedGet
X#define MAP_USBHostSpeedGet                                                           USBHostSpeedGet
N#endif
N#ifdef ROM_USBHostSuspend
N#define MAP_USBHostSuspend                                                    \
N        ROM_USBHostSuspend
X#define MAP_USBHostSuspend                                                            ROM_USBHostSuspend
N#else
S#define MAP_USBHostSuspend                                                    \
S        USBHostSuspend
X#define MAP_USBHostSuspend                                                            USBHostSuspend
N#endif
N#ifdef ROM_USBDevEndpointConfigGet
N#define MAP_USBDevEndpointConfigGet                                           \
N        ROM_USBDevEndpointConfigGet
X#define MAP_USBDevEndpointConfigGet                                                   ROM_USBDevEndpointConfigGet
N#else
S#define MAP_USBDevEndpointConfigGet                                           \
S        USBDevEndpointConfigGet
X#define MAP_USBDevEndpointConfigGet                                                   USBDevEndpointConfigGet
N#endif
N#ifdef ROM_USBEndpointDMAEnable
N#define MAP_USBEndpointDMAEnable                                              \
N        ROM_USBEndpointDMAEnable
X#define MAP_USBEndpointDMAEnable                                                      ROM_USBEndpointDMAEnable
N#else
S#define MAP_USBEndpointDMAEnable                                              \
S        USBEndpointDMAEnable
X#define MAP_USBEndpointDMAEnable                                                      USBEndpointDMAEnable
N#endif
N#ifdef ROM_USBEndpointDMADisable
N#define MAP_USBEndpointDMADisable                                             \
N        ROM_USBEndpointDMADisable
X#define MAP_USBEndpointDMADisable                                                     ROM_USBEndpointDMADisable
N#else
S#define MAP_USBEndpointDMADisable                                             \
S        USBEndpointDMADisable
X#define MAP_USBEndpointDMADisable                                                     USBEndpointDMADisable
N#endif
N#ifdef ROM_USBEndpointDataAvail
N#define MAP_USBEndpointDataAvail                                              \
N        ROM_USBEndpointDataAvail
X#define MAP_USBEndpointDataAvail                                                      ROM_USBEndpointDataAvail
N#else
S#define MAP_USBEndpointDataAvail                                              \
S        USBEndpointDataAvail
X#define MAP_USBEndpointDataAvail                                                      USBEndpointDataAvail
N#endif
N#ifdef ROM_USBModeGet
N#define MAP_USBModeGet                                                        \
N        ROM_USBModeGet
X#define MAP_USBModeGet                                                                ROM_USBModeGet
N#else
S#define MAP_USBModeGet                                                        \
S        USBModeGet
X#define MAP_USBModeGet                                                                USBModeGet
N#endif
N#ifdef ROM_USBEndpointDMAChannel
N#define MAP_USBEndpointDMAChannel                                             \
N        ROM_USBEndpointDMAChannel
X#define MAP_USBEndpointDMAChannel                                                     ROM_USBEndpointDMAChannel
N#else
S#define MAP_USBEndpointDMAChannel                                             \
S        USBEndpointDMAChannel
X#define MAP_USBEndpointDMAChannel                                                     USBEndpointDMAChannel
N#endif
N#ifdef ROM_USBIntDisableControl
N#define MAP_USBIntDisableControl                                              \
N        ROM_USBIntDisableControl
X#define MAP_USBIntDisableControl                                                      ROM_USBIntDisableControl
N#else
S#define MAP_USBIntDisableControl                                              \
S        USBIntDisableControl
X#define MAP_USBIntDisableControl                                                      USBIntDisableControl
N#endif
N#ifdef ROM_USBIntEnableControl
N#define MAP_USBIntEnableControl                                               \
N        ROM_USBIntEnableControl
X#define MAP_USBIntEnableControl                                                       ROM_USBIntEnableControl
N#else
S#define MAP_USBIntEnableControl                                               \
S        USBIntEnableControl
X#define MAP_USBIntEnableControl                                                       USBIntEnableControl
N#endif
N#ifdef ROM_USBIntStatusControl
N#define MAP_USBIntStatusControl                                               \
N        ROM_USBIntStatusControl
X#define MAP_USBIntStatusControl                                                       ROM_USBIntStatusControl
N#else
S#define MAP_USBIntStatusControl                                               \
S        USBIntStatusControl
X#define MAP_USBIntStatusControl                                                       USBIntStatusControl
N#endif
N#ifdef ROM_USBIntDisableEndpoint
N#define MAP_USBIntDisableEndpoint                                             \
N        ROM_USBIntDisableEndpoint
X#define MAP_USBIntDisableEndpoint                                                     ROM_USBIntDisableEndpoint
N#else
S#define MAP_USBIntDisableEndpoint                                             \
S        USBIntDisableEndpoint
X#define MAP_USBIntDisableEndpoint                                                     USBIntDisableEndpoint
N#endif
N#ifdef ROM_USBIntEnableEndpoint
N#define MAP_USBIntEnableEndpoint                                              \
N        ROM_USBIntEnableEndpoint
X#define MAP_USBIntEnableEndpoint                                                      ROM_USBIntEnableEndpoint
N#else
S#define MAP_USBIntEnableEndpoint                                              \
S        USBIntEnableEndpoint
X#define MAP_USBIntEnableEndpoint                                                      USBIntEnableEndpoint
N#endif
N#ifdef ROM_USBIntStatusEndpoint
N#define MAP_USBIntStatusEndpoint                                              \
N        ROM_USBIntStatusEndpoint
X#define MAP_USBIntStatusEndpoint                                                      ROM_USBIntStatusEndpoint
N#else
S#define MAP_USBIntStatusEndpoint                                              \
S        USBIntStatusEndpoint
X#define MAP_USBIntStatusEndpoint                                                      USBIntStatusEndpoint
N#endif
N#ifdef ROM_USBHostMode
N#define MAP_USBHostMode                                                       \
N        ROM_USBHostMode
X#define MAP_USBHostMode                                                               ROM_USBHostMode
N#else
S#define MAP_USBHostMode                                                       \
S        USBHostMode
X#define MAP_USBHostMode                                                               USBHostMode
N#endif
N#ifdef ROM_USBDevMode
N#define MAP_USBDevMode                                                        \
N        ROM_USBDevMode
X#define MAP_USBDevMode                                                                ROM_USBDevMode
N#else
S#define MAP_USBDevMode                                                        \
S        USBDevMode
X#define MAP_USBDevMode                                                                USBDevMode
N#endif
N#ifdef ROM_USBPHYPowerOff
N#define MAP_USBPHYPowerOff                                                    \
N        ROM_USBPHYPowerOff
X#define MAP_USBPHYPowerOff                                                            ROM_USBPHYPowerOff
N#else
S#define MAP_USBPHYPowerOff                                                    \
S        USBPHYPowerOff
X#define MAP_USBPHYPowerOff                                                            USBPHYPowerOff
N#endif
N#ifdef ROM_USBPHYPowerOn
N#define MAP_USBPHYPowerOn                                                     \
N        ROM_USBPHYPowerOn
X#define MAP_USBPHYPowerOn                                                             ROM_USBPHYPowerOn
N#else
S#define MAP_USBPHYPowerOn                                                     \
S        USBPHYPowerOn
X#define MAP_USBPHYPowerOn                                                             USBPHYPowerOn
N#endif
N#ifdef ROM_USBOTGMode
N#define MAP_USBOTGMode                                                        \
N        ROM_USBOTGMode
X#define MAP_USBOTGMode                                                                ROM_USBOTGMode
N#else
S#define MAP_USBOTGMode                                                        \
S        USBOTGMode
X#define MAP_USBOTGMode                                                                USBOTGMode
N#endif
N#ifdef ROM_USBHostRequestINClear
N#define MAP_USBHostRequestINClear                                             \
N        ROM_USBHostRequestINClear
X#define MAP_USBHostRequestINClear                                                     ROM_USBHostRequestINClear
N#else
S#define MAP_USBHostRequestINClear                                             \
S        USBHostRequestINClear
X#define MAP_USBHostRequestINClear                                                     USBHostRequestINClear
N#endif
N#ifdef ROM_USBNumEndpointsGet
N#define MAP_USBNumEndpointsGet                                                \
N        ROM_USBNumEndpointsGet
X#define MAP_USBNumEndpointsGet                                                        ROM_USBNumEndpointsGet
N#else
S#define MAP_USBNumEndpointsGet                                                \
S        USBNumEndpointsGet
X#define MAP_USBNumEndpointsGet                                                        USBNumEndpointsGet
N#endif
N#ifdef ROM_USBClockDisable
S#define MAP_USBClockDisable                                                   \
S        ROM_USBClockDisable
X#define MAP_USBClockDisable                                                           ROM_USBClockDisable
N#else
N#define MAP_USBClockDisable                                                   \
N        USBClockDisable
X#define MAP_USBClockDisable                                                           USBClockDisable
N#endif
N#ifdef ROM_USBClockEnable
S#define MAP_USBClockEnable                                                    \
S        ROM_USBClockEnable
X#define MAP_USBClockEnable                                                            ROM_USBClockEnable
N#else
N#define MAP_USBClockEnable                                                    \
N        USBClockEnable
X#define MAP_USBClockEnable                                                            USBClockEnable
N#endif
N#ifdef ROM_USBControllerVersion
S#define MAP_USBControllerVersion                                              \
S        ROM_USBControllerVersion
X#define MAP_USBControllerVersion                                                      ROM_USBControllerVersion
N#else
N#define MAP_USBControllerVersion                                              \
N        USBControllerVersion
X#define MAP_USBControllerVersion                                                      USBControllerVersion
N#endif
N#ifdef ROM_USBDevLPMConfig
S#define MAP_USBDevLPMConfig                                                   \
S        ROM_USBDevLPMConfig
X#define MAP_USBDevLPMConfig                                                           ROM_USBDevLPMConfig
N#else
N#define MAP_USBDevLPMConfig                                                   \
N        USBDevLPMConfig
X#define MAP_USBDevLPMConfig                                                           USBDevLPMConfig
N#endif
N#ifdef ROM_USBDevLPMDisable
S#define MAP_USBDevLPMDisable                                                  \
S        ROM_USBDevLPMDisable
X#define MAP_USBDevLPMDisable                                                          ROM_USBDevLPMDisable
N#else
N#define MAP_USBDevLPMDisable                                                  \
N        USBDevLPMDisable
X#define MAP_USBDevLPMDisable                                                          USBDevLPMDisable
N#endif
N#ifdef ROM_USBDevLPMEnable
N#define MAP_USBDevLPMEnable                                                   \
N        ROM_USBDevLPMEnable
X#define MAP_USBDevLPMEnable                                                           ROM_USBDevLPMEnable
N#else
S#define MAP_USBDevLPMEnable                                                   \
S        USBDevLPMEnable
X#define MAP_USBDevLPMEnable                                                           USBDevLPMEnable
N#endif
N#ifdef ROM_USBDevLPMRemoteWake
S#define MAP_USBDevLPMRemoteWake                                               \
S        ROM_USBDevLPMRemoteWake
X#define MAP_USBDevLPMRemoteWake                                                       ROM_USBDevLPMRemoteWake
N#else
N#define MAP_USBDevLPMRemoteWake                                               \
N        USBDevLPMRemoteWake
X#define MAP_USBDevLPMRemoteWake                                                       USBDevLPMRemoteWake
N#endif
N#ifdef ROM_USBDevSpeedGet
S#define MAP_USBDevSpeedGet                                                    \
S        ROM_USBDevSpeedGet
X#define MAP_USBDevSpeedGet                                                            ROM_USBDevSpeedGet
N#else
N#define MAP_USBDevSpeedGet                                                    \
N        USBDevSpeedGet
X#define MAP_USBDevSpeedGet                                                            USBDevSpeedGet
N#endif
N#ifdef ROM_USBDMAChannelAddressGet
S#define MAP_USBDMAChannelAddressGet                                           \
S        ROM_USBDMAChannelAddressGet
X#define MAP_USBDMAChannelAddressGet                                                   ROM_USBDMAChannelAddressGet
N#else
N#define MAP_USBDMAChannelAddressGet                                           \
N        USBDMAChannelAddressGet
X#define MAP_USBDMAChannelAddressGet                                                   USBDMAChannelAddressGet
N#endif
N#ifdef ROM_USBDMAChannelAddressSet
S#define MAP_USBDMAChannelAddressSet                                           \
S        ROM_USBDMAChannelAddressSet
X#define MAP_USBDMAChannelAddressSet                                                   ROM_USBDMAChannelAddressSet
N#else
N#define MAP_USBDMAChannelAddressSet                                           \
N        USBDMAChannelAddressSet
X#define MAP_USBDMAChannelAddressSet                                                   USBDMAChannelAddressSet
N#endif
N#ifdef ROM_USBDMAChannelConfigSet
S#define MAP_USBDMAChannelConfigSet                                            \
S        ROM_USBDMAChannelConfigSet
X#define MAP_USBDMAChannelConfigSet                                                    ROM_USBDMAChannelConfigSet
N#else
N#define MAP_USBDMAChannelConfigSet                                            \
N        USBDMAChannelConfigSet
X#define MAP_USBDMAChannelConfigSet                                                    USBDMAChannelConfigSet
N#endif
N#ifdef ROM_USBDMAChannelDisable
S#define MAP_USBDMAChannelDisable                                              \
S        ROM_USBDMAChannelDisable
X#define MAP_USBDMAChannelDisable                                                      ROM_USBDMAChannelDisable
N#else
N#define MAP_USBDMAChannelDisable                                              \
N        USBDMAChannelDisable
X#define MAP_USBDMAChannelDisable                                                      USBDMAChannelDisable
N#endif
N#ifdef ROM_USBDMAChannelEnable
S#define MAP_USBDMAChannelEnable                                               \
S        ROM_USBDMAChannelEnable
X#define MAP_USBDMAChannelEnable                                                       ROM_USBDMAChannelEnable
N#else
N#define MAP_USBDMAChannelEnable                                               \
N        USBDMAChannelEnable
X#define MAP_USBDMAChannelEnable                                                       USBDMAChannelEnable
N#endif
N#ifdef ROM_USBDMAChannelIntDisable
S#define MAP_USBDMAChannelIntDisable                                           \
S        ROM_USBDMAChannelIntDisable
X#define MAP_USBDMAChannelIntDisable                                                   ROM_USBDMAChannelIntDisable
N#else
N#define MAP_USBDMAChannelIntDisable                                           \
N        USBDMAChannelIntDisable
X#define MAP_USBDMAChannelIntDisable                                                   USBDMAChannelIntDisable
N#endif
N#ifdef ROM_USBDMAChannelIntEnable
S#define MAP_USBDMAChannelIntEnable                                            \
S        ROM_USBDMAChannelIntEnable
X#define MAP_USBDMAChannelIntEnable                                                    ROM_USBDMAChannelIntEnable
N#else
N#define MAP_USBDMAChannelIntEnable                                            \
N        USBDMAChannelIntEnable
X#define MAP_USBDMAChannelIntEnable                                                    USBDMAChannelIntEnable
N#endif
N#ifdef ROM_USBDMAChannelCountGet
S#define MAP_USBDMAChannelCountGet                                             \
S        ROM_USBDMAChannelCountGet
X#define MAP_USBDMAChannelCountGet                                                     ROM_USBDMAChannelCountGet
N#else
N#define MAP_USBDMAChannelCountGet                                             \
N        USBDMAChannelCountGet
X#define MAP_USBDMAChannelCountGet                                                     USBDMAChannelCountGet
N#endif
N#ifdef ROM_USBDMAChannelCountSet
S#define MAP_USBDMAChannelCountSet                                             \
S        ROM_USBDMAChannelCountSet
X#define MAP_USBDMAChannelCountSet                                                     ROM_USBDMAChannelCountSet
N#else
N#define MAP_USBDMAChannelCountSet                                             \
N        USBDMAChannelCountSet
X#define MAP_USBDMAChannelCountSet                                                     USBDMAChannelCountSet
N#endif
N#ifdef ROM_USBDMAChannelIntStatus
S#define MAP_USBDMAChannelIntStatus                                            \
S        ROM_USBDMAChannelIntStatus
X#define MAP_USBDMAChannelIntStatus                                                    ROM_USBDMAChannelIntStatus
N#else
N#define MAP_USBDMAChannelIntStatus                                            \
N        USBDMAChannelIntStatus
X#define MAP_USBDMAChannelIntStatus                                                    USBDMAChannelIntStatus
N#endif
N#ifdef ROM_USBDMAChannelStatus
S#define MAP_USBDMAChannelStatus                                               \
S        ROM_USBDMAChannelStatus
X#define MAP_USBDMAChannelStatus                                                       ROM_USBDMAChannelStatus
N#else
N#define MAP_USBDMAChannelStatus                                               \
N        USBDMAChannelStatus
X#define MAP_USBDMAChannelStatus                                                       USBDMAChannelStatus
N#endif
N#ifdef ROM_USBDMAChannelStatusClear
S#define MAP_USBDMAChannelStatusClear                                          \
S        ROM_USBDMAChannelStatusClear
X#define MAP_USBDMAChannelStatusClear                                                  ROM_USBDMAChannelStatusClear
N#else
N#define MAP_USBDMAChannelStatusClear                                          \
N        USBDMAChannelStatusClear
X#define MAP_USBDMAChannelStatusClear                                                  USBDMAChannelStatusClear
N#endif
N#ifdef ROM_USBHighSpeed
S#define MAP_USBHighSpeed                                                      \
S        ROM_USBHighSpeed
X#define MAP_USBHighSpeed                                                              ROM_USBHighSpeed
N#else
N#define MAP_USBHighSpeed                                                      \
N        USBHighSpeed
X#define MAP_USBHighSpeed                                                              USBHighSpeed
N#endif
N#ifdef ROM_USBHostEndpointPing
S#define MAP_USBHostEndpointPing                                               \
S        ROM_USBHostEndpointPing
X#define MAP_USBHostEndpointPing                                                       ROM_USBHostEndpointPing
N#else
N#define MAP_USBHostEndpointPing                                               \
N        USBHostEndpointPing
X#define MAP_USBHostEndpointPing                                                       USBHostEndpointPing
N#endif
N#ifdef ROM_USBHostEndpointSpeed
S#define MAP_USBHostEndpointSpeed                                              \
S        ROM_USBHostEndpointSpeed
X#define MAP_USBHostEndpointSpeed                                                      ROM_USBHostEndpointSpeed
N#else
N#define MAP_USBHostEndpointSpeed                                              \
N        USBHostEndpointSpeed
X#define MAP_USBHostEndpointSpeed                                                      USBHostEndpointSpeed
N#endif
N#ifdef ROM_USBHostLPMConfig
S#define MAP_USBHostLPMConfig                                                  \
S        ROM_USBHostLPMConfig
X#define MAP_USBHostLPMConfig                                                          ROM_USBHostLPMConfig
N#else
N#define MAP_USBHostLPMConfig                                                  \
N        USBHostLPMConfig
X#define MAP_USBHostLPMConfig                                                          USBHostLPMConfig
N#endif
N#ifdef ROM_USBHostLPMResume
S#define MAP_USBHostLPMResume                                                  \
S        ROM_USBHostLPMResume
X#define MAP_USBHostLPMResume                                                          ROM_USBHostLPMResume
N#else
N#define MAP_USBHostLPMResume                                                  \
N        USBHostLPMResume
X#define MAP_USBHostLPMResume                                                          USBHostLPMResume
N#endif
N#ifdef ROM_USBHostLPMSend
S#define MAP_USBHostLPMSend                                                    \
S        ROM_USBHostLPMSend
X#define MAP_USBHostLPMSend                                                            ROM_USBHostLPMSend
N#else
N#define MAP_USBHostLPMSend                                                    \
N        USBHostLPMSend
X#define MAP_USBHostLPMSend                                                            USBHostLPMSend
N#endif
N#ifdef ROM_USBLPMIntDisable
S#define MAP_USBLPMIntDisable                                                  \
S        ROM_USBLPMIntDisable
X#define MAP_USBLPMIntDisable                                                          ROM_USBLPMIntDisable
N#else
N#define MAP_USBLPMIntDisable                                                  \
N        USBLPMIntDisable
X#define MAP_USBLPMIntDisable                                                          USBLPMIntDisable
N#endif
N#ifdef ROM_USBLPMIntEnable
S#define MAP_USBLPMIntEnable                                                   \
S        ROM_USBLPMIntEnable
X#define MAP_USBLPMIntEnable                                                           ROM_USBLPMIntEnable
N#else
N#define MAP_USBLPMIntEnable                                                   \
N        USBLPMIntEnable
X#define MAP_USBLPMIntEnable                                                           USBLPMIntEnable
N#endif
N#ifdef ROM_USBLPMIntStatus
S#define MAP_USBLPMIntStatus                                                   \
S        ROM_USBLPMIntStatus
X#define MAP_USBLPMIntStatus                                                           ROM_USBLPMIntStatus
N#else
N#define MAP_USBLPMIntStatus                                                   \
N        USBLPMIntStatus
X#define MAP_USBLPMIntStatus                                                           USBLPMIntStatus
N#endif
N#ifdef ROM_USBLPMLinkStateGet
S#define MAP_USBLPMLinkStateGet                                                \
S        ROM_USBLPMLinkStateGet
X#define MAP_USBLPMLinkStateGet                                                        ROM_USBLPMLinkStateGet
N#else
N#define MAP_USBLPMLinkStateGet                                                \
N        USBLPMLinkStateGet
X#define MAP_USBLPMLinkStateGet                                                        USBLPMLinkStateGet
N#endif
N#ifdef ROM_USBEndpointPacketCountSet
S#define MAP_USBEndpointPacketCountSet                                         \
S        ROM_USBEndpointPacketCountSet
X#define MAP_USBEndpointPacketCountSet                                                 ROM_USBEndpointPacketCountSet
N#else
N#define MAP_USBEndpointPacketCountSet                                         \
N        USBEndpointPacketCountSet
X#define MAP_USBEndpointPacketCountSet                                                 USBEndpointPacketCountSet
N#endif
N#ifdef ROM_USBULPIConfig
S#define MAP_USBULPIConfig                                                     \
S        ROM_USBULPIConfig
X#define MAP_USBULPIConfig                                                             ROM_USBULPIConfig
N#else
N#define MAP_USBULPIConfig                                                     \
N        USBULPIConfig
X#define MAP_USBULPIConfig                                                             USBULPIConfig
N#endif
N#ifdef ROM_USBULPIDisable
S#define MAP_USBULPIDisable                                                    \
S        ROM_USBULPIDisable
X#define MAP_USBULPIDisable                                                            ROM_USBULPIDisable
N#else
N#define MAP_USBULPIDisable                                                    \
N        USBULPIDisable
X#define MAP_USBULPIDisable                                                            USBULPIDisable
N#endif
N#ifdef ROM_USBULPIEnable
S#define MAP_USBULPIEnable                                                     \
S        ROM_USBULPIEnable
X#define MAP_USBULPIEnable                                                             ROM_USBULPIEnable
N#else
N#define MAP_USBULPIEnable                                                     \
N        USBULPIEnable
X#define MAP_USBULPIEnable                                                             USBULPIEnable
N#endif
N#ifdef ROM_USBULPIRegRead
S#define MAP_USBULPIRegRead                                                    \
S        ROM_USBULPIRegRead
X#define MAP_USBULPIRegRead                                                            ROM_USBULPIRegRead
N#else
N#define MAP_USBULPIRegRead                                                    \
N        USBULPIRegRead
X#define MAP_USBULPIRegRead                                                            USBULPIRegRead
N#endif
N#ifdef ROM_USBULPIRegWrite
S#define MAP_USBULPIRegWrite                                                   \
S        ROM_USBULPIRegWrite
X#define MAP_USBULPIRegWrite                                                           ROM_USBULPIRegWrite
N#else
N#define MAP_USBULPIRegWrite                                                   \
N        USBULPIRegWrite
X#define MAP_USBULPIRegWrite                                                           USBULPIRegWrite
N#endif
N#ifdef ROM_USBOTGSessionRequest
S#define MAP_USBOTGSessionRequest                                              \
S        ROM_USBOTGSessionRequest
X#define MAP_USBOTGSessionRequest                                                      ROM_USBOTGSessionRequest
N#else
N#define MAP_USBOTGSessionRequest                                              \
N        USBOTGSessionRequest
X#define MAP_USBOTGSessionRequest                                                      USBOTGSessionRequest
N#endif
N#ifdef ROM_USBDMANumChannels
S#define MAP_USBDMANumChannels                                                 \
S        ROM_USBDMANumChannels
X#define MAP_USBDMANumChannels                                                         ROM_USBDMANumChannels
N#else
N#define MAP_USBDMANumChannels                                                 \
N        USBDMANumChannels
X#define MAP_USBDMANumChannels                                                         USBDMANumChannels
N#endif
N#ifdef ROM_USBEndpointDMAConfigSet
S#define MAP_USBEndpointDMAConfigSet                                           \
S        ROM_USBEndpointDMAConfigSet
X#define MAP_USBEndpointDMAConfigSet                                                   ROM_USBEndpointDMAConfigSet
N#else
N#define MAP_USBEndpointDMAConfigSet                                           \
N        USBEndpointDMAConfigSet
X#define MAP_USBEndpointDMAConfigSet                                                   USBEndpointDMAConfigSet
N#endif
N#ifdef ROM_USBLPMRemoteWakeEnabled
S#define MAP_USBLPMRemoteWakeEnabled                                           \
S        ROM_USBLPMRemoteWakeEnabled
X#define MAP_USBLPMRemoteWakeEnabled                                                   ROM_USBLPMRemoteWakeEnabled
N#else
N#define MAP_USBLPMRemoteWakeEnabled                                           \
N        USBLPMRemoteWakeEnabled
X#define MAP_USBLPMRemoteWakeEnabled                                                   USBLPMRemoteWakeEnabled
N#endif
N#ifdef ROM_USBModeConfig
S#define MAP_USBModeConfig                                                     \
S        ROM_USBModeConfig
X#define MAP_USBModeConfig                                                             ROM_USBModeConfig
N#else
N#define MAP_USBModeConfig                                                     \
N        USBModeConfig
X#define MAP_USBModeConfig                                                             USBModeConfig
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Watchdog API.
N//
N//*****************************************************************************
N#ifdef ROM_WatchdogIntClear
N#define MAP_WatchdogIntClear                                                  \
N        ROM_WatchdogIntClear
X#define MAP_WatchdogIntClear                                                          ROM_WatchdogIntClear
N#else
S#define MAP_WatchdogIntClear                                                  \
S        WatchdogIntClear
X#define MAP_WatchdogIntClear                                                          WatchdogIntClear
N#endif
N#ifdef ROM_WatchdogRunning
N#define MAP_WatchdogRunning                                                   \
N        ROM_WatchdogRunning
X#define MAP_WatchdogRunning                                                           ROM_WatchdogRunning
N#else
S#define MAP_WatchdogRunning                                                   \
S        WatchdogRunning
X#define MAP_WatchdogRunning                                                           WatchdogRunning
N#endif
N#ifdef ROM_WatchdogEnable
N#define MAP_WatchdogEnable                                                    \
N        ROM_WatchdogEnable
X#define MAP_WatchdogEnable                                                            ROM_WatchdogEnable
N#else
S#define MAP_WatchdogEnable                                                    \
S        WatchdogEnable
X#define MAP_WatchdogEnable                                                            WatchdogEnable
N#endif
N#ifdef ROM_WatchdogResetEnable
N#define MAP_WatchdogResetEnable                                               \
N        ROM_WatchdogResetEnable
X#define MAP_WatchdogResetEnable                                                       ROM_WatchdogResetEnable
N#else
S#define MAP_WatchdogResetEnable                                               \
S        WatchdogResetEnable
X#define MAP_WatchdogResetEnable                                                       WatchdogResetEnable
N#endif
N#ifdef ROM_WatchdogResetDisable
N#define MAP_WatchdogResetDisable                                              \
N        ROM_WatchdogResetDisable
X#define MAP_WatchdogResetDisable                                                      ROM_WatchdogResetDisable
N#else
S#define MAP_WatchdogResetDisable                                              \
S        WatchdogResetDisable
X#define MAP_WatchdogResetDisable                                                      WatchdogResetDisable
N#endif
N#ifdef ROM_WatchdogLock
N#define MAP_WatchdogLock                                                      \
N        ROM_WatchdogLock
X#define MAP_WatchdogLock                                                              ROM_WatchdogLock
N#else
S#define MAP_WatchdogLock                                                      \
S        WatchdogLock
X#define MAP_WatchdogLock                                                              WatchdogLock
N#endif
N#ifdef ROM_WatchdogUnlock
N#define MAP_WatchdogUnlock                                                    \
N        ROM_WatchdogUnlock
X#define MAP_WatchdogUnlock                                                            ROM_WatchdogUnlock
N#else
S#define MAP_WatchdogUnlock                                                    \
S        WatchdogUnlock
X#define MAP_WatchdogUnlock                                                            WatchdogUnlock
N#endif
N#ifdef ROM_WatchdogLockState
N#define MAP_WatchdogLockState                                                 \
N        ROM_WatchdogLockState
X#define MAP_WatchdogLockState                                                         ROM_WatchdogLockState
N#else
S#define MAP_WatchdogLockState                                                 \
S        WatchdogLockState
X#define MAP_WatchdogLockState                                                         WatchdogLockState
N#endif
N#ifdef ROM_WatchdogReloadSet
N#define MAP_WatchdogReloadSet                                                 \
N        ROM_WatchdogReloadSet
X#define MAP_WatchdogReloadSet                                                         ROM_WatchdogReloadSet
N#else
S#define MAP_WatchdogReloadSet                                                 \
S        WatchdogReloadSet
X#define MAP_WatchdogReloadSet                                                         WatchdogReloadSet
N#endif
N#ifdef ROM_WatchdogReloadGet
N#define MAP_WatchdogReloadGet                                                 \
N        ROM_WatchdogReloadGet
X#define MAP_WatchdogReloadGet                                                         ROM_WatchdogReloadGet
N#else
S#define MAP_WatchdogReloadGet                                                 \
S        WatchdogReloadGet
X#define MAP_WatchdogReloadGet                                                         WatchdogReloadGet
N#endif
N#ifdef ROM_WatchdogValueGet
N#define MAP_WatchdogValueGet                                                  \
N        ROM_WatchdogValueGet
X#define MAP_WatchdogValueGet                                                          ROM_WatchdogValueGet
N#else
S#define MAP_WatchdogValueGet                                                  \
S        WatchdogValueGet
X#define MAP_WatchdogValueGet                                                          WatchdogValueGet
N#endif
N#ifdef ROM_WatchdogIntEnable
N#define MAP_WatchdogIntEnable                                                 \
N        ROM_WatchdogIntEnable
X#define MAP_WatchdogIntEnable                                                         ROM_WatchdogIntEnable
N#else
S#define MAP_WatchdogIntEnable                                                 \
S        WatchdogIntEnable
X#define MAP_WatchdogIntEnable                                                         WatchdogIntEnable
N#endif
N#ifdef ROM_WatchdogIntStatus
N#define MAP_WatchdogIntStatus                                                 \
N        ROM_WatchdogIntStatus
X#define MAP_WatchdogIntStatus                                                         ROM_WatchdogIntStatus
N#else
S#define MAP_WatchdogIntStatus                                                 \
S        WatchdogIntStatus
X#define MAP_WatchdogIntStatus                                                         WatchdogIntStatus
N#endif
N#ifdef ROM_WatchdogStallEnable
N#define MAP_WatchdogStallEnable                                               \
N        ROM_WatchdogStallEnable
X#define MAP_WatchdogStallEnable                                                       ROM_WatchdogStallEnable
N#else
S#define MAP_WatchdogStallEnable                                               \
S        WatchdogStallEnable
X#define MAP_WatchdogStallEnable                                                       WatchdogStallEnable
N#endif
N#ifdef ROM_WatchdogStallDisable
N#define MAP_WatchdogStallDisable                                              \
N        ROM_WatchdogStallDisable
X#define MAP_WatchdogStallDisable                                                      ROM_WatchdogStallDisable
N#else
S#define MAP_WatchdogStallDisable                                              \
S        WatchdogStallDisable
X#define MAP_WatchdogStallDisable                                                      WatchdogStallDisable
N#endif
N#ifdef ROM_WatchdogIntTypeSet
N#define MAP_WatchdogIntTypeSet                                                \
N        ROM_WatchdogIntTypeSet
X#define MAP_WatchdogIntTypeSet                                                        ROM_WatchdogIntTypeSet
N#else
S#define MAP_WatchdogIntTypeSet                                                \
S        WatchdogIntTypeSet
X#define MAP_WatchdogIntTypeSet                                                        WatchdogIntTypeSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Software API.
N//
N//*****************************************************************************
N#ifdef ROM_Crc16Array
N#define MAP_Crc16Array                                                        \
N        ROM_Crc16Array
X#define MAP_Crc16Array                                                                ROM_Crc16Array
N#else
S#define MAP_Crc16Array                                                        \
S        Crc16Array
X#define MAP_Crc16Array                                                                Crc16Array
N#endif
N#ifdef ROM_Crc16Array3
N#define MAP_Crc16Array3                                                       \
N        ROM_Crc16Array3
X#define MAP_Crc16Array3                                                               ROM_Crc16Array3
N#else
S#define MAP_Crc16Array3                                                       \
S        Crc16Array3
X#define MAP_Crc16Array3                                                               Crc16Array3
N#endif
N#ifdef ROM_Crc16
N#define MAP_Crc16                                                             \
N        ROM_Crc16
X#define MAP_Crc16                                                                     ROM_Crc16
N#else
S#define MAP_Crc16                                                             \
S        Crc16
X#define MAP_Crc16                                                                     Crc16
N#endif
N#ifdef ROM_Crc8CCITT
N#define MAP_Crc8CCITT                                                         \
N        ROM_Crc8CCITT
X#define MAP_Crc8CCITT                                                                 ROM_Crc8CCITT
N#else
S#define MAP_Crc8CCITT                                                         \
S        Crc8CCITT
X#define MAP_Crc8CCITT                                                                 Crc8CCITT
N#endif
N#ifdef ROM_Crc32
S#define MAP_Crc32                                                             \
S        ROM_Crc32
X#define MAP_Crc32                                                                     ROM_Crc32
N#else
N#define MAP_Crc32                                                             \
N        Crc32
X#define MAP_Crc32                                                                     Crc32
N#endif
N
N#endif // __DRIVERLIB_ROM_MAP_H__
L 30 "project.h" 2
N#include "driverlib/rtos_bindings.h"
L 1 "driverlib/rtos_bindings.h" 1
N//*****************************************************************************
N//
N// rtos_bindings.h - Macros intended to aid porting of TivaWare modules
N//                   for use with an RTOS.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_RTOS_BINDINGS_H__
N#define __DRIVERLIB_RTOS_BINDINGS_H__
N
N#ifdef USE_RTOS
S//*****************************************************************************
S//
S// If an RTOS is in use, implement a header file called "tiva_rtos.h"
S// which contains RTOS-specific versions of each of the macros defined below
S// and make sure it appears on the include path set when you build your
S// project.
S//
S// Note that there is no default implementation of this header file included
S// in TivaWare - it is your responsibility to create it specifically for
S// your RTOS.
S//
S//*****************************************************************************
S#include "tiva_rtos.h"
S
N#else
N//*****************************************************************************
N//
N// When no RTOS is in use, the follow macros compile to either nothing or a
N// minimal implementation that works in a bare-metal environment.
N//
N// Each of these macros must be redefined in tiva_rtos.h if you are using
N// TivaWare under an RTOS.
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// A simple macro used to yield within polling loops.  In the default, non-RTOS
N// implementation, this compiles to nothing.
N//
N//*****************************************************************************
N#define OS_YIELD()
N
N//*****************************************************************************
N//
N// A simple macro around the SysCtlDelay function.  The parameter is the number
N// of 3 cycle loops to wait before returning (as for SysCtlDelay).  In an RTOS
N// implementation, this could be replaced with an OS delay call with
N// appropriate parameter scaling.
N//
N//*****************************************************************************
N#define OS_DELAY(ul3Cycles) MAP_SysCtlDelay(ul3Cycles)
N
N//*****************************************************************************
N//
N// Wrappers around low level interrupt control functions.  For information
N// on each of these functions, please see the appropriate API documentation
N// for the DriverLib Interrupt driver.
N//
N// The macros defined here represent interrupt-control functions that may be
N// called from within TivaWare code.  It is expected that application
N// code will use RTOS-specific functions to control interrupt priority, to
N// pend interrupts and to perform runtime vector manipulation.  As a result,
N// no macros are defined to wrap any of these functions from interrupt.c.
N//
N//*****************************************************************************
N#define OS_INT_MASTER_ENABLE() MAP_IntMasterEnable()
N#define OS_INT_MASTER_DISABLE() MAP_IntMasterDisable()
N#define OS_INT_DISABLE(ui32IntID) MAP_IntDisable(ui32IntID)
N#define OS_INT_ENABLE(ui32IntID) MAP_IntEnable(ui32IntID)
N
N#endif // USE_RTOS
N
N#endif // __DRIVERLIB_RTOS_BINDINGS_H__
L 31 "project.h" 2
N#include "driverlib/shamd5.h"
L 1 "driverlib/shamd5.h" 1
N//*****************************************************************************
N//
N// shamd5.h - Defines and Macros for the SHA/MD5.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SHAMD5_H__
N#define __DRIVERLIB_SHAMD5_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used to specify the algorithm in use in the
N// SHA/MD5 module.
N//
N//*****************************************************************************
N#define SHAMD5_ALGO_MD5         0x00000018
N#define SHAMD5_ALGO_SHA1        0x0000001a
N#define SHAMD5_ALGO_SHA224      0x0000001c
N#define SHAMD5_ALGO_SHA256      0x0000001e
N#define SHAMD5_ALGO_HMAC_MD5    0x00000000
N#define SHAMD5_ALGO_HMAC_SHA1   0x00000002
N#define SHAMD5_ALGO_HMAC_SHA224 0x00000004
N#define SHAMD5_ALGO_HMAC_SHA256 0x00000006
N
N//*****************************************************************************
N//
N// The following defines are used to represent the different interrupt sources
N// in SHAMD5IntEnable(), SHAMD5IntDisable(), SHAMD5GetIntStatus(), and
N// SHAMD5BlockOnIntStatus() functions.
N//
N//*****************************************************************************
N#define SHAMD5_INT_CONTEXT_READY \
N                                0x00000008
X#define SHAMD5_INT_CONTEXT_READY                                 0x00000008
N#define SHAMD5_INT_PARTHASH_READY \
N                                0x00000004
X#define SHAMD5_INT_PARTHASH_READY                                 0x00000004
N#define SHAMD5_INT_INPUT_READY  0x00000002
N#define SHAMD5_INT_OUTPUT_READY 0x00000001
N#define SHAMD5_INT_DMA_CONTEXT_IN \
N                                0x00080000
X#define SHAMD5_INT_DMA_CONTEXT_IN                                 0x00080000
N#define SHAMD5_INT_DMA_DATA_IN  0x00020000
N#define SHAMD5_INT_DMA_CONTEXT_OUT \
N                                0x00010000
X#define SHAMD5_INT_DMA_CONTEXT_OUT                                 0x00010000
N
N//*****************************************************************************
N//
N// Function prototypes
N//
N//*****************************************************************************
Nextern void SHAMD5ConfigSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void SHAMD5DataProcess(uint32_t ui32Base, uint32_t *pui32DataSrc,
N                              uint32_t ui32DataLength,
N                              uint32_t *pui32HashResult);
Nextern void SHAMD5DataWrite(uint32_t ui32Base, uint32_t *pui32Src);
Nextern bool SHAMD5DataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Xextern _Bool SHAMD5DataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void SHAMD5DMADisable(uint32_t ui32Base);
Nextern void SHAMD5DMAEnable(uint32_t ui32Base);
Nextern void SHAMD5HashLengthSet(uint32_t ui32Base, uint32_t ui32Length);
Nextern void SHAMD5HMACKeySet(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void SHAMD5HMACPPKeyGenerate(uint32_t ui32Base, uint32_t *pui32Key,
N                                    uint32_t *pui32PPKey);
Nextern void SHAMD5HMACPPKeySet(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void SHAMD5HMACProcess(uint32_t ui32Base, uint32_t *pui32DataSrc,
N                              uint32_t ui32DataLength,
N                              uint32_t *pui32HashResult);
Nextern void SHAMD5IntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SHAMD5IntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SHAMD5IntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SHAMD5IntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t SHAMD5IntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t SHAMD5IntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void SHAMD5IntUnregister(uint32_t ui32Base);
Nextern void SHAMD5Reset(uint32_t ui32Base);
Nextern void SHAMD5ResultRead(uint32_t ui32Base, uint32_t *pui32Dest);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SHAMD5_H__
L 32 "project.h" 2
N#include "driverlib/ssi.h"
L 1 "driverlib/ssi.h" 1
N//*****************************************************************************
N//
N// ssi.h - Prototypes for the Synchronous Serial Interface Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SSI_H__
N#define __DRIVERLIB_SSI_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIIntEnable, SSIIntDisable, and SSIIntClear
N// as the ui32IntFlags parameter, and returned by SSIIntStatus.
N//
N//*****************************************************************************
N#define SSI_TXEOT               0x00000040  // Transmit FIFO is empty
N#define SSI_DMATX               0x00000020  // DMA Transmit complete
N#define SSI_DMARX               0x00000010  // DMA Receive complete
N#define SSI_TXFF                0x00000008  // TX FIFO half full or less
N#define SSI_RXFF                0x00000004  // RX FIFO half full or more
N#define SSI_RXTO                0x00000002  // RX timeout
N#define SSI_RXOR                0x00000001  // RX overrun
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIConfigSetExpClk.
N//
N//*****************************************************************************
N#define SSI_FRF_MOTO_MODE_0     0x00000000  // Moto fmt, polarity 0, phase 0
N#define SSI_FRF_MOTO_MODE_1     0x00000002  // Moto fmt, polarity 0, phase 1
N#define SSI_FRF_MOTO_MODE_2     0x00000001  // Moto fmt, polarity 1, phase 0
N#define SSI_FRF_MOTO_MODE_3     0x00000003  // Moto fmt, polarity 1, phase 1
N#define SSI_FRF_TI              0x00000010  // TI frame format
N#define SSI_FRF_NMW             0x00000020  // National MicroWire frame format
N
N#define SSI_MODE_MASTER         0x00000000  // SSI master
N#define SSI_MODE_SLAVE          0x00000001  // SSI slave
N#define SSI_MODE_SLAVE_OD       0x00000002  // SSI slave with output disabled
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIDMAEnable() and SSIDMADisable().
N//
N//*****************************************************************************
N#define SSI_DMA_TX              0x00000002  // Enable DMA for transmit
N#define SSI_DMA_RX              0x00000001  // Enable DMA for receive
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIClockSourceSet() or returned from
N// SSIClockSourceGet().
N//
N//*****************************************************************************
N#define SSI_CLOCK_SYSTEM        0x00000000
N#define SSI_CLOCK_PIOSC         0x00000005
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIAdvModeSet().
N//
N//*****************************************************************************
N#define SSI_ADV_MODE_LEGACY     0x00000000
N#define SSI_ADV_MODE_READ_WRITE 0x000001c0
N#define SSI_ADV_MODE_WRITE      0x000000c0
N#define SSI_ADV_MODE_BI_READ    0x00000140
N#define SSI_ADV_MODE_BI_WRITE   0x00000040
N#define SSI_ADV_MODE_QUAD_READ  0x00000180
N#define SSI_ADV_MODE_QUAD_WRITE 0x00000080
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void SSIConfigSetExpClk(uint32_t ui32Base, uint32_t ui32SSIClk,
N                               uint32_t ui32Protocol, uint32_t ui32Mode,
N                               uint32_t ui32BitRate,
N                               uint32_t ui32DataWidth);
Nextern void SSIDataGet(uint32_t ui32Base, uint32_t *pui32Data);
Nextern int32_t SSIDataGetNonBlocking(uint32_t ui32Base,
N                                  uint32_t *pui32Data);
Nextern void SSIDataPut(uint32_t ui32Base, uint32_t ui32Data);
Nextern int32_t SSIDataPutNonBlocking(uint32_t ui32Base, uint32_t ui32Data);
Nextern void SSIDisable(uint32_t ui32Base);
Nextern void SSIEnable(uint32_t ui32Base);
Nextern void SSIIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SSIIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SSIIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SSIIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t SSIIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t SSIIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void SSIIntUnregister(uint32_t ui32Base);
Nextern void SSIDMAEnable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void SSIDMADisable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern bool SSIBusy(uint32_t ui32Base);
Xextern _Bool SSIBusy(uint32_t ui32Base);
Nextern void SSIClockSourceSet(uint32_t ui32Base, uint32_t ui32Source);
Nextern uint32_t SSIClockSourceGet(uint32_t ui32Base);
Nextern void SSIAdvModeSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void SSIAdvDataPutFrameEnd(uint32_t ui32Base, uint32_t ui32Data);
Nextern int32_t SSIAdvDataPutFrameEndNonBlocking(uint32_t ui32Base,
N                                             uint32_t ui32Data);
Nextern void SSIAdvFrameHoldEnable(uint32_t ui32Base);
Nextern void SSIAdvFrameHoldDisable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SSI_H__
L 33 "project.h" 2
N#include "driverlib/sw_crc.h"
L 1 "driverlib/sw_crc.h" 1
N//*****************************************************************************
N//
N// sw_crc.h - Prototypes for the software CRC functions.
N//
N// Copyright (c) 2010-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SW_CRC_H__
N#define __DRIVERLIB_SW_CRC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Prototypes for the functions.
N//
N//*****************************************************************************
Nextern uint8_t Crc8CCITT(uint8_t ui8Crc, const uint8_t *pui8Data,
N                         uint32_t ui32Count);
Nextern uint16_t Crc16(uint16_t ui16Crc, const uint8_t *pui8Data,
N                      uint32_t ui32Count);
Nextern uint16_t Crc16Array(uint32_t ui32WordLen, const uint32_t *pui32Data);
Nextern void Crc16Array3(uint32_t ui32WordLen, const uint32_t *pui32Data,
N                        uint16_t *pui16Crc3);
Nextern uint32_t Crc32(uint32_t ui32Crc, const uint8_t *pui8Data,
N                      uint32_t ui32Count);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SW_CRC_H__
L 34 "project.h" 2
N#include "driverlib/sysctl.h"
L 1 "driverlib/sysctl.h" 1
N//*****************************************************************************
N//
N// sysctl.h - Prototypes for the system control driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SYSCTL_H__
N#define __DRIVERLIB_SYSCTL_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the
N// SysCtlPeripheralPresent(), SysCtlPeripheralEnable(),
N// SysCtlPeripheralDisable(), and SysCtlPeripheralReset() APIs as the
N// ui32Peripheral parameter.  The peripherals in the fourth group (upper nibble
N// is 3) can only be used with the SysCtlPeripheralPresent() API.
N//
N//*****************************************************************************
N#define SYSCTL_PERIPH_ADC0      0xf0003800  // ADC 0
N#define SYSCTL_PERIPH_ADC1      0xf0003801  // ADC 1
N#define SYSCTL_PERIPH_CAN0      0xf0003400  // CAN 0
N#define SYSCTL_PERIPH_CAN1      0xf0003401  // CAN 1
N#define SYSCTL_PERIPH_COMP0     0xf0003c00  // Analog Comparator Module 0
N#define SYSCTL_PERIPH_EMAC0     0xf0009c00  // Ethernet MAC0
N#define SYSCTL_PERIPH_EPHY0     0xf0003000  // Ethernet PHY0
N#define SYSCTL_PERIPH_EPI0      0xf0001000  // EPI0
N#define SYSCTL_PERIPH_GPIOA     0xf0000800  // GPIO A
N#define SYSCTL_PERIPH_GPIOB     0xf0000801  // GPIO B
N#define SYSCTL_PERIPH_GPIOC     0xf0000802  // GPIO C
N#define SYSCTL_PERIPH_GPIOD     0xf0000803  // GPIO D
N#define SYSCTL_PERIPH_GPIOE     0xf0000804  // GPIO E
N#define SYSCTL_PERIPH_GPIOF     0xf0000805  // GPIO F
N#define SYSCTL_PERIPH_GPIOG     0xf0000806  // GPIO G
N#define SYSCTL_PERIPH_GPIOH     0xf0000807  // GPIO H
N#define SYSCTL_PERIPH_GPIOJ     0xf0000808  // GPIO J
N#define SYSCTL_PERIPH_HIBERNATE 0xf0001400  // Hibernation module
N#define SYSCTL_PERIPH_CCM0      0xf0007400  // CCM 0
N#define SYSCTL_PERIPH_EEPROM0   0xf0005800  // EEPROM 0
N#define SYSCTL_PERIPH_FAN0      0xf0005400  // FAN 0
N#define SYSCTL_PERIPH_FAN1      0xf0005401  // FAN 1
N#define SYSCTL_PERIPH_GPIOK     0xf0000809  // GPIO K
N#define SYSCTL_PERIPH_GPIOL     0xf000080a  // GPIO L
N#define SYSCTL_PERIPH_GPIOM     0xf000080b  // GPIO M
N#define SYSCTL_PERIPH_GPION     0xf000080c  // GPIO N
N#define SYSCTL_PERIPH_GPIOP     0xf000080d  // GPIO P
N#define SYSCTL_PERIPH_GPIOQ     0xf000080e  // GPIO Q
N#define SYSCTL_PERIPH_GPIOR     0xf000080f  // GPIO R
N#define SYSCTL_PERIPH_GPIOS     0xf0000810  // GPIO S
N#define SYSCTL_PERIPH_GPIOT     0xf0000811  // GPIO T
N#define SYSCTL_PERIPH_I2C0      0xf0002000  // I2C 0
N#define SYSCTL_PERIPH_I2C1      0xf0002001  // I2C 1
N#define SYSCTL_PERIPH_I2C2      0xf0002002  // I2C 2
N#define SYSCTL_PERIPH_I2C3      0xf0002003  // I2C 3
N#define SYSCTL_PERIPH_I2C4      0xf0002004  // I2C 4
N#define SYSCTL_PERIPH_I2C5      0xf0002005  // I2C 5
N#define SYSCTL_PERIPH_I2C6      0xf0002006  // I2C 6
N#define SYSCTL_PERIPH_I2C7      0xf0002007  // I2C 7
N#define SYSCTL_PERIPH_I2C8      0xf0002008  // I2C 8
N#define SYSCTL_PERIPH_I2C9      0xf0002009  // I2C 9
N#define SYSCTL_PERIPH_LCD0      0xf0009000  // LCD 0
N#define SYSCTL_PERIPH_ONEWIRE0  0xf0009800  // One Wire 0
N#define SYSCTL_PERIPH_PWM0      0xf0004000  // PWM 0
N#define SYSCTL_PERIPH_PWM1      0xf0004001  // PWM 1
N#define SYSCTL_PERIPH_QEI0      0xf0004400  // QEI 0
N#define SYSCTL_PERIPH_QEI1      0xf0004401  // QEI 1
N#define SYSCTL_PERIPH_SSI0      0xf0001c00  // SSI 0
N#define SYSCTL_PERIPH_SSI1      0xf0001c01  // SSI 1
N#define SYSCTL_PERIPH_SSI2      0xf0001c02  // SSI 2
N#define SYSCTL_PERIPH_SSI3      0xf0001c03  // SSI 3
N#define SYSCTL_PERIPH_TIMER0    0xf0000400  // Timer 0
N#define SYSCTL_PERIPH_TIMER1    0xf0000401  // Timer 1
N#define SYSCTL_PERIPH_TIMER2    0xf0000402  // Timer 2
N#define SYSCTL_PERIPH_TIMER3    0xf0000403  // Timer 3
N#define SYSCTL_PERIPH_TIMER4    0xf0000404  // Timer 4
N#define SYSCTL_PERIPH_TIMER5    0xf0000405  // Timer 5
N#define SYSCTL_PERIPH_TIMER6    0xf0000406  // Timer 6
N#define SYSCTL_PERIPH_TIMER7    0xf0000407  // Timer 7
N#define SYSCTL_PERIPH_UART0     0xf0001800  // UART 0
N#define SYSCTL_PERIPH_UART1     0xf0001801  // UART 1
N#define SYSCTL_PERIPH_UART2     0xf0001802  // UART 2
N#define SYSCTL_PERIPH_UART3     0xf0001803  // UART 3
N#define SYSCTL_PERIPH_UART4     0xf0001804  // UART 4
N#define SYSCTL_PERIPH_UART5     0xf0001805  // UART 5
N#define SYSCTL_PERIPH_UART6     0xf0001806  // UART 6
N#define SYSCTL_PERIPH_UART7     0xf0001807  // UART 7
N#define SYSCTL_PERIPH_UDMA      0xf0000c00  // uDMA
N#define SYSCTL_PERIPH_USB0      0xf0002800  // USB 0
N#define SYSCTL_PERIPH_WDOG0     0xf0000000  // Watchdog 0
N#define SYSCTL_PERIPH_WDOG1     0xf0000001  // Watchdog 1
N#define SYSCTL_PERIPH_WTIMER0   0xf0005c00  // Wide Timer 0
N#define SYSCTL_PERIPH_WTIMER1   0xf0005c01  // Wide Timer 1
N#define SYSCTL_PERIPH_WTIMER2   0xf0005c02  // Wide Timer 2
N#define SYSCTL_PERIPH_WTIMER3   0xf0005c03  // Wide Timer 3
N#define SYSCTL_PERIPH_WTIMER4   0xf0005c04  // Wide Timer 4
N#define SYSCTL_PERIPH_WTIMER5   0xf0005c05  // Wide Timer 5
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlLDOSleepSet() and
N// SysCtlLDODeepSleepSet() APIs as the ui32Voltage value, or returned by the
N// SysCtlLDOSleepGet() and SysCtlLDODeepSleepGet() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_LDO_0_90V        0x80000012  // LDO output of 0.90V
N#define SYSCTL_LDO_0_95V        0x80000013  // LDO output of 0.95V
N#define SYSCTL_LDO_1_00V        0x80000014  // LDO output of 1.00V
N#define SYSCTL_LDO_1_05V        0x80000015  // LDO output of 1.05V
N#define SYSCTL_LDO_1_10V        0x80000016  // LDO output of 1.10V
N#define SYSCTL_LDO_1_15V        0x80000017  // LDO output of 1.15V
N#define SYSCTL_LDO_1_20V        0x80000018  // LDO output of 1.20V
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlIntEnable(),
N// SysCtlIntDisable(), and SysCtlIntClear() APIs, or returned in the bit mask
N// by the SysCtlIntStatus() API.
N//
N//*****************************************************************************
N#define SYSCTL_INT_BOR0         0x00000800  // VDD under BOR0
N#define SYSCTL_INT_VDDA_OK      0x00000400  // VDDA Power OK
N#define SYSCTL_INT_MOSC_PUP     0x00000100  // MOSC power-up interrupt
N#define SYSCTL_INT_USBPLL_LOCK  0x00000080  // USB PLL lock interrupt
N#define SYSCTL_INT_PLL_LOCK     0x00000040  // PLL lock interrupt
N#define SYSCTL_INT_MOSC_FAIL    0x00000008  // Main oscillator failure int
N#define SYSCTL_INT_BOR1         0x00000002  // VDD under BOR1
N#define SYSCTL_INT_BOR          0x00000002  // Brown out interrupt
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlResetCauseClear()
N// API or returned by the SysCtlResetCauseGet() API.
N//
N//*****************************************************************************
N#define SYSCTL_CAUSE_HSRVREQ    0x00001000  // Hardware System Service Request
N#define SYSCTL_CAUSE_HIB        0x00000040  // Hibernate reset
N#define SYSCTL_CAUSE_WDOG1      0x00000020  // Watchdog 1 reset
N#define SYSCTL_CAUSE_SW         0x00000010  // Software reset
N#define SYSCTL_CAUSE_WDOG0      0x00000008  // Watchdog 0 reset
N#ifndef DEPRECATED
N#define SYSCTL_CAUSE_WDOG       SYSCTL_CAUSE_WDOG0
N                                            // Watchdog reset(Deprecated)
N#endif
N#define SYSCTL_CAUSE_BOR        0x00000004  // Brown-out reset
N#define SYSCTL_CAUSE_POR        0x00000002  // Power on reset
N#define SYSCTL_CAUSE_EXT        0x00000001  // External reset
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlBrownOutConfigSet()
N// API as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_BOR_RESET        0x00000002  // Reset instead of interrupting
N#define SYSCTL_BOR_RESAMPLE     0x00000001  // Resample BOR before asserting
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPWMClockSet() API
N// as the ui32Config parameter, and can be returned by the SysCtlPWMClockGet()
N// API.
N//
N//*****************************************************************************
N#define SYSCTL_PWMDIV_1         0x00000000  // PWM clock is processor clock /1
N#define SYSCTL_PWMDIV_2         0x00100000  // PWM clock is processor clock /2
N#define SYSCTL_PWMDIV_4         0x00120000  // PWM clock is processor clock /4
N#define SYSCTL_PWMDIV_8         0x00140000  // PWM clock is processor clock /8
N#define SYSCTL_PWMDIV_16        0x00160000  // PWM clock is processor clock /16
N#define SYSCTL_PWMDIV_32        0x00180000  // PWM clock is processor clock /32
N#define SYSCTL_PWMDIV_64        0x001A0000  // PWM clock is processor clock /64
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlClockSet() API as
N// the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_SYSDIV_1         0x07800000  // Processor clock is osc/pll /1
N#define SYSCTL_SYSDIV_2         0x00C00000  // Processor clock is osc/pll /2
N#define SYSCTL_SYSDIV_3         0x01400000  // Processor clock is osc/pll /3
N#define SYSCTL_SYSDIV_4         0x01C00000  // Processor clock is osc/pll /4
N#define SYSCTL_SYSDIV_5         0x02400000  // Processor clock is osc/pll /5
N#define SYSCTL_SYSDIV_6         0x02C00000  // Processor clock is osc/pll /6
N#define SYSCTL_SYSDIV_7         0x03400000  // Processor clock is osc/pll /7
N#define SYSCTL_SYSDIV_8         0x03C00000  // Processor clock is osc/pll /8
N#define SYSCTL_SYSDIV_9         0x04400000  // Processor clock is osc/pll /9
N#define SYSCTL_SYSDIV_10        0x04C00000  // Processor clock is osc/pll /10
N#define SYSCTL_SYSDIV_11        0x05400000  // Processor clock is osc/pll /11
N#define SYSCTL_SYSDIV_12        0x05C00000  // Processor clock is osc/pll /12
N#define SYSCTL_SYSDIV_13        0x06400000  // Processor clock is osc/pll /13
N#define SYSCTL_SYSDIV_14        0x06C00000  // Processor clock is osc/pll /14
N#define SYSCTL_SYSDIV_15        0x07400000  // Processor clock is osc/pll /15
N#define SYSCTL_SYSDIV_16        0x07C00000  // Processor clock is osc/pll /16
N#define SYSCTL_SYSDIV_17        0x88400000  // Processor clock is osc/pll /17
N#define SYSCTL_SYSDIV_18        0x88C00000  // Processor clock is osc/pll /18
N#define SYSCTL_SYSDIV_19        0x89400000  // Processor clock is osc/pll /19
N#define SYSCTL_SYSDIV_20        0x89C00000  // Processor clock is osc/pll /20
N#define SYSCTL_SYSDIV_21        0x8A400000  // Processor clock is osc/pll /21
N#define SYSCTL_SYSDIV_22        0x8AC00000  // Processor clock is osc/pll /22
N#define SYSCTL_SYSDIV_23        0x8B400000  // Processor clock is osc/pll /23
N#define SYSCTL_SYSDIV_24        0x8BC00000  // Processor clock is osc/pll /24
N#define SYSCTL_SYSDIV_25        0x8C400000  // Processor clock is osc/pll /25
N#define SYSCTL_SYSDIV_26        0x8CC00000  // Processor clock is osc/pll /26
N#define SYSCTL_SYSDIV_27        0x8D400000  // Processor clock is osc/pll /27
N#define SYSCTL_SYSDIV_28        0x8DC00000  // Processor clock is osc/pll /28
N#define SYSCTL_SYSDIV_29        0x8E400000  // Processor clock is osc/pll /29
N#define SYSCTL_SYSDIV_30        0x8EC00000  // Processor clock is osc/pll /30
N#define SYSCTL_SYSDIV_31        0x8F400000  // Processor clock is osc/pll /31
N#define SYSCTL_SYSDIV_32        0x8FC00000  // Processor clock is osc/pll /32
N#define SYSCTL_SYSDIV_33        0x90400000  // Processor clock is osc/pll /33
N#define SYSCTL_SYSDIV_34        0x90C00000  // Processor clock is osc/pll /34
N#define SYSCTL_SYSDIV_35        0x91400000  // Processor clock is osc/pll /35
N#define SYSCTL_SYSDIV_36        0x91C00000  // Processor clock is osc/pll /36
N#define SYSCTL_SYSDIV_37        0x92400000  // Processor clock is osc/pll /37
N#define SYSCTL_SYSDIV_38        0x92C00000  // Processor clock is osc/pll /38
N#define SYSCTL_SYSDIV_39        0x93400000  // Processor clock is osc/pll /39
N#define SYSCTL_SYSDIV_40        0x93C00000  // Processor clock is osc/pll /40
N#define SYSCTL_SYSDIV_41        0x94400000  // Processor clock is osc/pll /41
N#define SYSCTL_SYSDIV_42        0x94C00000  // Processor clock is osc/pll /42
N#define SYSCTL_SYSDIV_43        0x95400000  // Processor clock is osc/pll /43
N#define SYSCTL_SYSDIV_44        0x95C00000  // Processor clock is osc/pll /44
N#define SYSCTL_SYSDIV_45        0x96400000  // Processor clock is osc/pll /45
N#define SYSCTL_SYSDIV_46        0x96C00000  // Processor clock is osc/pll /46
N#define SYSCTL_SYSDIV_47        0x97400000  // Processor clock is osc/pll /47
N#define SYSCTL_SYSDIV_48        0x97C00000  // Processor clock is osc/pll /48
N#define SYSCTL_SYSDIV_49        0x98400000  // Processor clock is osc/pll /49
N#define SYSCTL_SYSDIV_50        0x98C00000  // Processor clock is osc/pll /50
N#define SYSCTL_SYSDIV_51        0x99400000  // Processor clock is osc/pll /51
N#define SYSCTL_SYSDIV_52        0x99C00000  // Processor clock is osc/pll /52
N#define SYSCTL_SYSDIV_53        0x9A400000  // Processor clock is osc/pll /53
N#define SYSCTL_SYSDIV_54        0x9AC00000  // Processor clock is osc/pll /54
N#define SYSCTL_SYSDIV_55        0x9B400000  // Processor clock is osc/pll /55
N#define SYSCTL_SYSDIV_56        0x9BC00000  // Processor clock is osc/pll /56
N#define SYSCTL_SYSDIV_57        0x9C400000  // Processor clock is osc/pll /57
N#define SYSCTL_SYSDIV_58        0x9CC00000  // Processor clock is osc/pll /58
N#define SYSCTL_SYSDIV_59        0x9D400000  // Processor clock is osc/pll /59
N#define SYSCTL_SYSDIV_60        0x9DC00000  // Processor clock is osc/pll /60
N#define SYSCTL_SYSDIV_61        0x9E400000  // Processor clock is osc/pll /61
N#define SYSCTL_SYSDIV_62        0x9EC00000  // Processor clock is osc/pll /62
N#define SYSCTL_SYSDIV_63        0x9F400000  // Processor clock is osc/pll /63
N#define SYSCTL_SYSDIV_64        0x9FC00000  // Processor clock is osc/pll /64
N#define SYSCTL_SYSDIV_2_5       0xC1000000  // Processor clock is pll / 2.5
N#define SYSCTL_SYSDIV_3_5       0xC1800000  // Processor clock is pll / 3.5
N#define SYSCTL_SYSDIV_4_5       0xC2000000  // Processor clock is pll / 4.5
N#define SYSCTL_SYSDIV_5_5       0xC2800000  // Processor clock is pll / 5.5
N#define SYSCTL_SYSDIV_6_5       0xC3000000  // Processor clock is pll / 6.5
N#define SYSCTL_SYSDIV_7_5       0xC3800000  // Processor clock is pll / 7.5
N#define SYSCTL_SYSDIV_8_5       0xC4000000  // Processor clock is pll / 8.5
N#define SYSCTL_SYSDIV_9_5       0xC4800000  // Processor clock is pll / 9.5
N#define SYSCTL_SYSDIV_10_5      0xC5000000  // Processor clock is pll / 10.5
N#define SYSCTL_SYSDIV_11_5      0xC5800000  // Processor clock is pll / 11.5
N#define SYSCTL_SYSDIV_12_5      0xC6000000  // Processor clock is pll / 12.5
N#define SYSCTL_SYSDIV_13_5      0xC6800000  // Processor clock is pll / 13.5
N#define SYSCTL_SYSDIV_14_5      0xC7000000  // Processor clock is pll / 14.5
N#define SYSCTL_SYSDIV_15_5      0xC7800000  // Processor clock is pll / 15.5
N#define SYSCTL_SYSDIV_16_5      0xC8000000  // Processor clock is pll / 16.5
N#define SYSCTL_SYSDIV_17_5      0xC8800000  // Processor clock is pll / 17.5
N#define SYSCTL_SYSDIV_18_5      0xC9000000  // Processor clock is pll / 18.5
N#define SYSCTL_SYSDIV_19_5      0xC9800000  // Processor clock is pll / 19.5
N#define SYSCTL_SYSDIV_20_5      0xCA000000  // Processor clock is pll / 20.5
N#define SYSCTL_SYSDIV_21_5      0xCA800000  // Processor clock is pll / 21.5
N#define SYSCTL_SYSDIV_22_5      0xCB000000  // Processor clock is pll / 22.5
N#define SYSCTL_SYSDIV_23_5      0xCB800000  // Processor clock is pll / 23.5
N#define SYSCTL_SYSDIV_24_5      0xCC000000  // Processor clock is pll / 24.5
N#define SYSCTL_SYSDIV_25_5      0xCC800000  // Processor clock is pll / 25.5
N#define SYSCTL_SYSDIV_26_5      0xCD000000  // Processor clock is pll / 26.5
N#define SYSCTL_SYSDIV_27_5      0xCD800000  // Processor clock is pll / 27.5
N#define SYSCTL_SYSDIV_28_5      0xCE000000  // Processor clock is pll / 28.5
N#define SYSCTL_SYSDIV_29_5      0xCE800000  // Processor clock is pll / 29.5
N#define SYSCTL_SYSDIV_30_5      0xCF000000  // Processor clock is pll / 30.5
N#define SYSCTL_SYSDIV_31_5      0xCF800000  // Processor clock is pll / 31.5
N#define SYSCTL_SYSDIV_32_5      0xD0000000  // Processor clock is pll / 32.5
N#define SYSCTL_SYSDIV_33_5      0xD0800000  // Processor clock is pll / 33.5
N#define SYSCTL_SYSDIV_34_5      0xD1000000  // Processor clock is pll / 34.5
N#define SYSCTL_SYSDIV_35_5      0xD1800000  // Processor clock is pll / 35.5
N#define SYSCTL_SYSDIV_36_5      0xD2000000  // Processor clock is pll / 36.5
N#define SYSCTL_SYSDIV_37_5      0xD2800000  // Processor clock is pll / 37.5
N#define SYSCTL_SYSDIV_38_5      0xD3000000  // Processor clock is pll / 38.5
N#define SYSCTL_SYSDIV_39_5      0xD3800000  // Processor clock is pll / 39.5
N#define SYSCTL_SYSDIV_40_5      0xD4000000  // Processor clock is pll / 40.5
N#define SYSCTL_SYSDIV_41_5      0xD4800000  // Processor clock is pll / 41.5
N#define SYSCTL_SYSDIV_42_5      0xD5000000  // Processor clock is pll / 42.5
N#define SYSCTL_SYSDIV_43_5      0xD5800000  // Processor clock is pll / 43.5
N#define SYSCTL_SYSDIV_44_5      0xD6000000  // Processor clock is pll / 44.5
N#define SYSCTL_SYSDIV_45_5      0xD6800000  // Processor clock is pll / 45.5
N#define SYSCTL_SYSDIV_46_5      0xD7000000  // Processor clock is pll / 46.5
N#define SYSCTL_SYSDIV_47_5      0xD7800000  // Processor clock is pll / 47.5
N#define SYSCTL_SYSDIV_48_5      0xD8000000  // Processor clock is pll / 48.5
N#define SYSCTL_SYSDIV_49_5      0xD8800000  // Processor clock is pll / 49.5
N#define SYSCTL_SYSDIV_50_5      0xD9000000  // Processor clock is pll / 50.5
N#define SYSCTL_SYSDIV_51_5      0xD9800000  // Processor clock is pll / 51.5
N#define SYSCTL_SYSDIV_52_5      0xDA000000  // Processor clock is pll / 52.5
N#define SYSCTL_SYSDIV_53_5      0xDA800000  // Processor clock is pll / 53.5
N#define SYSCTL_SYSDIV_54_5      0xDB000000  // Processor clock is pll / 54.5
N#define SYSCTL_SYSDIV_55_5      0xDB800000  // Processor clock is pll / 55.5
N#define SYSCTL_SYSDIV_56_5      0xDC000000  // Processor clock is pll / 56.5
N#define SYSCTL_SYSDIV_57_5      0xDC800000  // Processor clock is pll / 57.5
N#define SYSCTL_SYSDIV_58_5      0xDD000000  // Processor clock is pll / 58.5
N#define SYSCTL_SYSDIV_59_5      0xDD800000  // Processor clock is pll / 59.5
N#define SYSCTL_SYSDIV_60_5      0xDE000000  // Processor clock is pll / 60.5
N#define SYSCTL_SYSDIV_61_5      0xDE800000  // Processor clock is pll / 61.5
N#define SYSCTL_SYSDIV_62_5      0xDF000000  // Processor clock is pll / 62.5
N#define SYSCTL_SYSDIV_63_5      0xDF800000  // Processor clock is pll / 63.5
N#define SYSCTL_CFG_VCO_480      0xF1000000  // VCO is 480 MHz
N#define SYSCTL_CFG_VCO_320      0xF0000000  // VCO is 320 MHz
N#define SYSCTL_USE_PLL          0x00000000  // System clock is the PLL clock
N#define SYSCTL_USE_OSC          0x00003800  // System clock is the osc clock
N#define SYSCTL_XTAL_1MHZ        0x00000000  // External crystal is 1MHz
N#define SYSCTL_XTAL_1_84MHZ     0x00000040  // External crystal is 1.8432MHz
N#define SYSCTL_XTAL_2MHZ        0x00000080  // External crystal is 2MHz
N#define SYSCTL_XTAL_2_45MHZ     0x000000C0  // External crystal is 2.4576MHz
N#define SYSCTL_XTAL_3_57MHZ     0x00000100  // External crystal is 3.579545MHz
N#define SYSCTL_XTAL_3_68MHZ     0x00000140  // External crystal is 3.6864MHz
N#define SYSCTL_XTAL_4MHZ        0x00000180  // External crystal is 4MHz
N#define SYSCTL_XTAL_4_09MHZ     0x000001C0  // External crystal is 4.096MHz
N#define SYSCTL_XTAL_4_91MHZ     0x00000200  // External crystal is 4.9152MHz
N#define SYSCTL_XTAL_5MHZ        0x00000240  // External crystal is 5MHz
N#define SYSCTL_XTAL_5_12MHZ     0x00000280  // External crystal is 5.12MHz
N#define SYSCTL_XTAL_6MHZ        0x000002C0  // External crystal is 6MHz
N#define SYSCTL_XTAL_6_14MHZ     0x00000300  // External crystal is 6.144MHz
N#define SYSCTL_XTAL_7_37MHZ     0x00000340  // External crystal is 7.3728MHz
N#define SYSCTL_XTAL_8MHZ        0x00000380  // External crystal is 8MHz
N#define SYSCTL_XTAL_8_19MHZ     0x000003C0  // External crystal is 8.192MHz
N#define SYSCTL_XTAL_10MHZ       0x00000400  // External crystal is 10 MHz
N#define SYSCTL_XTAL_12MHZ       0x00000440  // External crystal is 12 MHz
N#define SYSCTL_XTAL_12_2MHZ     0x00000480  // External crystal is 12.288 MHz
N#define SYSCTL_XTAL_13_5MHZ     0x000004C0  // External crystal is 13.56 MHz
N#define SYSCTL_XTAL_14_3MHZ     0x00000500  // External crystal is 14.31818 MHz
N#define SYSCTL_XTAL_16MHZ       0x00000540  // External crystal is 16 MHz
N#define SYSCTL_XTAL_16_3MHZ     0x00000580  // External crystal is 16.384 MHz
N#define SYSCTL_XTAL_18MHZ       0x000005C0  // External crystal is 18.0 MHz
N#define SYSCTL_XTAL_20MHZ       0x00000600  // External crystal is 20.0 MHz
N#define SYSCTL_XTAL_24MHZ       0x00000640  // External crystal is 24.0 MHz
N#define SYSCTL_XTAL_25MHZ       0x00000680  // External crystal is 25.0 MHz
N#define SYSCTL_OSC_MAIN         0x00000000  // Osc source is main osc
N#define SYSCTL_OSC_INT          0x00000010  // Osc source is int. osc
N#define SYSCTL_OSC_INT4         0x00000020  // Osc source is int. osc /4
N#define SYSCTL_OSC_INT30        0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_OSC_EXT32        0x80000038  // Osc source is ext. 32 KHz
N#define SYSCTL_INT_OSC_DIS      0x00000002  // Disable internal oscillator
N#define SYSCTL_MAIN_OSC_DIS     0x00000001  // Disable main oscillator
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlDeepSleepClockSet()
N// API as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_DSLP_DIV_1       0x00000000  // Deep-sleep clock is osc /1
N#define SYSCTL_DSLP_DIV_2       0x00800000  // Deep-sleep clock is osc /2
N#define SYSCTL_DSLP_DIV_3       0x01000000  // Deep-sleep clock is osc /3
N#define SYSCTL_DSLP_DIV_4       0x01800000  // Deep-sleep clock is osc /4
N#define SYSCTL_DSLP_DIV_5       0x02000000  // Deep-sleep clock is osc /5
N#define SYSCTL_DSLP_DIV_6       0x02800000  // Deep-sleep clock is osc /6
N#define SYSCTL_DSLP_DIV_7       0x03000000  // Deep-sleep clock is osc /7
N#define SYSCTL_DSLP_DIV_8       0x03800000  // Deep-sleep clock is osc /8
N#define SYSCTL_DSLP_DIV_9       0x04000000  // Deep-sleep clock is osc /9
N#define SYSCTL_DSLP_DIV_10      0x04800000  // Deep-sleep clock is osc /10
N#define SYSCTL_DSLP_DIV_11      0x05000000  // Deep-sleep clock is osc /11
N#define SYSCTL_DSLP_DIV_12      0x05800000  // Deep-sleep clock is osc /12
N#define SYSCTL_DSLP_DIV_13      0x06000000  // Deep-sleep clock is osc /13
N#define SYSCTL_DSLP_DIV_14      0x06800000  // Deep-sleep clock is osc /14
N#define SYSCTL_DSLP_DIV_15      0x07000000  // Deep-sleep clock is osc /15
N#define SYSCTL_DSLP_DIV_16      0x07800000  // Deep-sleep clock is osc /16
N#define SYSCTL_DSLP_DIV_17      0x08000000  // Deep-sleep clock is osc /17
N#define SYSCTL_DSLP_DIV_18      0x08800000  // Deep-sleep clock is osc /18
N#define SYSCTL_DSLP_DIV_19      0x09000000  // Deep-sleep clock is osc /19
N#define SYSCTL_DSLP_DIV_20      0x09800000  // Deep-sleep clock is osc /20
N#define SYSCTL_DSLP_DIV_21      0x0A000000  // Deep-sleep clock is osc /21
N#define SYSCTL_DSLP_DIV_22      0x0A800000  // Deep-sleep clock is osc /22
N#define SYSCTL_DSLP_DIV_23      0x0B000000  // Deep-sleep clock is osc /23
N#define SYSCTL_DSLP_DIV_24      0x0B800000  // Deep-sleep clock is osc /24
N#define SYSCTL_DSLP_DIV_25      0x0C000000  // Deep-sleep clock is osc /25
N#define SYSCTL_DSLP_DIV_26      0x0C800000  // Deep-sleep clock is osc /26
N#define SYSCTL_DSLP_DIV_27      0x0D000000  // Deep-sleep clock is osc /27
N#define SYSCTL_DSLP_DIV_28      0x0D800000  // Deep-sleep clock is osc /28
N#define SYSCTL_DSLP_DIV_29      0x0E000000  // Deep-sleep clock is osc /29
N#define SYSCTL_DSLP_DIV_30      0x0E800000  // Deep-sleep clock is osc /30
N#define SYSCTL_DSLP_DIV_31      0x0F000000  // Deep-sleep clock is osc /31
N#define SYSCTL_DSLP_DIV_32      0x0F800000  // Deep-sleep clock is osc /32
N#define SYSCTL_DSLP_DIV_33      0x10000000  // Deep-sleep clock is osc /33
N#define SYSCTL_DSLP_DIV_34      0x10800000  // Deep-sleep clock is osc /34
N#define SYSCTL_DSLP_DIV_35      0x11000000  // Deep-sleep clock is osc /35
N#define SYSCTL_DSLP_DIV_36      0x11800000  // Deep-sleep clock is osc /36
N#define SYSCTL_DSLP_DIV_37      0x12000000  // Deep-sleep clock is osc /37
N#define SYSCTL_DSLP_DIV_38      0x12800000  // Deep-sleep clock is osc /38
N#define SYSCTL_DSLP_DIV_39      0x13000000  // Deep-sleep clock is osc /39
N#define SYSCTL_DSLP_DIV_40      0x13800000  // Deep-sleep clock is osc /40
N#define SYSCTL_DSLP_DIV_41      0x14000000  // Deep-sleep clock is osc /41
N#define SYSCTL_DSLP_DIV_42      0x14800000  // Deep-sleep clock is osc /42
N#define SYSCTL_DSLP_DIV_43      0x15000000  // Deep-sleep clock is osc /43
N#define SYSCTL_DSLP_DIV_44      0x15800000  // Deep-sleep clock is osc /44
N#define SYSCTL_DSLP_DIV_45      0x16000000  // Deep-sleep clock is osc /45
N#define SYSCTL_DSLP_DIV_46      0x16800000  // Deep-sleep clock is osc /46
N#define SYSCTL_DSLP_DIV_47      0x17000000  // Deep-sleep clock is osc /47
N#define SYSCTL_DSLP_DIV_48      0x17800000  // Deep-sleep clock is osc /48
N#define SYSCTL_DSLP_DIV_49      0x18000000  // Deep-sleep clock is osc /49
N#define SYSCTL_DSLP_DIV_50      0x18800000  // Deep-sleep clock is osc /50
N#define SYSCTL_DSLP_DIV_51      0x19000000  // Deep-sleep clock is osc /51
N#define SYSCTL_DSLP_DIV_52      0x19800000  // Deep-sleep clock is osc /52
N#define SYSCTL_DSLP_DIV_53      0x1A000000  // Deep-sleep clock is osc /53
N#define SYSCTL_DSLP_DIV_54      0x1A800000  // Deep-sleep clock is osc /54
N#define SYSCTL_DSLP_DIV_55      0x1B000000  // Deep-sleep clock is osc /55
N#define SYSCTL_DSLP_DIV_56      0x1B800000  // Deep-sleep clock is osc /56
N#define SYSCTL_DSLP_DIV_57      0x1C000000  // Deep-sleep clock is osc /57
N#define SYSCTL_DSLP_DIV_58      0x1C800000  // Deep-sleep clock is osc /58
N#define SYSCTL_DSLP_DIV_59      0x1D000000  // Deep-sleep clock is osc /59
N#define SYSCTL_DSLP_DIV_60      0x1D800000  // Deep-sleep clock is osc /60
N#define SYSCTL_DSLP_DIV_61      0x1E000000  // Deep-sleep clock is osc /61
N#define SYSCTL_DSLP_DIV_62      0x1E800000  // Deep-sleep clock is osc /62
N#define SYSCTL_DSLP_DIV_63      0x1F000000  // Deep-sleep clock is osc /63
N#define SYSCTL_DSLP_DIV_64      0x1F800000  // Deep-sleep clock is osc /64
N#define SYSCTL_DSLP_OSC_MAIN    0x00000000  // Osc source is main osc
N#define SYSCTL_DSLP_OSC_INT     0x00000010  // Osc source is int. osc
N#define SYSCTL_DSLP_OSC_INT30   0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_DSLP_OSC_EXT32   0x00000070  // Osc source is ext. 32 KHz
N#define SYSCTL_DSLP_PIOSC_PD    0x00000002  // Power down PIOSC in deep-sleep
N#define SYSCTL_DSLP_MOSC_PD     0x40000000  // Power down MOSC in deep-sleep
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPIOSCCalibrate()
N// API as the ui32Type parameter.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSC_CAL_AUTO   0x00000200  // Automatic calibration
N#define SYSCTL_PIOSC_CAL_FACT   0x00000100  // Factory calibration
N#define SYSCTL_PIOSC_CAL_USER   0x80000100  // User-supplied calibration
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlMOSCConfigSet() API
N// as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_MOSC_VALIDATE    0x00000001  // Enable MOSC validation
N#define SYSCTL_MOSC_INTERRUPT   0x00000002  // Generate interrupt on MOSC fail
N#define SYSCTL_MOSC_NO_XTAL     0x00000004  // No crystal is attached to MOSC
N#define SYSCTL_MOSC_PWR_DIS     0x00000008  // Power down the MOSC.
N#define SYSCTL_MOSC_LOWFREQ     0x00000000  // MOSC is less than 10MHz
N#define SYSCTL_MOSC_HIGHFREQ    0x00000010  // MOSC is greater than 10MHz
N#define SYSCTL_MOSC_SESRC       0x00000020  // Singled ended oscillator source.
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlSleepPowerSet() and
N// SysCtlDeepSleepPowerSet() APIs as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_LDO_SLEEP        0x00000200  // LDO in sleep mode
N                                            // (Deep Sleep Only)
N#define SYSCTL_TEMP_LOW_POWER   0x00000100  // Temp sensor in low power mode
N                                            // (Deep Sleep Only)
N#define SYSCTL_FLASH_NORMAL     0x00000000  // Flash in normal mode
N#define SYSCTL_FLASH_LOW_POWER  0x00000020  // Flash in low power mode
N#define SYSCTL_SRAM_NORMAL      0x00000000  // SRAM in normal mode
N#define SYSCTL_SRAM_STANDBY     0x00000001  // SRAM in standby mode
N#define SYSCTL_SRAM_LOW_POWER   0x00000003  // SRAM in low power mode
N
N//*****************************************************************************
N//
N// Defines for the SysCtlResetBehaviorSet() and SysCtlResetBehaviorGet() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_ONRST_WDOG0_POR  0x00000030
N#define SYSCTL_ONRST_WDOG0_SYS  0x00000020
N#define SYSCTL_ONRST_WDOG1_POR  0x000000C0
N#define SYSCTL_ONRST_WDOG1_SYS  0x00000080
N#define SYSCTL_ONRST_BOR_POR    0x0000000C
N#define SYSCTL_ONRST_BOR_SYS    0x00000008
N#define SYSCTL_ONRST_EXT_POR    0x00000003
N#define SYSCTL_ONRST_EXT_SYS    0x00000002
N
N//*****************************************************************************
N//
N// Values used with the SysCtlVoltageEventConfig() API.
N//
N//*****************************************************************************
N#define SYSCTL_VEVENT_VDDABO_NONE                                             \
N                                0x00000000
X#define SYSCTL_VEVENT_VDDABO_NONE                                                                             0x00000000
N#define SYSCTL_VEVENT_VDDABO_INT                                              \
N                                0x00000100
X#define SYSCTL_VEVENT_VDDABO_INT                                                                              0x00000100
N#define SYSCTL_VEVENT_VDDABO_NMI                                              \
N                                0x00000200
X#define SYSCTL_VEVENT_VDDABO_NMI                                                                              0x00000200
N#define SYSCTL_VEVENT_VDDABO_RST                                              \
N                                0x00000300
X#define SYSCTL_VEVENT_VDDABO_RST                                                                              0x00000300
N#define SYSCTL_VEVENT_VDDBO_NONE                                              \
N                                0x00000000
X#define SYSCTL_VEVENT_VDDBO_NONE                                                                              0x00000000
N#define SYSCTL_VEVENT_VDDBO_INT 0x00000001
N#define SYSCTL_VEVENT_VDDBO_NMI 0x00000002
N#define SYSCTL_VEVENT_VDDBO_RST 0x00000003
N
N//*****************************************************************************
N//
N// Values used with the SysCtlVoltageEventStatus() and
N// SysCtlVoltageEventClear() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_VESTAT_VDDBOR    0x00000040
N#define SYSCTL_VESTAT_VDDABOR   0x00000010
N
N//*****************************************************************************
N//
N// Values used with the SysCtlNMIStatus() API.
N//
N//*****************************************************************************
N#define SYSCTL_NMI_MOSCFAIL     0x00010000
N#define SYSCTL_NMI_TAMPER       0x00000200
N#define SYSCTL_NMI_WDT1         0x00000020
N#define SYSCTL_NMI_WDT0         0x00000008
N#define SYSCTL_NMI_POWER        0x00000004
N#define SYSCTL_NMI_EXTERNAL     0x00000001
N
N//*****************************************************************************
N//
N// The defines for the SysCtlClockOutConfig() API.
N//
N//*****************************************************************************
N#define SYSCTL_CLKOUT_EN        0x80000000
N#define SYSCTL_CLKOUT_DIS       0x00000000
N#define SYSCTL_CLKOUT_SYSCLK    0x00000000
N#define SYSCTL_CLKOUT_PIOSC     0x00010000
N#define SYSCTL_CLKOUT_MOSC      0x00020000
N
N//*****************************************************************************
N//
N// The following defines are used with the SysCtlAltClkConfig() function.
N//
N//*****************************************************************************
N#define SYSCTL_ALTCLK_PIOSC     0x00000000
N#define SYSCTL_ALTCLK_RTCOSC    0x00000003
N#define SYSCTL_ALTCLK_LFIOSC    0x00000004
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern uint32_t SysCtlSRAMSizeGet(void);
Nextern uint32_t SysCtlFlashSizeGet(void);
Nextern uint32_t SysCtlFlashSectorSizeGet(void);
Nextern bool SysCtlPeripheralPresent(uint32_t ui32Peripheral);
Xextern _Bool SysCtlPeripheralPresent(uint32_t ui32Peripheral);
Nextern bool SysCtlPeripheralReady(uint32_t ui32Peripheral);
Xextern _Bool SysCtlPeripheralReady(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralPowerOn(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralPowerOff(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralReset(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralSleepEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralSleepDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDeepSleepEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDeepSleepDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralClockGating(bool bEnable);
Xextern void SysCtlPeripheralClockGating(_Bool bEnable);
Nextern void SysCtlIntRegister(void (*pfnHandler)(void));
Nextern void SysCtlIntUnregister(void);
Nextern void SysCtlIntEnable(uint32_t ui32Ints);
Nextern void SysCtlIntDisable(uint32_t ui32Ints);
Nextern void SysCtlIntClear(uint32_t ui32Ints);
Nextern uint32_t SysCtlIntStatus(bool bMasked);
Xextern uint32_t SysCtlIntStatus(_Bool bMasked);
Nextern void SysCtlLDOSleepSet(uint32_t ui32Voltage);
Nextern uint32_t SysCtlLDOSleepGet(void);
Nextern void SysCtlLDODeepSleepSet(uint32_t ui32Voltage);
Nextern uint32_t SysCtlLDODeepSleepGet(void);
Nextern void SysCtlSleepPowerSet(uint32_t ui32Config);
Nextern void SysCtlDeepSleepPowerSet(uint32_t ui32Config);
Nextern void SysCtlReset(void);
Nextern void SysCtlSleep(void);
Nextern void SysCtlDeepSleep(void);
Nextern uint32_t SysCtlResetCauseGet(void);
Nextern void SysCtlResetCauseClear(uint32_t ui32Causes);
Nextern void SysCtlBrownOutConfigSet(uint32_t ui32Config,
N                                    uint32_t ui32Delay);
Nextern void SysCtlDelay(uint32_t ui32Count);
Nextern void SysCtlMOSCConfigSet(uint32_t ui32Config);
Nextern uint32_t SysCtlPIOSCCalibrate(uint32_t ui32Type);
Nextern void SysCtlClockSet(uint32_t ui32Config);
Nextern uint32_t SysCtlClockGet(void);
Nextern void SysCtlDeepSleepClockSet(uint32_t ui32Config);
Nextern void SysCtlDeepSleepClockConfigSet(uint32_t ui32Div,
N                                          uint32_t ui32Config);
Nextern void SysCtlPWMClockSet(uint32_t ui32Config);
Nextern uint32_t SysCtlPWMClockGet(void);
Nextern void SysCtlIOSCVerificationSet(bool bEnable);
Xextern void SysCtlIOSCVerificationSet(_Bool bEnable);
Nextern void SysCtlMOSCVerificationSet(bool bEnable);
Xextern void SysCtlMOSCVerificationSet(_Bool bEnable);
Nextern void SysCtlPLLVerificationSet(bool bEnable);
Xextern void SysCtlPLLVerificationSet(_Bool bEnable);
Nextern void SysCtlClkVerificationClear(void);
Nextern void SysCtlGPIOAHBEnable(uint32_t ui32GPIOPeripheral);
Nextern void SysCtlGPIOAHBDisable(uint32_t ui32GPIOPeripheral);
Nextern void SysCtlUSBPLLEnable(void);
Nextern void SysCtlUSBPLLDisable(void);
Nextern uint32_t SysCtlClockFreqSet(uint32_t ui32Config,
N                                   uint32_t ui32SysClock);
Nextern void SysCtlResetBehaviorSet(uint32_t ui32Behavior);
Nextern uint32_t SysCtlResetBehaviorGet(void);
Nextern void SysCtlClockOutConfig(uint32_t ui32Config, uint32_t ui32Div);
Nextern void SysCtlAltClkConfig(uint32_t ui32Config);
Nextern uint32_t SysCtlNMIStatus(void);
Nextern void SysCtlNMIClear(uint32_t ui32Status);
Nextern void SysCtlVoltageEventConfig(uint32_t ui32Config);
Nextern uint32_t SysCtlVoltageEventStatus(void);
Nextern void SysCtlVoltageEventClear(uint32_t ui32Status);
Nextern bool SysCtlVCOGet(uint32_t ui32Crystal, uint32_t *pui32VCOFrequency);
Xextern _Bool SysCtlVCOGet(uint32_t ui32Crystal, uint32_t *pui32VCOFrequency);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SYSCTL_H__
L 35 "project.h" 2
N#include "driverlib/sysexc.h"
L 1 "driverlib/sysexc.h" 1
N//*****************************************************************************
N//
N// sysexc.h - Prototypes for the System Exception Module routines.
N//
N// Copyright (c) 2011-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SYSEXC_H__
N#define __DRIVERLIB_SYSEXC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to SysExcIntEnable, SysExcIntDisable, and
N// SysExcIntClear as the ui32IntFlags parameter, and returned from
N// SysExcIntStatus.
N//
N//*****************************************************************************
N#define SYSEXC_INT_FP_IXC       0x00000020  // FP Inexact exception interrupt
N#define SYSEXC_INT_FP_OFC       0x00000010  // FP Overflow exception interrupt
N#define SYSEXC_INT_FP_UFC       0x00000008  // FP Underflow exception interrupt
N#define SYSEXC_INT_FP_IOC       0x00000004  // FP Invalid operation interrupt
N#define SYSEXC_INT_FP_DZC       0x00000002  // FP Divide by zero exception int
N#define SYSEXC_INT_FP_IDC       0x00000001  // FP Input denormal exception int
N
N//*****************************************************************************
N//
N// Prototypes.
N//
N//*****************************************************************************
Nextern void SysExcIntRegister(void (*pfnHandler)(void));
Nextern void SysExcIntUnregister(void);
Nextern void SysExcIntEnable(uint32_t ui32IntFlags);
Nextern void SysExcIntDisable(uint32_t ui32IntFlags);
Nextern uint32_t SysExcIntStatus(bool bMasked);
Xextern uint32_t SysExcIntStatus(_Bool bMasked);
Nextern void SysExcIntClear(uint32_t ui32IntFlags);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SYSEXC_H__
L 36 "project.h" 2
N#include "driverlib/systick.h"
L 1 "driverlib/systick.h" 1
N//*****************************************************************************
N//
N// systick.h - Prototypes for the SysTick driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SYSTICK_H__
N#define __DRIVERLIB_SYSTICK_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void SysTickEnable(void);
Nextern void SysTickDisable(void);
Nextern void SysTickIntRegister(void (*pfnHandler)(void));
Nextern void SysTickIntUnregister(void);
Nextern void SysTickIntEnable(void);
Nextern void SysTickIntDisable(void);
Nextern void SysTickPeriodSet(uint32_t ui32Period);
Nextern uint32_t SysTickPeriodGet(void);
Nextern uint32_t SysTickValueGet(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SYSTICK_H__
L 37 "project.h" 2
N#include "driverlib/timer.h"
L 1 "driverlib/timer.h" 1
N//*****************************************************************************
N//
N// timer.h - Prototypes for the timer module
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_TIMER_H__
N#define __DRIVERLIB_TIMER_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerConfigure as the ui32Config parameter.
N//
N//*****************************************************************************
N#define TIMER_CFG_ONE_SHOT       0x00000021  // Full-width one-shot timer
N#define TIMER_CFG_ONE_SHOT_UP    0x00000031  // Full-width one-shot up-count
N                                            // timer
N#define TIMER_CFG_PERIODIC       0x00000022  // Full-width periodic timer
N#define TIMER_CFG_PERIODIC_UP    0x00000032  // Full-width periodic up-count
N                                            // timer
N#define TIMER_CFG_RTC            0x01000000  // Full-width RTC timer
N#define TIMER_CFG_SPLIT_PAIR     0x04000000  // Two half-width timers
N#define TIMER_CFG_A_ONE_SHOT     0x00000021  // Timer A one-shot timer
N#define TIMER_CFG_A_ONE_SHOT_UP  0x00000031  // Timer A one-shot up-count timer
N#define TIMER_CFG_A_PERIODIC     0x00000022  // Timer A periodic timer
N#define TIMER_CFG_A_PERIODIC_UP  0x00000032  // Timer A periodic up-count timer
N#define TIMER_CFG_A_CAP_COUNT    0x00000003  // Timer A event counter
N#define TIMER_CFG_A_CAP_COUNT_UP 0x00000013  // Timer A event up-counter
N#define TIMER_CFG_A_CAP_TIME     0x00000007  // Timer A event timer
N#define TIMER_CFG_A_CAP_TIME_UP  0x00000017  // Timer A event up-count timer
N#define TIMER_CFG_A_PWM          0x0000000A  // Timer A PWM output
N#define TIMER_CFG_B_ONE_SHOT     0x00002100  // Timer B one-shot timer
N#define TIMER_CFG_B_ONE_SHOT_UP  0x00003100  // Timer B one-shot up-count timer
N#define TIMER_CFG_B_PERIODIC     0x00002200  // Timer B periodic timer
N#define TIMER_CFG_B_PERIODIC_UP  0x00003200  // Timer B periodic up-count timer
N#define TIMER_CFG_B_CAP_COUNT    0x00000300  // Timer B event counter
N#define TIMER_CFG_B_CAP_COUNT_UP 0x00001300  // Timer B event up-counter
N#define TIMER_CFG_B_CAP_TIME     0x00000700  // Timer B event timer
N#define TIMER_CFG_B_CAP_TIME_UP  0x00001700  // Timer B event up-count timer
N#define TIMER_CFG_B_PWM          0x00000A00  // Timer B PWM output
N#define TIMER_CFG_A_ACT_TOINTD   0x00010000  // Timer A compare action disable
N                                             // time-out interrupt.
N#define TIMER_CFG_A_ACT_NONE     0x00000000  // Timer A compare action none.
N#define TIMER_CFG_A_ACT_TOGGLE   0x00020000  // Timer A compare action toggle.
N#define TIMER_CFG_A_ACT_CLRTO    0x00040000  // Timer A compare action CCP
N                                             // clear on time-out.
N#define TIMER_CFG_A_ACT_SETTO    0x00060000  // Timer A compare action CCP set
N                                             // on time-out.
N#define TIMER_CFG_A_ACT_SETTOGTO 0x00080000  // Timer A compare action set CCP
N                                             // toggle on time-out.
N#define TIMER_CFG_A_ACT_CLRTOGTO 0x000A0000  // Timer A compare action clear
N                                             // CCP toggle on time-out.
N#define TIMER_CFG_A_ACT_SETCLRTO 0x000C0000  // Timer A compare action set CCP
N                                             // clear on time-out.
N#define TIMER_CFG_A_ACT_CLRSETTO 0x000E0000  // Timer A compare action clear
N                                             // CCP set on time-out.
N#define TIMER_CFG_B_ACT_TOINTD   0x00100000  // Timer B compare action disable
N                                             // time-out interrupt.
N#define TIMER_CFG_B_ACT_NONE     0x00000000  // Timer A compare action none.
N#define TIMER_CFG_B_ACT_TOGGLE   0x00200000  // Timer A compare action toggle.
N#define TIMER_CFG_B_ACT_CLRTO    0x00400000  // Timer A compare action CCP
N                                             // clear on time-out.
N#define TIMER_CFG_B_ACT_SETTO    0x00600000  // Timer A compare action CCP set
N                                             // on time-out.
N#define TIMER_CFG_B_ACT_SETTOGTO 0x00800000  // Timer A compare action set CCP
N                                             // toggle on time-out.
N#define TIMER_CFG_B_ACT_CLRTOGTO 0x00A00000  // Timer A compare action clear
N                                             // CCP toggle on time-out.
N#define TIMER_CFG_B_ACT_SETCLRTO 0x00C00000  // Timer A compare action set CCP
N                                             // clear on time-out.
N#define TIMER_CFG_B_ACT_CLRSETTO 0x0000E000  // Timer A compare action clear
N                                             // CCP set on time-out.
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerIntEnable, TimerIntDisable, and
N// TimerIntClear as the ui32IntFlags parameter, and returned from
N// TimerIntStatus.
N//
N//*****************************************************************************
N#define TIMER_TIMB_DMA          0x00002000 // TimerB DMA Complete Interrupt.
N#define TIMER_TIMB_MATCH        0x00000800  // TimerB match interrupt
N#define TIMER_CAPB_EVENT        0x00000400  // CaptureB event interrupt
N#define TIMER_CAPB_MATCH        0x00000200  // CaptureB match interrupt
N#define TIMER_TIMB_TIMEOUT      0x00000100  // TimerB time out interrupt
N#define TIMER_TIMA_DMA          0x00000020 // TimerA DMA Complete Interrupt.
N#define TIMER_TIMA_MATCH        0x00000010  // TimerA match interrupt
N#define TIMER_RTC_MATCH         0x00000008  // RTC interrupt mask
N#define TIMER_CAPA_EVENT        0x00000004  // CaptureA event interrupt
N#define TIMER_CAPA_MATCH        0x00000002  // CaptureA match interrupt
N#define TIMER_TIMA_TIMEOUT      0x00000001  // TimerA time out interrupt
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerControlEvent as the ui32Event parameter.
N//
N//*****************************************************************************
N#define TIMER_EVENT_POS_EDGE    0x00000000  // Count positive edges
N#define TIMER_EVENT_NEG_EDGE    0x00000404  // Count negative edges
N#define TIMER_EVENT_BOTH_EDGES  0x00000C0C  // Count both edges
N
N//*****************************************************************************
N//
N// Values that can be passed to most of the timer APIs as the ui32Timer
N// parameter.
N//
N//*****************************************************************************
N#define TIMER_A                 0x000000ff  // Timer A
N#define TIMER_B                 0x0000ff00  // Timer B
N#define TIMER_BOTH              0x0000ffff  // Timer Both
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerSynchronize as the ui32Timers parameter.
N//
N//*****************************************************************************
N#define TIMER_0A_SYNC           0x00000001  // Synchronize Timer 0A
N#define TIMER_0B_SYNC           0x00000002  // Synchronize Timer 0B
N#define TIMER_1A_SYNC           0x00000004  // Synchronize Timer 1A
N#define TIMER_1B_SYNC           0x00000008  // Synchronize Timer 1B
N#define TIMER_2A_SYNC           0x00000010  // Synchronize Timer 2A
N#define TIMER_2B_SYNC           0x00000020  // Synchronize Timer 2B
N#define TIMER_3A_SYNC           0x00000040  // Synchronize Timer 3A
N#define TIMER_3B_SYNC           0x00000080  // Synchronize Timer 3B
N#define TIMER_4A_SYNC           0x00000100  // Synchronize Timer 4A
N#define TIMER_4B_SYNC           0x00000200  // Synchronize Timer 4B
N#define TIMER_5A_SYNC           0x00000400  // Synchronize Timer 5A
N#define TIMER_5B_SYNC           0x00000800  // Synchronize Timer 5B
N#define WTIMER_0A_SYNC          0x00001000  // Synchronize Wide Timer 0A
N#define WTIMER_0B_SYNC          0x00002000  // Synchronize Wide Timer 0B
N#define WTIMER_1A_SYNC          0x00004000  // Synchronize Wide Timer 1A
N#define WTIMER_1B_SYNC          0x00008000  // Synchronize Wide Timer 1B
N#define WTIMER_2A_SYNC          0x00010000  // Synchronize Wide Timer 2A
N#define WTIMER_2B_SYNC          0x00020000  // Synchronize Wide Timer 2B
N#define WTIMER_3A_SYNC          0x00040000  // Synchronize Wide Timer 3A
N#define WTIMER_3B_SYNC          0x00080000  // Synchronize Wide Timer 3B
N#define WTIMER_4A_SYNC          0x00100000  // Synchronize Wide Timer 4A
N#define WTIMER_4B_SYNC          0x00200000  // Synchronize Wide Timer 4B
N#define WTIMER_5A_SYNC          0x00400000  // Synchronize Wide Timer 5A
N#define WTIMER_5B_SYNC          0x00800000  // Synchronize Wide Timer 5B
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerClockSourceSet() or returned from
N// TimerClockSourceGet().
N//
N//*****************************************************************************
N#define TIMER_CLOCK_SYSTEM      0x00000000
N#define TIMER_CLOCK_PIOSC       0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerDMAEventSet() or returned from
N// TimerDMAEventGet().
N//
N//*****************************************************************************
N#define TIMER_DMA_MODEMATCH_B   0x00000800
N#define TIMER_DMA_CAPEVENT_B    0x00000400
N#define TIMER_DMA_CAPMATCH_B    0x00000200
N#define TIMER_DMA_TIMEOUT_B     0x00000100
N#define TIMER_DMA_MODEMATCH_A   0x00000010
N#define TIMER_DMA_RTC_A         0x00000008
N#define TIMER_DMA_CAPEVENT_A    0x00000004
N#define TIMER_DMA_CAPMATCH_A    0x00000002
N#define TIMER_DMA_TIMEOUT_A     0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerADCEventSet() or returned from
N// TimerADCEventGet().
N//
N//*****************************************************************************
N#define TIMER_ADC_MODEMATCH_B   0x00000800
N#define TIMER_ADC_CAPEVENT_B    0x00000400
N#define TIMER_ADC_CAPMATCH_B    0x00000200
N#define TIMER_ADC_TIMEOUT_B     0x00000100
N#define TIMER_ADC_MODEMATCH_A   0x00000010
N#define TIMER_ADC_RTC_A         0x00000008
N#define TIMER_ADC_CAPEVENT_A    0x00000004
N#define TIMER_ADC_CAPMATCH_A    0x00000002
N#define TIMER_ADC_TIMEOUT_A     0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerUpdateMode().
N//
N//*****************************************************************************
N#define TIMER_UP_LOAD_IMMEDIATE 0x00000000
N#define TIMER_UP_LOAD_TIMEOUT   0x00000100
N#define TIMER_UP_MATCH_IMMEDIATE                                              \
N                                0x00000000
X#define TIMER_UP_MATCH_IMMEDIATE                                                                              0x00000000
N#define TIMER_UP_MATCH_TIMEOUT  0x00000400
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void TimerEnable(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerDisable(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerConfigure(uint32_t ui32Base, uint32_t ui32Config);
Nextern void TimerControlLevel(uint32_t ui32Base, uint32_t ui32Timer,
N                              bool bInvert);
X                              _Bool bInvert);
Nextern void TimerControlTrigger(uint32_t ui32Base, uint32_t ui32Timer,
N                                bool bEnable);
X                                _Bool bEnable);
Nextern void TimerControlEvent(uint32_t ui32Base, uint32_t ui32Timer,
N                              uint32_t ui32Event);
Nextern void TimerControlStall(uint32_t ui32Base, uint32_t ui32Timer,
N                              bool bStall);
X                              _Bool bStall);
Nextern void TimerControlWaitOnTrigger(uint32_t ui32Base, uint32_t ui32Timer,
N                                      bool bWait);
X                                      _Bool bWait);
Nextern void TimerRTCEnable(uint32_t ui32Base);
Nextern void TimerRTCDisable(uint32_t ui32Base);
Nextern void TimerPrescaleSet(uint32_t ui32Base, uint32_t ui32Timer,
N                             uint32_t ui32Value);
Nextern uint32_t TimerPrescaleGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerPrescaleMatchSet(uint32_t ui32Base, uint32_t ui32Timer,
N                                  uint32_t ui32Value);
Nextern uint32_t TimerPrescaleMatchGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerLoadSet(uint32_t ui32Base, uint32_t ui32Timer,
N                         uint32_t ui32Value);
Nextern uint32_t TimerLoadGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerLoadSet64(uint32_t ui32Base, uint64_t ui64Value);
Nextern uint64_t TimerLoadGet64(uint32_t ui32Base);
Nextern uint32_t TimerValueGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern uint64_t TimerValueGet64(uint32_t ui32Base);
Nextern void TimerMatchSet(uint32_t ui32Base, uint32_t ui32Timer,
N                          uint32_t ui32Value);
Nextern uint32_t TimerMatchGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerMatchSet64(uint32_t ui32Base, uint64_t ui64Value);
Nextern uint64_t TimerMatchGet64(uint32_t ui32Base);
Nextern void TimerIntRegister(uint32_t ui32Base, uint32_t ui32Timer,
N                             void (*pfnHandler)(void));
Nextern void TimerIntUnregister(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void TimerIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t TimerIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t TimerIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void TimerIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void TimerSynchronize(uint32_t ui32Base, uint32_t ui32Timers);
Nextern uint32_t TimerClockSourceGet(uint32_t ui32Base);
Nextern void TimerClockSourceSet(uint32_t ui32Base, uint32_t ui32Source);
Nextern uint32_t TimerADCEventGet(uint32_t ui32Base);
Nextern void TimerADCEventSet(uint32_t ui32Base, uint32_t ui32ADCEvent);
Nextern uint32_t TimerDMAEventGet(uint32_t ui32Base);
Nextern void TimerDMAEventSet(uint32_t ui32Base, uint32_t ui32DMAEvent);
Nextern void TimerUpdateMode(uint32_t ui32Base, uint32_t ui32Timer,
N                            uint32_t ui32Config);
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_TIMER_H__
L 38 "project.h" 2
N#include "driverlib/uart.h"
L 1 "driverlib/uart.h" 1
N//*****************************************************************************
N//
N// uart.h - Defines and Macros for the UART.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_UART_H__
N#define __DRIVERLIB_UART_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTIntEnable, UARTIntDisable, and UARTIntClear
N// as the ui32IntFlags parameter, and returned from UARTIntStatus.
N//
N//*****************************************************************************
N#define UART_INT_DMATX          0x20000     // DMA TX interrupt
N#define UART_INT_DMARX          0x10000     // DMA RX interrupt
N#define UART_INT_9BIT           0x1000      // 9-bit address match interrupt
N#define UART_INT_OE             0x400       // Overrun Error Interrupt Mask
N#define UART_INT_BE             0x200       // Break Error Interrupt Mask
N#define UART_INT_PE             0x100       // Parity Error Interrupt Mask
N#define UART_INT_FE             0x080       // Framing Error Interrupt Mask
N#define UART_INT_RT             0x040       // Receive Timeout Interrupt Mask
N#define UART_INT_TX             0x020       // Transmit Interrupt Mask
N#define UART_INT_RX             0x010       // Receive Interrupt Mask
N#define UART_INT_DSR            0x008       // DSR Modem Interrupt Mask
N#define UART_INT_DCD            0x004       // DCD Modem Interrupt Mask
N#define UART_INT_CTS            0x002       // CTS Modem Interrupt Mask
N#define UART_INT_RI             0x001       // RI Modem Interrupt Mask
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTConfigSetExpClk as the ui32Config parameter
N// and returned by UARTConfigGetExpClk in the pui32Config parameter.
N// Additionally, the UART_CONFIG_PAR_* subset can be passed to
N// UARTParityModeSet as the ui32Parity parameter, and are returned by
N// UARTParityModeGet.
N//
N//*****************************************************************************
N#define UART_CONFIG_WLEN_MASK   0x00000060  // Mask for extracting word length
N#define UART_CONFIG_WLEN_8      0x00000060  // 8 bit data
N#define UART_CONFIG_WLEN_7      0x00000040  // 7 bit data
N#define UART_CONFIG_WLEN_6      0x00000020  // 6 bit data
N#define UART_CONFIG_WLEN_5      0x00000000  // 5 bit data
N#define UART_CONFIG_STOP_MASK   0x00000008  // Mask for extracting stop bits
N#define UART_CONFIG_STOP_ONE    0x00000000  // One stop bit
N#define UART_CONFIG_STOP_TWO    0x00000008  // Two stop bits
N#define UART_CONFIG_PAR_MASK    0x00000086  // Mask for extracting parity
N#define UART_CONFIG_PAR_NONE    0x00000000  // No parity
N#define UART_CONFIG_PAR_EVEN    0x00000006  // Even parity
N#define UART_CONFIG_PAR_ODD     0x00000002  // Odd parity
N#define UART_CONFIG_PAR_ONE     0x00000082  // Parity bit is one
N#define UART_CONFIG_PAR_ZERO    0x00000086  // Parity bit is zero
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTFIFOLevelSet as the ui32TxLevel parameter
N// and returned by UARTFIFOLevelGet in the pui32TxLevel.
N//
N//*****************************************************************************
N#define UART_FIFO_TX1_8         0x00000000  // Transmit interrupt at 1/8 Full
N#define UART_FIFO_TX2_8         0x00000001  // Transmit interrupt at 1/4 Full
N#define UART_FIFO_TX4_8         0x00000002  // Transmit interrupt at 1/2 Full
N#define UART_FIFO_TX6_8         0x00000003  // Transmit interrupt at 3/4 Full
N#define UART_FIFO_TX7_8         0x00000004  // Transmit interrupt at 7/8 Full
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTFIFOLevelSet as the ui32RxLevel parameter
N// and returned by UARTFIFOLevelGet in the pui32RxLevel.
N//
N//*****************************************************************************
N#define UART_FIFO_RX1_8         0x00000000  // Receive interrupt at 1/8 Full
N#define UART_FIFO_RX2_8         0x00000008  // Receive interrupt at 1/4 Full
N#define UART_FIFO_RX4_8         0x00000010  // Receive interrupt at 1/2 Full
N#define UART_FIFO_RX6_8         0x00000018  // Receive interrupt at 3/4 Full
N#define UART_FIFO_RX7_8         0x00000020  // Receive interrupt at 7/8 Full
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTDMAEnable() and UARTDMADisable().
N//
N//*****************************************************************************
N#define UART_DMA_ERR_RXSTOP     0x00000004  // Stop DMA receive if UART error
N#define UART_DMA_TX             0x00000002  // Enable DMA for transmit
N#define UART_DMA_RX             0x00000001  // Enable DMA for receive
N
N//*****************************************************************************
N//
N// Values returned from UARTRxErrorGet().
N//
N//*****************************************************************************
N#define UART_RXERROR_OVERRUN    0x00000008
N#define UART_RXERROR_BREAK      0x00000004
N#define UART_RXERROR_PARITY     0x00000002
N#define UART_RXERROR_FRAMING    0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTHandshakeOutputsSet() or returned from
N// UARTHandshakeOutputGet().
N//
N//*****************************************************************************
N#define UART_OUTPUT_RTS         0x00000800
N#define UART_OUTPUT_DTR         0x00000400
N
N//*****************************************************************************
N//
N// Values that can be returned from UARTHandshakeInputsGet().
N//
N//*****************************************************************************
N#define UART_INPUT_RI           0x00000100
N#define UART_INPUT_DCD          0x00000004
N#define UART_INPUT_DSR          0x00000002
N#define UART_INPUT_CTS          0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTFlowControl() or returned from
N// UARTFlowControlGet().
N//
N//*****************************************************************************
N#define UART_FLOWCONTROL_TX     0x00008000
N#define UART_FLOWCONTROL_RX     0x00004000
N#define UART_FLOWCONTROL_NONE   0x00000000
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTTxIntModeSet() or returned from
N// UARTTxIntModeGet().
N//
N//*****************************************************************************
N#define UART_TXINT_MODE_FIFO    0x00000000
N#define UART_TXINT_MODE_EOT     0x00000010
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTClockSourceSet() or returned from
N// UARTClockSourceGet().
N//
N//*****************************************************************************
N#define UART_CLOCK_SYSTEM       0x00000000
N#define UART_CLOCK_PIOSC        0x00000005
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void UARTParityModeSet(uint32_t ui32Base, uint32_t ui32Parity);
Nextern uint32_t UARTParityModeGet(uint32_t ui32Base);
Nextern void UARTFIFOLevelSet(uint32_t ui32Base, uint32_t ui32TxLevel,
N                             uint32_t ui32RxLevel);
Nextern void UARTFIFOLevelGet(uint32_t ui32Base, uint32_t *pui32TxLevel,
N                             uint32_t *pui32RxLevel);
Nextern void UARTConfigSetExpClk(uint32_t ui32Base, uint32_t ui32UARTClk,
N                                uint32_t ui32Baud, uint32_t ui32Config);
Nextern void UARTConfigGetExpClk(uint32_t ui32Base, uint32_t ui32UARTClk,
N                                uint32_t *pui32Baud, uint32_t *pui32Config);
Nextern void UARTEnable(uint32_t ui32Base);
Nextern void UARTDisable(uint32_t ui32Base);
Nextern void UARTFIFOEnable(uint32_t ui32Base);
Nextern void UARTFIFODisable(uint32_t ui32Base);
Nextern void UARTEnableSIR(uint32_t ui32Base, bool bLowPower);
Xextern void UARTEnableSIR(uint32_t ui32Base, _Bool bLowPower);
Nextern void UARTDisableSIR(uint32_t ui32Base);
Nextern bool UARTCharsAvail(uint32_t ui32Base);
Xextern _Bool UARTCharsAvail(uint32_t ui32Base);
Nextern bool UARTSpaceAvail(uint32_t ui32Base);
Xextern _Bool UARTSpaceAvail(uint32_t ui32Base);
Nextern int32_t UARTCharGetNonBlocking(uint32_t ui32Base);
Nextern int32_t UARTCharGet(uint32_t ui32Base);
Nextern bool UARTCharPutNonBlocking(uint32_t ui32Base, unsigned char ucData);
Xextern _Bool UARTCharPutNonBlocking(uint32_t ui32Base, unsigned char ucData);
Nextern void UARTCharPut(uint32_t ui32Base, unsigned char ucData);
Nextern void UARTBreakCtl(uint32_t ui32Base, bool bBreakState);
Xextern void UARTBreakCtl(uint32_t ui32Base, _Bool bBreakState);
Nextern bool UARTBusy(uint32_t ui32Base);
Xextern _Bool UARTBusy(uint32_t ui32Base);
Nextern void UARTIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void UARTIntUnregister(uint32_t ui32Base);
Nextern void UARTIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void UARTIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t UARTIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t UARTIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void UARTIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void UARTDMAEnable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void UARTDMADisable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern uint32_t UARTRxErrorGet(uint32_t ui32Base);
Nextern void UARTRxErrorClear(uint32_t ui32Base);
Nextern void UARTSmartCardEnable(uint32_t ui32Base);
Nextern void UARTSmartCardDisable(uint32_t ui32Base);
Nextern void UARTModemControlSet(uint32_t ui32Base, uint32_t ui32Control);
Nextern void UARTModemControlClear(uint32_t ui32Base, uint32_t ui32Control);
Nextern uint32_t UARTModemControlGet(uint32_t ui32Base);
Nextern uint32_t UARTModemStatusGet(uint32_t ui32Base);
Nextern void UARTFlowControlSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern uint32_t UARTFlowControlGet(uint32_t ui32Base);
Nextern void UARTTxIntModeSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern uint32_t UARTTxIntModeGet(uint32_t ui32Base);
Nextern void UARTClockSourceSet(uint32_t ui32Base, uint32_t ui32Source);
Nextern uint32_t UARTClockSourceGet(uint32_t ui32Base);
Nextern void UART9BitEnable(uint32_t ui32Base);
Nextern void UART9BitDisable(uint32_t ui32Base);
Nextern void UART9BitAddrSet(uint32_t ui32Base, uint8_t ui8Addr,
N                            uint8_t ui8Mask);
Nextern void UART9BitAddrSend(uint32_t ui32Base, uint8_t ui8Addr);
Nextern void UARTLoopbackEnable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_UART_H__
L 39 "project.h" 2
N#include "driverlib/udma.h"
L 1 "driverlib/udma.h" 1
N//*****************************************************************************
N//
N// udma.h - Prototypes and macros for the uDMA controller.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_UDMA_H__
N#define __DRIVERLIB_UDMA_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup udma_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// A structure that defines an entry in the channel control table.  These
N// fields are used by the uDMA controller and normally it is not necessary for
N// software to directly read or write fields in the table.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    // The ending source address of the data transfer.
N    //
N    volatile void *pvSrcEndAddr;
N
N    //
N    // The ending destination address of the data transfer.
N    //
N    volatile void *pvDstEndAddr;
N
N    //
N    // The channel control mode.
N    //
N    volatile uint32_t ui32Control;
N
N    //
N    // An unused location.
N    //
N    volatile uint32_t ui32Spare;
N}
NtDMAControlTable;
N
N//*****************************************************************************
N//
N//! A helper macro for building scatter-gather task table entries.
N//!
N//! \param ui32TransferCount is the count of items to transfer for this task.
N//! \param ui32ItemSize is the bit size of the items to transfer for this task.
N//! \param ui32SrcIncrement is the bit size increment for source data.
N//! \param pvSrcAddr is the starting address of the data to transfer.
N//! \param ui32DstIncrement is the bit size increment for destination data.
N//! \param pvDstAddr is the starting address of the destination data.
N//! \param ui32ArbSize is the arbitration size to use for the transfer task.
N//! \param ui32Mode is the transfer mode for this task.
N//!
N//! This macro is intended to be used to help populate a table of uDMA tasks
N//! for a scatter-gather transfer.  This macro will calculate the values for
N//! the fields of a task structure entry based on the input parameters.
N//!
N//! There are specific requirements for the values of each parameter.  No
N//! checking is done so it is up to the caller to ensure that correct values
N//! are used for the parameters.
N//!
N//! The \e ui32TransferCount parameter is the number of items that will be
N//! transferred by this task.  It must be in the range 1-1024.
N//!
N//! The \e ui32ItemSize parameter is the bit size of the transfer data.  It
N//! must be one of \b UDMA_SIZE_8, \b UDMA_SIZE_16, or \b UDMA_SIZE_32.
N//!
N//! The \e ui32SrcIncrement parameter is the increment size for the source
N//! data.  It must be one of \b UDMA_SRC_INC_8, \b UDMA_SRC_INC_16,
N//! \b UDMA_SRC_INC_32, or \b UDMA_SRC_INC_NONE.
N//!
N//! The \e pvSrcAddr parameter is a void pointer to the beginning of the source
N//! data.
N//!
N//! The \e ui32DstIncrement parameter is the increment size for the destination
N//! data.  It must be one of \b UDMA_DST_INC_8, \b UDMA_DST_INC_16,
N//! \b UDMA_DST_INC_32, or \b UDMA_DST_INC_NONE.
N//!
N//! The \e pvDstAddr parameter is a void pointer to the beginning of the
N//! location where the data will be transferred.
N//!
N//! The \e ui32ArbSize parameter is the arbitration size for the transfer, and
N//! must be one of \b UDMA_ARB_1, \b UDMA_ARB_2, \b UDMA_ARB_4, and so on
N//! up to \b UDMA_ARB_1024.  This is used to select the arbitration size in
N//! powers of 2, from 1 to 1024.
N//!
N//! The \e ui32Mode parameter is the mode to use for this transfer task.  It
N//! must be one of \b UDMA_MODE_BASIC, \b UDMA_MODE_AUTO,
N//! \b UDMA_MODE_MEM_SCATTER_GATHER, or \b UDMA_MODE_PER_SCATTER_GATHER.  Note
N//! that normally all tasks will be one of the scatter-gather modes while the
N//! last task is a task list will be AUTO or BASIC.
N//!
N//! This macro is intended to be used to initialize individual entries of
N//! a structure of tDMAControlTable type, like this:
N//!
N//! \verbatim
N//!     tDMAControlTable MyTaskList[] =
N//!     {
N//!         uDMATaskStructEntry(Task1Count, UDMA_SIZE_8,
N//!                             UDMA_SRC_INC_8, MySourceBuf,
N//!                             UDMA_DST_INC_8, MyDestBuf,
N//!                             UDMA_ARB_8, UDMA_MODE_MEM_SCATTER_GATHER),
N//!         uDMATaskStructEntry(Task2Count, ...),
N//!     }
N//! \endverbatim
N//!
N//! \return Nothing; this is not a function.
N//
N//*****************************************************************************
N#define uDMATaskStructEntry(ui32TransferCount,                                \
N                            ui32ItemSize,                                     \
N                            ui32SrcIncrement,                                 \
N                            pvSrcAddr,                                        \
N                            ui32DstIncrement,                                 \
N                            pvDstAddr,                                        \
N                            ui32ArbSize,                                      \
N                            ui32Mode)                                         \
N    {                                                                         \
N        (((ui32SrcIncrement) == UDMA_SRC_INC_NONE) ? (void *)(pvSrcAddr) :    \
N            ((void *)(&((uint8_t *)(pvSrcAddr))[((ui32TransferCount) <<       \
N                                         ((ui32SrcIncrement) >> 26)) - 1]))), \
N            (((ui32DstIncrement) == UDMA_DST_INC_NONE) ? (void *)(pvDstAddr) :\
N            ((void *)(&((uint8_t *)(pvDstAddr))[((ui32TransferCount) <<       \
N                                         ((ui32DstIncrement) >> 30)) - 1]))), \
N        (ui32SrcIncrement) | (ui32DstIncrement) | (ui32ItemSize) |            \
N            (ui32ArbSize) |                                                   \
N        (((ui32TransferCount) - 1) << 4) |                                    \
N        ((((ui32Mode) == UDMA_MODE_MEM_SCATTER_GATHER) ||                     \
N          ((ui32Mode) == UDMA_MODE_PER_SCATTER_GATHER)) ?                     \
N                (ui32Mode) | UDMA_MODE_ALT_SELECT : (ui32Mode)), 0            \
N    }
X#define uDMATaskStructEntry(ui32TransferCount,                                                            ui32ItemSize,                                                                 ui32SrcIncrement,                                                             pvSrcAddr,                                                                    ui32DstIncrement,                                                             pvDstAddr,                                                                    ui32ArbSize,                                                                  ui32Mode)                                             {                                                                                 (((ui32SrcIncrement) == UDMA_SRC_INC_NONE) ? (void *)(pvSrcAddr) :                ((void *)(&((uint8_t *)(pvSrcAddr))[((ui32TransferCount) <<                                                ((ui32SrcIncrement) >> 26)) - 1]))),             (((ui32DstIncrement) == UDMA_DST_INC_NONE) ? (void *)(pvDstAddr) :            ((void *)(&((uint8_t *)(pvDstAddr))[((ui32TransferCount) <<                                                ((ui32DstIncrement) >> 30)) - 1]))),         (ui32SrcIncrement) | (ui32DstIncrement) | (ui32ItemSize) |                        (ui32ArbSize) |                                                           (((ui32TransferCount) - 1) << 4) |                                            ((((ui32Mode) == UDMA_MODE_MEM_SCATTER_GATHER) ||                               ((ui32Mode) == UDMA_MODE_PER_SCATTER_GATHER)) ?                                     (ui32Mode) | UDMA_MODE_ALT_SELECT : (ui32Mode)), 0                }
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Flags that can be passed to uDMAChannelAttributeEnable(),
N// uDMAChannelAttributeDisable(), and returned from uDMAChannelAttributeGet().
N//
N//*****************************************************************************
N#define UDMA_ATTR_USEBURST      0x00000001
N#define UDMA_ATTR_ALTSELECT     0x00000002
N#define UDMA_ATTR_HIGH_PRIORITY 0x00000004
N#define UDMA_ATTR_REQMASK       0x00000008
N#define UDMA_ATTR_ALL           0x0000000F
N
N//*****************************************************************************
N//
N// DMA control modes that can be passed to uDMAModeSet() and returned
N// uDMAModeGet().
N//
N//*****************************************************************************
N#define UDMA_MODE_STOP          0x00000000
N#define UDMA_MODE_BASIC         0x00000001
N#define UDMA_MODE_AUTO          0x00000002
N#define UDMA_MODE_PINGPONG      0x00000003
N#define UDMA_MODE_MEM_SCATTER_GATHER                                          \
N                                0x00000004
X#define UDMA_MODE_MEM_SCATTER_GATHER                                                                          0x00000004
N#define UDMA_MODE_PER_SCATTER_GATHER                                          \
N                                0x00000006
X#define UDMA_MODE_PER_SCATTER_GATHER                                                                          0x00000006
N#define UDMA_MODE_ALT_SELECT    0x00000001
N
N//*****************************************************************************
N//
N// Channel configuration values that can be passed to uDMAControlSet().
N//
N//*****************************************************************************
N#define UDMA_DST_INC_8          0x00000000
N#define UDMA_DST_INC_16         0x40000000
N#define UDMA_DST_INC_32         0x80000000
N#define UDMA_DST_INC_NONE       0xc0000000
N#define UDMA_SRC_INC_8          0x00000000
N#define UDMA_SRC_INC_16         0x04000000
N#define UDMA_SRC_INC_32         0x08000000
N#define UDMA_SRC_INC_NONE       0x0c000000
N#define UDMA_SIZE_8             0x00000000
N#define UDMA_SIZE_16            0x11000000
N#define UDMA_SIZE_32            0x22000000
N#define UDMA_DST_PROT_PRIV      0x00200000
N#define UDMA_SRC_PROT_PRIV      0x00040000
N#define UDMA_ARB_1              0x00000000
N#define UDMA_ARB_2              0x00004000
N#define UDMA_ARB_4              0x00008000
N#define UDMA_ARB_8              0x0000c000
N#define UDMA_ARB_16             0x00010000
N#define UDMA_ARB_32             0x00014000
N#define UDMA_ARB_64             0x00018000
N#define UDMA_ARB_128            0x0001c000
N#define UDMA_ARB_256            0x00020000
N#define UDMA_ARB_512            0x00024000
N#define UDMA_ARB_1024           0x00028000
N#define UDMA_NEXT_USEBURST      0x00000008
N
N//*****************************************************************************
N//
N// Channel numbers to be passed to API functions that require a channel number
N// ID.
N//
N//*****************************************************************************
N#define UDMA_CHANNEL_USBEP1RX   0
N#define UDMA_CHANNEL_USBEP1TX   1
N#define UDMA_CHANNEL_USBEP2RX   2
N#define UDMA_CHANNEL_USBEP2TX   3
N#define UDMA_CHANNEL_USBEP3RX   4
N#define UDMA_CHANNEL_USBEP3TX   5
N#define UDMA_CHANNEL_ETH0RX     6
N#define UDMA_CHANNEL_ETH0TX     7
N#define UDMA_CHANNEL_UART0RX    8
N#define UDMA_CHANNEL_UART0TX    9
N#define UDMA_CHANNEL_SSI0RX     10
N#define UDMA_CHANNEL_SSI0TX     11
N#define UDMA_CHANNEL_ADC0       14
N#define UDMA_CHANNEL_ADC1       15
N#define UDMA_CHANNEL_ADC2       16
N#define UDMA_CHANNEL_ADC3       17
N#define UDMA_CHANNEL_TMR0A      18
N#define UDMA_CHANNEL_TMR0B      19
N#define UDMA_CHANNEL_TMR1A      20
N#define UDMA_CHANNEL_TMR1B      21
N#define UDMA_CHANNEL_UART1RX    22
N#define UDMA_CHANNEL_UART1TX    23
N#define UDMA_CHANNEL_SSI1RX     24
N#define UDMA_CHANNEL_SSI1TX     25
N#define UDMA_CHANNEL_I2S0RX     28
N#define UDMA_CHANNEL_I2S0TX     29
N#define UDMA_CHANNEL_SW         30
N
N//*****************************************************************************
N//
N// Flags to be OR'd with the channel ID to indicate if the primary or alternate
N// control structure should be used.
N//
N//*****************************************************************************
N#define UDMA_PRI_SELECT         0x00000000
N#define UDMA_ALT_SELECT         0x00000020
N
N//*****************************************************************************
N//
N// Channel numbers to be passed to API functions that require a channel number
N// ID.  These are for secondary peripheral assignments.
N//
N//*****************************************************************************
N#define UDMA_SEC_CHANNEL_UART2RX_0                                            \
N                                0
X#define UDMA_SEC_CHANNEL_UART2RX_0                                                                            0
N#define UDMA_SEC_CHANNEL_UART2TX_1                                            \
N                                1
X#define UDMA_SEC_CHANNEL_UART2TX_1                                                                            1
N#define UDMA_SEC_CHANNEL_TMR3A  2
N#define UDMA_SEC_CHANNEL_TMR3B  3
N#define UDMA_SEC_CHANNEL_TMR2A_4                                              \
N                                4
X#define UDMA_SEC_CHANNEL_TMR2A_4                                                                              4
N#define UDMA_SEC_CHANNEL_TMR2B_5                                              \
N                                5
X#define UDMA_SEC_CHANNEL_TMR2B_5                                                                              5
N#define UDMA_SEC_CHANNEL_TMR2A_6                                              \
N                                6
X#define UDMA_SEC_CHANNEL_TMR2A_6                                                                              6
N#define UDMA_SEC_CHANNEL_TMR2B_7                                              \
N                                7
X#define UDMA_SEC_CHANNEL_TMR2B_7                                                                              7
N#define UDMA_SEC_CHANNEL_UART1RX                                              \
N                                8
X#define UDMA_SEC_CHANNEL_UART1RX                                                                              8
N#define UDMA_SEC_CHANNEL_UART1TX                                              \
N                                9
X#define UDMA_SEC_CHANNEL_UART1TX                                                                              9
N#define UDMA_SEC_CHANNEL_SSI1RX 10
N#define UDMA_SEC_CHANNEL_SSI1TX 11
N#define UDMA_SEC_CHANNEL_UART2RX_12                                           \
N                                12
X#define UDMA_SEC_CHANNEL_UART2RX_12                                                                           12
N#define UDMA_SEC_CHANNEL_UART2TX_13                                           \
N                                13
X#define UDMA_SEC_CHANNEL_UART2TX_13                                                                           13
N#define UDMA_SEC_CHANNEL_TMR2A_14                                             \
N                                14
X#define UDMA_SEC_CHANNEL_TMR2A_14                                                                             14
N#define UDMA_SEC_CHANNEL_TMR2B_15                                             \
N                                15
X#define UDMA_SEC_CHANNEL_TMR2B_15                                                                             15
N#define UDMA_SEC_CHANNEL_TMR1A  18
N#define UDMA_SEC_CHANNEL_TMR1B  19
N#define UDMA_SEC_CHANNEL_EPI0RX 20
N#define UDMA_SEC_CHANNEL_EPI0TX 21
N#define UDMA_SEC_CHANNEL_ADC10  24
N#define UDMA_SEC_CHANNEL_ADC11  25
N#define UDMA_SEC_CHANNEL_ADC12  26
N#define UDMA_SEC_CHANNEL_ADC13  27
N#define UDMA_SEC_CHANNEL_SW     30
N
N//*****************************************************************************
N//
N// Values that can be passed to uDMAChannelAssign() to select peripheral
N// mapping for each channel.  The channels named RESERVED may be assigned
N// to a peripheral in future parts.
N//
N//*****************************************************************************
N//
N// Channel 0
N//
N#define UDMA_CH0_USB0EP1RX          0x00000000
N#define UDMA_CH0_UART2RX            0x00010000
N#define UDMA_CH0_RESERVED2          0x00020000
N#define UDMA_CH0_TIMER4A            0x00030000
N#define UDMA_CH0_RESERVED4          0x00040000
N#define UDMA_CH0_RESERVED5          0x00050000
N#define UDMA_CH0_I2C0RX             0x00060000
N#define UDMA_CH0_RESERVED7          0x00070000
N#define UDMA_CH0_RESERVED8          0x00080000
N
N//
N// Channel 1
N//
N#define UDMA_CH1_USB0EP1TX          0x00000001
N#define UDMA_CH1_UART2TX            0x00010001
N#define UDMA_CH1_RESERVED2          0x00020001
N#define UDMA_CH1_TIMER4B            0x00030001
N#define UDMA_CH1_RESERVED4          0x00040001
N#define UDMA_CH1_RESERVED5          0x00050001
N#define UDMA_CH1_I2C0TX             0x00060001
N#define UDMA_CH1_RESERVED7          0x00070001
N#define UDMA_CH1_RESERVED8          0x00080001
N
N//
N// Channel 2
N//
N#define UDMA_CH2_USB0EP2RX          0x00000002
N#define UDMA_CH2_TIMER3A            0x00010002
N#define UDMA_CH2_RESERVED2          0x00020002
N#define UDMA_CH2_RESERVED3          0x00030002
N#define UDMA_CH2_RESERVED4          0x00040002
N#define UDMA_CH2_RESERVED5          0x00050002
N#define UDMA_CH2_I2C1RX             0x00060002
N#define UDMA_CH2_RESERVED7          0x00070002
N#define UDMA_CH2_RESERVED8          0x00080002
N
N//
N// Channel 3
N//
N#define UDMA_CH3_USB0EP2TX          0x00000003
N#define UDMA_CH3_TIMER3B            0x00010003
N#define UDMA_CH3_RESERVED2          0x00020003
N#define UDMA_CH3_LPC0_3             0x00030003
N#define UDMA_CH3_RESERVED4          0x00040003
N#define UDMA_CH3_RESERVED5          0x00050003
N#define UDMA_CH3_I2C1TX             0x00060003
N#define UDMA_CH3_RESERVED7          0x00070003
N#define UDMA_CH3_RESERVED8          0x00080003
N
N//
N// Channel 4
N//
N#define UDMA_CH4_USB0EP3RX          0x00000004
N#define UDMA_CH4_TIMER2A            0x00010004
N#define UDMA_CH4_RESERVED2          0x00020004
N#define UDMA_CH4_GPIOA              0x00030004
N#define UDMA_CH4_RESERVED4          0x00040004
N#define UDMA_CH4_SHAMD50CIN         0x00050004
N#define UDMA_CH4_I2C2RX             0x00060004
N#define UDMA_CH4_RESERVED7          0x00070004
N#define UDMA_CH4_RESERVED8          0x00080004
N
N//
N// Channel 5
N//
N#define UDMA_CH5_USB0EP3TX          0x00000005
N#define UDMA_CH5_TIMER2B            0x00010005
N#define UDMA_CH5_RESERVED2          0x00020005
N#define UDMA_CH5_GPIOB              0x00030005
N#define UDMA_CH5_RESERVED4          0x00040005
N#define UDMA_CH5_SHAMD50DIN         0x00050005
N#define UDMA_CH5_I2C2TX             0x00060005
N#define UDMA_CH5_RESERVED7          0x00070005
N#define UDMA_CH5_RESERVED8          0x00080005
N
N//
N// Channel 6
N//
N#define UDMA_CH6_RESERVED0          0x00000006
N#define UDMA_CH6_ETH0RX             0x00000006
N#define UDMA_CH6_TIMER2A            0x00010006
N#define UDMA_CH6_UART5RX            0x00020006
N#define UDMA_CH6_GPIOC              0x00030006
N#define UDMA_CH6_I2C0RX             0x00040006
N#define UDMA_CH6_SHAMD50COUT        0x00050006
N#define UDMA_CH6_RESERVED6          0x00060006
N#define UDMA_CH6_RESERVED7          0x00070006
N#define UDMA_CH6_RESERVED8          0x00080006
N
N//
N// Channel 7
N//
N#define UDMA_CH7_RESERVED0          0x00000007
N#define UDMA_CH7_ETH0TX             0x00000007
N#define UDMA_CH7_TIMER2B            0x00010007
N#define UDMA_CH7_UART5TX            0x00020007
N#define UDMA_CH7_GPIOD              0x00030007
N#define UDMA_CH7_I2C0TX             0x00040007
N#define UDMA_CH7_RESERVED5          0x00050007
N#define UDMA_CH7_RESERVED6          0x00060007
N#define UDMA_CH7_RESERVED7          0x00070007
N#define UDMA_CH7_RESERVED8          0x00080007
N
N//
N// Channel 8
N//
N#define UDMA_CH8_UART0RX            0x00000008
N#define UDMA_CH8_UART1RX            0x00010008
N#define UDMA_CH8_RESERVED2          0x00020008
N#define UDMA_CH8_TIMER5A            0x00030008
N#define UDMA_CH8_I2C1RX             0x00040008
N#define UDMA_CH8_RESERVED5          0x00050008
N#define UDMA_CH8_RESERVED6          0x00060008
N#define UDMA_CH8_RESERVED7          0x00070008
N#define UDMA_CH8_RESERVED8          0x00080008
N
N//
N// Channel 9
N//
N#define UDMA_CH9_UART0TX            0x00000009
N#define UDMA_CH9_UART1TX            0x00010009
N#define UDMA_CH9_RESERVED2          0x00020009
N#define UDMA_CH9_TIMER5B            0x00030009
N#define UDMA_CH9_I2C1TX             0x00040009
N#define UDMA_CH9_RESERVED5          0x00050009
N#define UDMA_CH9_RESERVED6          0x00060009
N#define UDMA_CH9_RESERVED7          0x00070009
N#define UDMA_CH9_RESERVED8          0x00080009
N
N//
N// Channel 10
N//
N#define UDMA_CH10_SSI0RX            0x0000000A
N#define UDMA_CH10_SSI1RX            0x0001000A
N#define UDMA_CH10_UART6RX           0x0002000A
N#define UDMA_CH10_WTIMER0A          0x0003000A
N#define UDMA_CH10_I2C2RX            0x0004000A
N#define UDMA_CH10_RESERVED5         0x0005000A
N#define UDMA_CH10_RESERVED6         0x0006000A
N#define UDMA_CH10_TIMER6A           0x0007000A
N#define UDMA_CH10_RESERVED8         0x0008000A
N
N//
N// Channel 11
N//
N#define UDMA_CH11_SSI0TX            0x0000000B
N#define UDMA_CH11_SSI1TX            0x0001000B
N#define UDMA_CH11_UART6TX           0x0002000B
N#define UDMA_CH11_WTIMER0B          0x0003000B
N#define UDMA_CH11_I2C2TX            0x0004000B
N#define UDMA_CH11_RESERVED5         0x0005000B
N#define UDMA_CH11_RESERVED6         0x0006000B
N#define UDMA_CH11_TIMER6B           0x0007000B
N#define UDMA_CH11_RESERVED8         0x0008000B
N
N//
N// Channel 12
N//
N#define UDMA_CH12_RESERVED0         0x0000000C
N#define UDMA_CH12_UART2RX           0x0001000C
N#define UDMA_CH12_SSI2RX            0x0002000C
N#define UDMA_CH12_WTIMER1A          0x0003000C
N#define UDMA_CH12_GPIOK             0x0004000C
N#define UDMA_CH12_AES0CIN           0x0005000C
N#define UDMA_CH12_RESERVED6         0x0006000C
N#define UDMA_CH12_TIMER7A           0x0007000C
N#define UDMA_CH12_RESERVED8         0x0008000C
N
N//
N// Channel 13
N//
N#define UDMA_CH13_RESERVED0         0x0000000D
N#define UDMA_CH13_UART2TX           0x0001000D
N#define UDMA_CH13_SSI2TX            0x0002000D
N#define UDMA_CH13_WTIMER1B          0x0003000D
N#define UDMA_CH13_GPIOL             0x0004000D
N#define UDMA_CH13_AES0COUT          0x0005000D
N#define UDMA_CH13_RESERVED6         0x0006000D
N#define UDMA_CH13_TIMER7B           0x0007000D
N#define UDMA_CH13_RESERVED8         0x0008000D
N
N//
N// Channel 14
N//
N#define UDMA_CH14_ADC0_0            0x0000000E
N#define UDMA_CH14_TIMER2A           0x0001000E
N#define UDMA_CH14_SSI3RX            0x0002000E
N#define UDMA_CH14_GPIOE             0x0003000E
N#define UDMA_CH14_GPIOM             0x0004000E
N#define UDMA_CH14_AES0DIN           0x0005000E
N#define UDMA_CH14_RESERVED6         0x0006000E
N#define UDMA_CH14_RESERVED7         0x0007000E
N#define UDMA_CH14_RESERVED8         0x0008000E
N
N//
N// Channel 15
N//
N#define UDMA_CH15_ADC0_1            0x0000000F
N#define UDMA_CH15_TIMER2B           0x0001000F
N#define UDMA_CH15_SSI3TX            0x0002000F
N#define UDMA_CH15_GPIOF             0x0003000F
N#define UDMA_CH15_GPION             0x0004000F
N#define UDMA_CH15_AES0DOUT          0x0005000F
N#define UDMA_CH15_RESERVED6         0x0006000F
N#define UDMA_CH15_RESERVED7         0x0007000F
N#define UDMA_CH15_RESERVED8         0x0008000F
N
N//
N// Channel 16
N//
N#define UDMA_CH16_ADC0_2            0x00000010
N#define UDMA_CH16_RESERVED1         0x00010010
N#define UDMA_CH16_UART3RX           0x00020010
N#define UDMA_CH16_WTIMER2A          0x00030010
N#define UDMA_CH16_GPIOP             0x00040010
N#define UDMA_CH16_RESERVED5         0x00050010
N#define UDMA_CH16_RESERVED6         0x00060010
N#define UDMA_CH16_RESERVED7         0x00070010
N#define UDMA_CH16_RESERVED8         0x00080010
N
N//
N// Channel 17
N//
N#define UDMA_CH17_ADC0_3            0x00000011
N#define UDMA_CH17_RESERVED1         0x00010011
N#define UDMA_CH17_UART3TX           0x00020011
N#define UDMA_CH17_WTIMER2B          0x00030011
N#define UDMA_CH17_RESERVED4         0x00040011
N#define UDMA_CH17_RESERVED5         0x00050011
N#define UDMA_CH17_RESERVED6         0x00060011
N#define UDMA_CH17_RESERVED7         0x00070011
N#define UDMA_CH17_RESERVED8         0x00080011
N
N//
N// Channel 18
N//
N#define UDMA_CH18_TIMER0A           0x00000012
N#define UDMA_CH18_TIMER1A           0x00010012
N#define UDMA_CH18_UART4RX           0x00020012
N#define UDMA_CH18_GPIOB             0x00030012
N#define UDMA_CH18_I2C3RX            0x00040012
N#define UDMA_CH18_RESERVED5         0x00050012
N#define UDMA_CH18_RESERVED6         0x00060012
N#define UDMA_CH18_RESERVED7         0x00070012
N#define UDMA_CH18_RESERVED8         0x00080012
N
N//
N// Channel 19
N//
N#define UDMA_CH19_TIMER0B           0x00000013
N#define UDMA_CH19_TIMER1B           0x00010013
N#define UDMA_CH19_UART4TX           0x00020013
N#define UDMA_CH19_GPIOG             0x00030013
N#define UDMA_CH19_I2C3TX            0x00040013
N#define UDMA_CH19_RESERVED5         0x00050013
N#define UDMA_CH19_RESERVED6         0x00060013
N#define UDMA_CH19_RESERVED7         0x00070013
N#define UDMA_CH19_RESERVED8         0x00080013
N
N//
N// Channel 20
N//
N#define UDMA_CH20_TIMER1A           0x00000014
N#define UDMA_CH20_RESERVED1         0x00010014
N#define UDMA_CH20_EPI0RX            0x00010014
N#define UDMA_CH20_UART7RX           0x00020014
N#define UDMA_CH20_GPIOH             0x00030014
N#define UDMA_CH20_I2C4RX            0x00040014
N#define UDMA_CH20_DES0CIN           0x00050014
N#define UDMA_CH20_RESERVED6         0x00060014
N#define UDMA_CH20_RESERVED7         0x00070014
N#define UDMA_CH20_RESERVED8         0x00080014
N
N//
N// Channel 21
N//
N#define UDMA_CH21_TIMER1B           0x00000015
N#define UDMA_CH21_RESERVED1         0x00010015
N#define UDMA_CH21_EPI0TX            0x00010015
N#define UDMA_CH21_UART7TX           0x00020015
N#define UDMA_CH21_GPIOJ             0x00030015
N#define UDMA_CH21_I2C4TX            0x00040015
N#define UDMA_CH21_DES0DIN           0x00050015
N#define UDMA_CH21_RESERVED6         0x00060015
N#define UDMA_CH21_RESERVED7         0x00070015
N#define UDMA_CH21_RESERVED8         0x00080015
N
N//
N// Channel 22
N//
N#define UDMA_CH22_UART1RX           0x00000016
N#define UDMA_CH22_RESERVED1         0x00010016
N#define UDMA_CH22_RESERVED2         0x00020016
N#define UDMA_CH22_LPC0_2            0x00030016
N#define UDMA_CH22_I2C5RX            0x00040016
N#define UDMA_CH22_DES0DOUT          0x00050016
N#define UDMA_CH22_RESERVED6         0x00060016
N#define UDMA_CH22_RESERVED7         0x00070016
N#define UDMA_CH22_I2C8RX            0x00080016
N
N//
N// Channel 23
N//
N#define UDMA_CH23_UART1TX           0x00000017
N#define UDMA_CH23_RESERVED1         0x00010017
N#define UDMA_CH23_RESERVED2         0x00020017
N#define UDMA_CH23_LPC0_1            0x00030017
N#define UDMA_CH23_I2C5TX            0x00040017
N#define UDMA_CH23_RESERVED5         0x00050017
N#define UDMA_CH23_RESERVED6         0x00060017
N#define UDMA_CH23_RESERVED7         0x00070017
N#define UDMA_CH23_I2C8TX            0x00080017
N
N//
N// Channel 24
N//
N#define UDMA_CH24_SSI1RX            0x00000018
N#define UDMA_CH24_ADC1_0            0x00010018
N#define UDMA_CH24_RESERVED2         0x00020018
N#define UDMA_CH24_WTIMER3A          0x00030018
N#define UDMA_CH24_GPIOQ             0x00040018
N#define UDMA_CH24_RESERVED5         0x00050018
N#define UDMA_CH24_RESERVED6         0x00060018
N#define UDMA_CH24_RESERVED7         0x00070018
N#define UDMA_CH24_I2C9RX            0x00080018
N
N//
N// Channel 25
N//
N#define UDMA_CH25_SSI1TX            0x00000019
N#define UDMA_CH25_ADC1_1            0x00010019
N#define UDMA_CH25_RESERVED2         0x00020019
N#define UDMA_CH25_WTIMER3B          0x00030019
N#define UDMA_CH25_RESERVED4         0x00040019
N#define UDMA_CH25_RESERVED5         0x00050019
N#define UDMA_CH25_RESERVED6         0x00060019
N#define UDMA_CH25_RESERVED7         0x00070019
N#define UDMA_CH25_I2C9TX            0x00080019
N
N//
N// Channel 26
N//
N#define UDMA_CH26_RESERVED0         0x0000001A
N#define UDMA_CH26_ADC1_2            0x0001001A
N#define UDMA_CH26_RESERVED2         0x0002001A
N#define UDMA_CH26_WTIMER4A          0x0003001A
N#define UDMA_CH26_RESERVED4         0x0004001A
N#define UDMA_CH26_RESERVED5         0x0005001A
N#define UDMA_CH26_RESERVED6         0x0006001A
N#define UDMA_CH26_RESERVED7         0x0007001A
N#define UDMA_CH26_I2C6RX            0x0008001A
N
N//
N// Channel 27
N//
N#define UDMA_CH27_RESERVED0         0x0000001B
N#define UDMA_CH27_ADC1_3            0x0001001B
N#define UDMA_CH27_RESERVED2         0x0002001B
N#define UDMA_CH27_WTIMER4B          0x0003001B
N#define UDMA_CH27_RESERVED4         0x0004001B
N#define UDMA_CH27_RESERVED5         0x0005001B
N#define UDMA_CH27_RESERVED6         0x0006001B
N#define UDMA_CH27_RESERVED7         0x0007001B
N#define UDMA_CH27_I2C6TX            0x0008001B
N
N//
N// Channel 28
N//
N#define UDMA_CH28_RESERVED0         0x0000001C
N#define UDMA_CH28_RESERVED1         0x0001001C
N#define UDMA_CH28_RESERVED2         0x0002001C
N#define UDMA_CH28_WTIMER5A          0x0003001C
N#define UDMA_CH28_RESERVED4         0x0004001C
N#define UDMA_CH28_RESERVED5         0x0005001C
N#define UDMA_CH28_RESERVED6         0x0006001C
N#define UDMA_CH28_RESERVED7         0x0007001C
N#define UDMA_CH28_I2C7RX            0x0008001C
N
N//
N// Channel 29
N//
N#define UDMA_CH29_RESERVED0         0x0000001D
N#define UDMA_CH29_RESERVED1         0x0001001D
N#define UDMA_CH29_RESERVED2         0x0002001D
N#define UDMA_CH29_WTIMER5B          0x0003001D
N#define UDMA_CH29_RESERVED4         0x0004001D
N#define UDMA_CH29_RESERVED5         0x0005001D
N#define UDMA_CH29_RESERVED6         0x0006001D
N#define UDMA_CH29_RESERVED7         0x0007001D
N#define UDMA_CH29_I2C7TX            0x0008001D
N
N//
N// Channel 30
N//
N#define UDMA_CH30_SW                0x0000001E
N#define UDMA_CH30_RESERVED1         0x0001001E
N#define UDMA_CH30_RESERVED2         0x0002001E
N#define UDMA_CH30_RESERVED3         0x0003001E
N#define UDMA_CH30_RESERVED4         0x0004001E
N#define UDMA_CH30_RESERVED5         0x0005001E
N#define UDMA_CH30_RESERVED6         0x0006001E
N#define UDMA_CH30_EPI0RX            0x0007001E
N#define UDMA_CH30_1WIRE0            0x0008001E
N
N//
N// Channel 31
N//
N#define UDMA_CH31_RESERVED0         0x0000001F
N#define UDMA_CH31_RESERVED1         0x0001001F
N#define UDMA_CH31_RESERVED2         0x0002001F
N#define UDMA_CH31_LPC0_0            0x0003001F
N#define UDMA_CH31_RESERVED4         0x0004001F
N#define UDMA_CH31_RESERVED5         0x0005001F
N#define UDMA_CH31_RESERVED6         0x0006001F
N#define UDMA_CH31_EPI0RX            0x0007001F
N#define UDMA_CH31_RESERVED8         0x0008001F
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void uDMAEnable(void);
Nextern void uDMADisable(void);
Nextern uint32_t uDMAErrorStatusGet(void);
Nextern void uDMAErrorStatusClear(void);
Nextern void uDMAChannelEnable(uint32_t ui32ChannelNum);
Nextern void uDMAChannelDisable(uint32_t ui32ChannelNum);
Nextern bool uDMAChannelIsEnabled(uint32_t ui32ChannelNum);
Xextern _Bool uDMAChannelIsEnabled(uint32_t ui32ChannelNum);
Nextern void uDMAControlBaseSet(void *pControlTable);
Nextern void *uDMAControlBaseGet(void);
Nextern void *uDMAControlAlternateBaseGet(void);
Nextern void uDMAChannelRequest(uint32_t ui32ChannelNum);
Nextern void uDMAChannelAttributeEnable(uint32_t ui32ChannelNum,
N                                       uint32_t ui32Attr);
Nextern void uDMAChannelAttributeDisable(uint32_t ui32ChannelNum,
N                                        uint32_t ui32Attr);
Nextern uint32_t uDMAChannelAttributeGet(uint32_t ui32ChannelNum);
Nextern void uDMAChannelControlSet(uint32_t ui32ChannelStructIndex,
N                                  uint32_t ui32Control);
Nextern void uDMAChannelTransferSet(uint32_t ui32ChannelStructIndex,
N                                   uint32_t ui32Mode, void *pvSrcAddr,
N                                   void *pvDstAddr, uint32_t ui32TransferSize);
Nextern void uDMAChannelScatterGatherSet(uint32_t ui32ChannelNum,
N                                        uint32_t ui32TaskCount,
N                                        void *pvTaskList,
N                                        uint32_t ui32IsPeriphSG);
Nextern uint32_t uDMAChannelSizeGet(uint32_t ui32ChannelStructIndex);
Nextern uint32_t uDMAChannelModeGet(uint32_t ui32ChannelStructIndex);
Nextern void uDMAIntRegister(uint32_t ui32IntChannel, void (*pfnHandler)(void));
Nextern void uDMAIntUnregister(uint32_t ui32IntChannel);
Nextern uint32_t uDMAIntStatus(void);
Nextern void uDMAIntClear(uint32_t ui32ChanMask);
Nextern void uDMAChannelAssign(uint32_t ui32Mapping);
N
N//*****************************************************************************
N//
N// The following functions and definitions are deprecated and will be removed
N// from the API in the future.  Use uDMAChannelAssign() instead to accomplish
N// the same end.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N//*****************************************************************************
N//
N// uDMA default/secondary peripheral selections, to be passed to
N// uDMAChannelSelectSecondary() and uDMAChannelSelectDefault().
N//
N//*****************************************************************************
N#define UDMA_DEF_USBEP1RX_SEC_UART2RX                                         \
N                                0x00000001
X#define UDMA_DEF_USBEP1RX_SEC_UART2RX                                                                         0x00000001
N#define UDMA_DEF_USBEP1TX_SEC_UART2TX                                         \
N                                0x00000002
X#define UDMA_DEF_USBEP1TX_SEC_UART2TX                                                                         0x00000002
N#define UDMA_DEF_USBEP2RX_SEC_TMR3A                                           \
N                                0x00000004
X#define UDMA_DEF_USBEP2RX_SEC_TMR3A                                                                           0x00000004
N#define UDMA_DEF_USBEP2TX_SEC_TMR3B                                           \
N                                0x00000008
X#define UDMA_DEF_USBEP2TX_SEC_TMR3B                                                                           0x00000008
N#define UDMA_DEF_USBEP3RX_SEC_TMR2A                                           \
N                                0x00000010
X#define UDMA_DEF_USBEP3RX_SEC_TMR2A                                                                           0x00000010
N#define UDMA_DEF_USBEP3TX_SEC_TMR2B                                           \
N                                0x00000020
X#define UDMA_DEF_USBEP3TX_SEC_TMR2B                                                                           0x00000020
N#define UDMA_DEF_ETH0RX_SEC_TMR2A                                             \
N                                0x00000040
X#define UDMA_DEF_ETH0RX_SEC_TMR2A                                                                             0x00000040
N#define UDMA_DEF_ETH0TX_SEC_TMR2B                                             \
N                                0x00000080
X#define UDMA_DEF_ETH0TX_SEC_TMR2B                                                                             0x00000080
N#define UDMA_DEF_UART0RX_SEC_UART1RX                                          \
N                                0x00000100
X#define UDMA_DEF_UART0RX_SEC_UART1RX                                                                          0x00000100
N#define UDMA_DEF_UART0TX_SEC_UART1TX                                          \
N                                0x00000200
X#define UDMA_DEF_UART0TX_SEC_UART1TX                                                                          0x00000200
N#define UDMA_DEF_SSI0RX_SEC_SSI1RX                                            \
N                                0x00000400
X#define UDMA_DEF_SSI0RX_SEC_SSI1RX                                                                            0x00000400
N#define UDMA_DEF_SSI0TX_SEC_SSI1TX                                            \
N                                0x00000800
X#define UDMA_DEF_SSI0TX_SEC_SSI1TX                                                                            0x00000800
N#define UDMA_DEF_RESERVED_SEC_UART2RX                                         \
N                                0x00001000
X#define UDMA_DEF_RESERVED_SEC_UART2RX                                                                         0x00001000
N#define UDMA_DEF_RESERVED_SEC_UART2TX                                         \
N                                0x00002000
X#define UDMA_DEF_RESERVED_SEC_UART2TX                                                                         0x00002000
N#define UDMA_DEF_ADC00_SEC_TMR2A                                              \
N                                0x00004000
X#define UDMA_DEF_ADC00_SEC_TMR2A                                                                              0x00004000
N#define UDMA_DEF_ADC01_SEC_TMR2B                                              \
N                                0x00008000
X#define UDMA_DEF_ADC01_SEC_TMR2B                                                                              0x00008000
N#define UDMA_DEF_ADC02_SEC_RESERVED                                           \
N                                0x00010000
X#define UDMA_DEF_ADC02_SEC_RESERVED                                                                           0x00010000
N#define UDMA_DEF_ADC03_SEC_RESERVED                                           \
N                                0x00020000
X#define UDMA_DEF_ADC03_SEC_RESERVED                                                                           0x00020000
N#define UDMA_DEF_TMR0A_SEC_TMR1A                                              \
N                                0x00040000
X#define UDMA_DEF_TMR0A_SEC_TMR1A                                                                              0x00040000
N#define UDMA_DEF_TMR0B_SEC_TMR1B                                              \
N                                0x00080000
X#define UDMA_DEF_TMR0B_SEC_TMR1B                                                                              0x00080000
N#define UDMA_DEF_TMR1A_SEC_EPI0RX                                             \
N                                0x00100000
X#define UDMA_DEF_TMR1A_SEC_EPI0RX                                                                             0x00100000
N#define UDMA_DEF_TMR1B_SEC_EPI0TX                                             \
N                                0x00200000
X#define UDMA_DEF_TMR1B_SEC_EPI0TX                                                                             0x00200000
N#define UDMA_DEF_UART1RX_SEC_RESERVED                                         \
N                                0x00400000
X#define UDMA_DEF_UART1RX_SEC_RESERVED                                                                         0x00400000
N#define UDMA_DEF_UART1TX_SEC_RESERVED                                         \
N                                0x00800000
X#define UDMA_DEF_UART1TX_SEC_RESERVED                                                                         0x00800000
N#define UDMA_DEF_SSI1RX_SEC_ADC10                                             \
N                                0x01000000
X#define UDMA_DEF_SSI1RX_SEC_ADC10                                                                             0x01000000
N#define UDMA_DEF_SSI1TX_SEC_ADC11                                             \
N                                0x02000000
X#define UDMA_DEF_SSI1TX_SEC_ADC11                                                                             0x02000000
N#define UDMA_DEF_RESERVED_SEC_ADC12                                           \
N                                0x04000000
X#define UDMA_DEF_RESERVED_SEC_ADC12                                                                           0x04000000
N#define UDMA_DEF_RESERVED_SEC_ADC13                                           \
N                                0x08000000
X#define UDMA_DEF_RESERVED_SEC_ADC13                                                                           0x08000000
N#define UDMA_DEF_I2S0RX_SEC_RESERVED                                          \
N                                0x10000000
X#define UDMA_DEF_I2S0RX_SEC_RESERVED                                                                          0x10000000
N#define UDMA_DEF_I2S0TX_SEC_RESERVED                                          \
N                                0x20000000
X#define UDMA_DEF_I2S0TX_SEC_RESERVED                                                                          0x20000000
N
Nextern void uDMAChannelSelectDefault(uint32_t ui32DefPeriphs);
Nextern void uDMAChannelSelectSecondary(uint32_t ui32SecPeriphs);
N
N#endif
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_UDMA_H__
L 40 "project.h" 2
N#include "driverlib/usb.h"
L 1 "driverlib/usb.h" 1
N//*****************************************************************************
N//
N// usb.h - Prototypes for the USB Interface Driver.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_USB_H__
N#define __DRIVERLIB_USB_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBIntEnableControl() and
N// USBIntDisableControl() as the ui32Flags parameter, and are returned from
N// USBIntStatusControl().
N//
N//*****************************************************************************
N#define USB_INTCTRL_ALL         0x000003FF  // All control interrupt sources
N#define USB_INTCTRL_STATUS      0x000000FF  // Status Interrupts
N#define USB_INTCTRL_VBUS_ERR    0x00000080  // VBUS Error
N#define USB_INTCTRL_SESSION     0x00000040  // Session Start Detected
N#define USB_INTCTRL_SESSION_END 0x00000040  // Session End Detected
N#define USB_INTCTRL_DISCONNECT  0x00000020  // Disconnect Detected
N#define USB_INTCTRL_CONNECT     0x00000010  // Device Connect Detected
N#define USB_INTCTRL_SOF         0x00000008  // Start of Frame Detected
N#define USB_INTCTRL_BABBLE      0x00000004  // Babble signaled
N#define USB_INTCTRL_RESET       0x00000004  // Reset signaled
N#define USB_INTCTRL_RESUME      0x00000002  // Resume detected
N#define USB_INTCTRL_SUSPEND     0x00000001  // Suspend detected
N#define USB_INTCTRL_MODE_DETECT 0x00000200  // Mode value valid
N#define USB_INTCTRL_POWER_FAULT 0x00000100  // Power Fault detected
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBIntEnableEndpoint() and
N// USBIntDisableEndpoint() as the ui32Flags parameter, and are returned from
N// USBIntStatusEndpoint().
N//
N//*****************************************************************************
N#define USB_INTEP_ALL           0xFFFFFFFF  // Host IN Interrupts
N#define USB_INTEP_HOST_IN       0xFFFE0000  // Host IN Interrupts
N#define USB_INTEP_HOST_IN_15    0x80000000  // Endpoint 15 Host IN Interrupt
N#define USB_INTEP_HOST_IN_14    0x40000000  // Endpoint 14 Host IN Interrupt
N#define USB_INTEP_HOST_IN_13    0x20000000  // Endpoint 13 Host IN Interrupt
N#define USB_INTEP_HOST_IN_12    0x10000000  // Endpoint 12 Host IN Interrupt
N#define USB_INTEP_HOST_IN_11    0x08000000  // Endpoint 11 Host IN Interrupt
N#define USB_INTEP_HOST_IN_10    0x04000000  // Endpoint 10 Host IN Interrupt
N#define USB_INTEP_HOST_IN_9     0x02000000  // Endpoint 9 Host IN Interrupt
N#define USB_INTEP_HOST_IN_8     0x01000000  // Endpoint 8 Host IN Interrupt
N#define USB_INTEP_HOST_IN_7     0x00800000  // Endpoint 7 Host IN Interrupt
N#define USB_INTEP_HOST_IN_6     0x00400000  // Endpoint 6 Host IN Interrupt
N#define USB_INTEP_HOST_IN_5     0x00200000  // Endpoint 5 Host IN Interrupt
N#define USB_INTEP_HOST_IN_4     0x00100000  // Endpoint 4 Host IN Interrupt
N#define USB_INTEP_HOST_IN_3     0x00080000  // Endpoint 3 Host IN Interrupt
N#define USB_INTEP_HOST_IN_2     0x00040000  // Endpoint 2 Host IN Interrupt
N#define USB_INTEP_HOST_IN_1     0x00020000  // Endpoint 1 Host IN Interrupt
N
N#define USB_INTEP_DEV_OUT       0xFFFE0000  // Device OUT Interrupts
N#define USB_INTEP_DEV_OUT_15    0x80000000  // Endpoint 15 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_14    0x40000000  // Endpoint 14 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_13    0x20000000  // Endpoint 13 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_12    0x10000000  // Endpoint 12 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_11    0x08000000  // Endpoint 11 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_10    0x04000000  // Endpoint 10 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_9     0x02000000  // Endpoint 9 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_8     0x01000000  // Endpoint 8 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_7     0x00800000  // Endpoint 7 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_6     0x00400000  // Endpoint 6 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_5     0x00200000  // Endpoint 5 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_4     0x00100000  // Endpoint 4 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_3     0x00080000  // Endpoint 3 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_2     0x00040000  // Endpoint 2 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_1     0x00020000  // Endpoint 1 Device OUT Interrupt
N
N#define USB_INTEP_HOST_OUT      0x0000FFFE  // Host OUT Interrupts
N#define USB_INTEP_HOST_OUT_15   0x00008000  // Endpoint 15 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_14   0x00004000  // Endpoint 14 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_13   0x00002000  // Endpoint 13 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_12   0x00001000  // Endpoint 12 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_11   0x00000800  // Endpoint 11 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_10   0x00000400  // Endpoint 10 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_9    0x00000200  // Endpoint 9 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_8    0x00000100  // Endpoint 8 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_7    0x00000080  // Endpoint 7 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_6    0x00000040  // Endpoint 6 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_5    0x00000020  // Endpoint 5 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_4    0x00000010  // Endpoint 4 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_3    0x00000008  // Endpoint 3 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_2    0x00000004  // Endpoint 2 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_1    0x00000002  // Endpoint 1 Host OUT Interrupt
N
N#define USB_INTEP_DEV_IN        0x0000FFFE  // Device IN Interrupts
N#define USB_INTEP_DEV_IN_15     0x00008000  // Endpoint 15 Device IN Interrupt
N#define USB_INTEP_DEV_IN_14     0x00004000  // Endpoint 14 Device IN Interrupt
N#define USB_INTEP_DEV_IN_13     0x00002000  // Endpoint 13 Device IN Interrupt
N#define USB_INTEP_DEV_IN_12     0x00001000  // Endpoint 12 Device IN Interrupt
N#define USB_INTEP_DEV_IN_11     0x00000800  // Endpoint 11 Device IN Interrupt
N#define USB_INTEP_DEV_IN_10     0x00000400  // Endpoint 10 Device IN Interrupt
N#define USB_INTEP_DEV_IN_9      0x00000200  // Endpoint 9 Device IN Interrupt
N#define USB_INTEP_DEV_IN_8      0x00000100  // Endpoint 8 Device IN Interrupt
N#define USB_INTEP_DEV_IN_7      0x00000080  // Endpoint 7 Device IN Interrupt
N#define USB_INTEP_DEV_IN_6      0x00000040  // Endpoint 6 Device IN Interrupt
N#define USB_INTEP_DEV_IN_5      0x00000020  // Endpoint 5 Device IN Interrupt
N#define USB_INTEP_DEV_IN_4      0x00000010  // Endpoint 4 Device IN Interrupt
N#define USB_INTEP_DEV_IN_3      0x00000008  // Endpoint 3 Device IN Interrupt
N#define USB_INTEP_DEV_IN_2      0x00000004  // Endpoint 2 Device IN Interrupt
N#define USB_INTEP_DEV_IN_1      0x00000002  // Endpoint 1 Device IN Interrupt
N
N#define USB_INTEP_0             0x00000001  // Endpoint 0 Interrupt
N
N//*****************************************************************************
N//
N// The following are values that are returned from USBSpeedGet().
N//
N//*****************************************************************************
N#define USB_UNDEF_SPEED         0x80000000  // Current speed is undefined
N#define USB_HIGH_SPEED          0x00000002  // Current speed is High Speed
N#define USB_FULL_SPEED          0x00000001  // Current speed is Full Speed
N#define USB_LOW_SPEED           0x00000000  // Current speed is Low Speed
N
N//*****************************************************************************
N//
N// The following are values that are returned from USBEndpointStatus().  The
N// USB_HOST_* values are used when the USB controller is in host mode and the
N// USB_DEV_* values are used when the USB controller is in device mode.
N//
N//*****************************************************************************
N#define USB_HOST_IN_STATUS      0x114F0000  // Mask of all host IN interrupts
N#define USB_HOST_IN_PID_ERROR   0x10000000  // Stall on this endpoint received
N#define USB_HOST_IN_NOT_COMP    0x01000000  // Device failed to respond
N#define USB_HOST_IN_STALL       0x00400000  // Stall on this endpoint received
N#define USB_HOST_IN_DATA_ERROR  0x00080000  // CRC or bit-stuff error
N                                            // (ISOC Mode)
N#define USB_HOST_IN_NAK_TO      0x00080000  // NAK received for more than the
N                                            // specified timeout period
N#define USB_HOST_IN_ERROR       0x00040000  // Failed to communicate with a
N                                            // device
N#define USB_HOST_IN_FIFO_FULL   0x00020000  // RX FIFO full
N#define USB_HOST_IN_PKTRDY      0x00010000  // Data packet ready
N#define USB_HOST_OUT_STATUS     0x000000A7  // Mask of all host OUT interrupts
N#define USB_HOST_OUT_NAK_TO     0x00000080  // NAK received for more than the
N                                            // specified timeout period
N#define USB_HOST_OUT_NOT_COMP   0x00000080  // No response from device
N                                            // (ISOC mode)
N#define USB_HOST_OUT_STALL      0x00000020  // Stall on this endpoint received
N#define USB_HOST_OUT_ERROR      0x00000004  // Failed to communicate with a
N                                            // device
N#define USB_HOST_OUT_FIFO_NE    0x00000002  // TX FIFO is not empty
N#define USB_HOST_OUT_PKTPEND    0x00000001  // Transmit still being transmitted
N#define USB_HOST_EP0_NAK_TO     0x00000080  // NAK received for more than the
N                                            // specified timeout period
N#define USB_HOST_EP0_STATUS     0x00000040  // This was a status packet
N#define USB_HOST_EP0_ERROR      0x00000010  // Failed to communicate with a
N                                            // device
N#define USB_HOST_EP0_RX_STALL   0x00000004  // Stall on this endpoint received
N#define USB_HOST_EP0_RXPKTRDY   0x00000001  // Receive data packet ready
N#define USB_DEV_RX_PID_ERROR    0x01000000  // PID error in isochronous
N                                            // transfer
N#define USB_DEV_RX_SENT_STALL   0x00400000  // Stall was sent on this endpoint
N#define USB_DEV_RX_DATA_ERROR   0x00080000  // CRC error on the data
N#define USB_DEV_RX_OVERRUN      0x00040000  // OUT packet was not loaded due to
N                                            // a full FIFO
N#define USB_DEV_RX_FIFO_FULL    0x00020000  // RX FIFO full
N#define USB_DEV_RX_PKT_RDY      0x00010000  // Data packet ready
N#define USB_DEV_TX_NOT_COMP     0x00000080  // Large packet split up, more data
N                                            // to come
N#define USB_DEV_TX_SENT_STALL   0x00000020  // Stall was sent on this endpoint
N#define USB_DEV_TX_UNDERRUN     0x00000004  // IN received with no data ready
N#define USB_DEV_TX_FIFO_NE      0x00000002  // The TX FIFO is not empty
N#define USB_DEV_TX_TXPKTRDY     0x00000001  // Transmit still being transmitted
N#define USB_DEV_EP0_SETUP_END   0x00000010  // Control transaction ended before
N                                            // Data End seen
N#define USB_DEV_EP0_SENT_STALL  0x00000004  // Stall was sent on this endpoint
N#define USB_DEV_EP0_IN_PKTPEND  0x00000002  // Transmit data packet pending
N#define USB_DEV_EP0_OUT_PKTRDY  0x00000001  // Receive data packet ready
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBHostEndpointConfig() and
N// USBDevEndpointConfigSet() as the ui32Flags parameter.
N//
N//*****************************************************************************
N#define USB_EP_AUTO_SET         0x00000001  // Auto set feature enabled
N#define USB_EP_AUTO_REQUEST     0x00000002  // Auto request feature enabled
N#define USB_EP_AUTO_CLEAR       0x00000004  // Auto clear feature enabled
N#define USB_EP_DMA_MODE_0       0x00000008  // Enable DMA access using mode 0
N#define USB_EP_DMA_MODE_1       0x00000010  // Enable DMA access using mode 1
N#define USB_EP_DIS_NYET         0x00000020  // Disable NYET response for
N                                            // high-speed Bulk and Interrupt
N                                            // endpoints in device mode.
N#define USB_EP_MODE_ISOC        0x00000000  // Isochronous endpoint
N#define USB_EP_MODE_BULK        0x00000100  // Bulk endpoint
N#define USB_EP_MODE_INT         0x00000200  // Interrupt endpoint
N#define USB_EP_MODE_CTRL        0x00000300  // Control endpoint
N#define USB_EP_MODE_MASK        0x00000300  // Mode Mask
N#define USB_EP_SPEED_LOW        0x00000000  // Low Speed
N#define USB_EP_SPEED_FULL       0x00001000  // Full Speed
N#define USB_EP_SPEED_HIGH       0x00004000  // High Speed
N#define USB_EP_HOST_IN          0x00000000  // Host IN endpoint
N#define USB_EP_HOST_OUT         0x00002000  // Host OUT endpoint
N#define USB_EP_DEV_IN           0x00002000  // Device IN endpoint
N#define USB_EP_DEV_OUT          0x00000000  // Device OUT endpoint
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBHostPwrConfig() as the
N// ui32Flags parameter.
N//
N//*****************************************************************************
N#define USB_HOST_PWRFLT_LOW     0x00000010
N#define USB_HOST_PWRFLT_HIGH    0x00000030
N#define USB_HOST_PWRFLT_EP_NONE 0x00000000
N#define USB_HOST_PWRFLT_EP_TRI  0x00000140
N#define USB_HOST_PWRFLT_EP_LOW  0x00000240
N#define USB_HOST_PWRFLT_EP_HIGH 0x00000340
N#define USB_HOST_PWREN_MAN_LOW  0x00000000
N#define USB_HOST_PWREN_MAN_HIGH 0x00000001
N#define USB_HOST_PWREN_AUTOLOW  0x00000002
N#define USB_HOST_PWREN_AUTOHIGH 0x00000003
N#define USB_HOST_PWREN_FILTER   0x00010000
N
N//*****************************************************************************
N//
N// The following are the valid values that can be passed to the
N// USBHostLPMConfig() function in the ui32Config parameter.
N//
N//*****************************************************************************
N#define USB_HOST_LPM_RMTWAKE    0x00000100
N#define USB_HOST_LPM_L1         0x00000001
N
N//*****************************************************************************
N//
N// The following are the valid values that can be passed to the
N// USBDevLPMConfig() function in the ui32Config parameter.
N//
N//*****************************************************************************
N#define USB_DEV_LPM_NAK         0x00000010
N#define USB_DEV_LPM_NONE        0x00000000
N#define USB_DEV_LPM_EN          0x0000000c
N#define USB_DEV_LPM_EXTONLY     0x00000004
N
N//*****************************************************************************
N//
N// The following are the valid values that are returned from the
N// USBLPMLinkStateGet() function.
N//
N//*****************************************************************************
N#define USB_DEV_LPM_LS_RMTWAKE  0x00000100
N#define USB_DEV_LPM_LS_L1       0x00000001
N
N//*****************************************************************************
N//
N// The following are the valid values that are passed to the USBLPMIntEnable()
N// or USBLPMIntDisable() functions or are returned from the USBLPMIntStatus()
N// function.
N//
N//*****************************************************************************
N#define USB_INTLPM_ERROR        0x00000020
N#define USB_INTLPM_RESUME       0x00000010
N#define USB_INTLPM_INCOMPLETE   0x00000008
N#define USB_INTLPM_ACK          0x00000004
N#define USB_INTLPM_NYET         0x00000002
N#define USB_INTLPM_STALL        0x00000001
N
N//*****************************************************************************
N//
N// The following are the valid values that are passed to the USBClockEnable()
N// functions.
N//
N//*****************************************************************************
N#define USB_CLOCK_INTERNAL      0x00000200
N#define USB_CLOCK_EXTERNAL      0x00000300
N
N//*****************************************************************************
N//
N// The configuration options used with the USBULPIConfig() API.
N//
N//*****************************************************************************
N#define USB_ULPI_EXTVBUS        0x00000001
N#define USB_ULPI_EXTVBUS_IND    0x00000002
N
N//*****************************************************************************
N//
N// The following are special values that can be passed to
N// USBHostEndpointConfig() as the ui32NAKPollInterval parameter.
N//
N//*****************************************************************************
N#define MAX_NAK_LIMIT           31          // Maximum NAK interval
N#define DISABLE_NAK_LIMIT       0           // No NAK timeouts
N
N//*****************************************************************************
N//
N// This value specifies the maximum size of transfers on endpoint 0 as 64
N// bytes.  This value is fixed in hardware as the FIFO size for endpoint 0.
N//
N//*****************************************************************************
N#define MAX_PACKET_SIZE_EP0     64
N
N//*****************************************************************************
N//
N// These values are used to indicate which endpoint to access.
N//
N//*****************************************************************************
N#define USB_EP_0                0x00000000  // Endpoint 0
N#define USB_EP_1                0x00000010  // Endpoint 1
N#define USB_EP_2                0x00000020  // Endpoint 2
N#define USB_EP_3                0x00000030  // Endpoint 3
N#define USB_EP_4                0x00000040  // Endpoint 4
N#define USB_EP_5                0x00000050  // Endpoint 5
N#define USB_EP_6                0x00000060  // Endpoint 6
N#define USB_EP_7                0x00000070  // Endpoint 7
N#define NUM_USB_EP              8           // Number of supported endpoints
N
N//*****************************************************************************
N//
N// These macros allow conversion between 0-based endpoint indices and the
N// USB_EP_x values required when calling various USB APIs.
N//
N//*****************************************************************************
N#define IndexToUSBEP(x)         ((x) << 4)
N#define USBEPToIndex(x)         ((x) >> 4)
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBFIFOConfigSet() as the
N// ui32FIFOSize parameter.
N//
N//*****************************************************************************
N#define USB_FIFO_SZ_8           0x00000000  // 8 byte FIFO
N#define USB_FIFO_SZ_16          0x00000001  // 16 byte FIFO
N#define USB_FIFO_SZ_32          0x00000002  // 32 byte FIFO
N#define USB_FIFO_SZ_64          0x00000003  // 64 byte FIFO
N#define USB_FIFO_SZ_128         0x00000004  // 128 byte FIFO
N#define USB_FIFO_SZ_256         0x00000005  // 256 byte FIFO
N#define USB_FIFO_SZ_512         0x00000006  // 512 byte FIFO
N#define USB_FIFO_SZ_1024        0x00000007  // 1024 byte FIFO
N#define USB_FIFO_SZ_2048        0x00000008  // 2048 byte FIFO
N
N//*****************************************************************************
N//
N// This macro allow conversion from a FIFO size label as defined above to
N// a number of bytes
N//
N//*****************************************************************************
N#define USBFIFOSizeToBytes(x)   (8 << (x))
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBEndpointDataSend() as the
N// ui32TransType parameter.
N//
N//*****************************************************************************
N#define USB_TRANS_OUT           0x00000102  // Normal OUT transaction
N#define USB_TRANS_IN            0x00000102  // Normal IN transaction
N#define USB_TRANS_IN_LAST       0x0000010a  // Final IN transaction (for
N                                            // endpoint 0 in device mode)
N#define USB_TRANS_SETUP         0x0000110a  // Setup transaction (for endpoint
N                                            // 0)
N#define USB_TRANS_STATUS        0x00000142  // Status transaction (for endpoint
N                                            // 0)
N
N//*****************************************************************************
N//
N// The following are values are returned by the USBModeGet function.
N//
N//*****************************************************************************
N#define USB_DUAL_MODE_HOST      0x00000001  // Dual mode controller is in Host
N                                            // mode.
N#define USB_DUAL_MODE_DEVICE    0x00000081  // Dual mode controller is in
N                                            // Device mode.
N#define USB_DUAL_MODE_NONE      0x00000080  // Dual mode controller mode is not
N                                            // set.
N#define USB_OTG_MODE_ASIDE_HOST 0x0000001d  // OTG controller on the A side of
N                                            // the cable.
N#define USB_OTG_MODE_ASIDE_NPWR 0x00000001  // OTG controller on the A side of
N                                            // the cable.
N#define USB_OTG_MODE_ASIDE_SESS 0x00000009  // OTG controller on the A side of
N                                            // the cable Session Valid.
N#define USB_OTG_MODE_ASIDE_AVAL 0x00000011  // OTG controller on the A side of
N                                            // the cable A valid.
N#define USB_OTG_MODE_ASIDE_DEV  0x00000019  // OTG controller on the A side of
N                                            // the cable.
N#define USB_OTG_MODE_BSIDE_HOST 0x0000009d  // OTG controller on the B side of
N                                            // the cable.
N#define USB_OTG_MODE_BSIDE_DEV  0x00000099  // OTG controller on the B side of
N                                            // the cable.
N#define USB_OTG_MODE_BSIDE_NPWR 0x00000081  // OTG controller on the B side of
N                                            // the cable.
N#define USB_OTG_MODE_NONE       0x00000080  // OTG controller mode is not set.
N
N//*****************************************************************************
N//
N// The values for the USBDMAChannelIntEnable() and USBDMAChannelIntStatus()
N// APIs.
N//
N//*****************************************************************************
N#define USB_DMA_INT_CH8         0x00000080
N#define USB_DMA_INT_CH7         0x00000040
N#define USB_DMA_INT_CH6         0x00000020
N#define USB_DMA_INT_CH5         0x00000010
N#define USB_DMA_INT_CH4         0x00000008
N#define USB_DMA_INT_CH3         0x00000004
N#define USB_DMA_INT_CH2         0x00000002
N#define USB_DMA_INT_CH1         0x00000001
N
N//*****************************************************************************
N//
N// The values for the USBDMAChannelStatus() API.
N//
N//*****************************************************************************
N#define USB_DMA_STATUS_ERROR    0x00000100
N
N//*****************************************************************************
N//
N// The valid return values for the USBControllerVersion() API.
N//
N//*****************************************************************************
N#define USB_CONTROLLER_VER_0    0x00000000  // This is for Blizzard class
N                                            // devices.
N#define USB_CONTROLLER_VER_1    0x00000001  // This is for Snowflake class
N                                            // devices.
N
N//*****************************************************************************
N//
N// The valid return values for the USBDMAModeSet() and USBDMAModeGet() APIs or
N// USBDMAChannelConfig().
N//
N//*****************************************************************************
N#define USB_DMA_CFG_BURST_NONE  0x00000000
N#define USB_DMA_CFG_BURST_4     0x00000200
N#define USB_DMA_CFG_BURST_8     0x00000400
N#define USB_DMA_CFG_BURST_16    0x00000600
N#define USB_DMA_CFG_INT_EN      0x00000008
N#define USB_DMA_CFG_MODE_0      0x00000000
N#define USB_DMA_CFG_MODE_1      0x00000004
N#define USB_DMA_CFG_DIR_RX      0x00000000
N#define USB_DMA_CFG_DIR_TX      0x00000002
N#define USB_DMA_CFG_EN          0x00000001
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBModeConfig() as the
N// ui3Mode parameter.
N//
N//*****************************************************************************
N#define USB_MODE_HOST_VBUS      0x00000004
N#define USB_MODE_HOST           0x00000002
N#define USB_MODE_DEV_VBUS       0x00000005
N#define USB_MODE_DEV            0x00000003
N#define USB_MODE_OTG            0x00000000
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern uint32_t USBDevAddrGet(uint32_t ui32Base);
Nextern void USBDevAddrSet(uint32_t ui32Base, uint32_t ui32Address);
Nextern void USBDevConnect(uint32_t ui32Base);
Nextern void USBDevDisconnect(uint32_t ui32Base);
Nextern void USBDevEndpointConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                    uint32_t ui32MaxPacketSize,
N                                    uint32_t ui32Flags);
Nextern void USBDevEndpointConfigGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                    uint32_t *pui32MaxPacketSize,
N                                    uint32_t *pui32Flags);
Nextern void USBDevEndpointDataAck(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  bool bIsLastPacket);
X                                  _Bool bIsLastPacket);
Nextern void USBDevEndpointStall(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                uint32_t ui32Flags);
Nextern void USBDevEndpointStallClear(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                     uint32_t ui32Flags);
Nextern void USBDevEndpointStatusClear(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                      uint32_t ui32Flags);
Nextern uint32_t USBEndpointDataAvail(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBEndpointDMAEnable(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                 uint32_t ui32Flags);
Nextern void USBEndpointDMADisable(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32Flags);
Nextern void USBEndpointDMAConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                    uint32_t ui32Config);
Nextern int32_t USBEndpointDataGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint8_t *pui8Data, uint32_t *pui32Size);
Nextern int32_t USBEndpointDataPut(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint8_t *pui8Data, uint32_t ui32Size);
Nextern int32_t USBEndpointDataSend(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                   uint32_t ui32TransType);
Nextern void USBEndpointDataToggleClear(uint32_t ui32Base,
N                                       uint32_t ui32Endpoint,
N                                       uint32_t ui32Flags);
Nextern void USBEndpointPacketCountSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                      uint32_t ui32Count);
Nextern uint32_t USBEndpointStatus(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern uint32_t USBFIFOAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBFIFOConfigGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                             uint32_t *pui32FIFOAddress,
N                             uint32_t *pui32FIFOSize, uint32_t ui32Flags);
Nextern void USBFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                             uint32_t ui32FIFOAddress, uint32_t ui32FIFOSize,
N                             uint32_t ui32Flags);
Nextern void USBFIFOFlush(uint32_t ui32Base, uint32_t ui32Endpoint,
N                         uint32_t ui32Flags);
Nextern uint32_t USBFrameNumberGet(uint32_t ui32Base);
Nextern uint32_t USBHostAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                               uint32_t ui32Flags);
Nextern void USBHostAddrSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                           uint32_t ui32Addr, uint32_t ui32Flags);
Nextern void USBHostEndpointConfig(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32MaxPacketSize,
N                                  uint32_t ui32NAKPollInterval,
N                                  uint32_t ui32TargetEndpoint,
N                                  uint32_t ui32Flags);
Nextern void USBHostEndpointDataAck(uint32_t ui32Base,
N                                   uint32_t ui32Endpoint);
Nextern void USBHostEndpointDataToggle(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                      bool bDataToggle, uint32_t ui32Flags);
X                                      _Bool bDataToggle, uint32_t ui32Flags);
Nextern void USBHostEndpointStatusClear(uint32_t ui32Base,
N                                       uint32_t ui32Endpoint,
N                                       uint32_t ui32Flags);
Nextern uint32_t USBHostHubAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32Flags);
Nextern void USBHostHubAddrSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                              uint32_t ui32Addr, uint32_t ui32Flags);
Nextern void USBHostPwrDisable(uint32_t ui32Base);
Nextern void USBHostPwrEnable(uint32_t ui32Base);
Nextern void USBHostPwrConfig(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void USBHostPwrFaultDisable(uint32_t ui32Base);
Nextern void USBHostPwrFaultEnable(uint32_t ui32Base);
Nextern void USBHostRequestIN(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBHostRequestINClear(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBHostRequestStatus(uint32_t ui32Base);
Nextern void USBHostReset(uint32_t ui32Base, bool bStart);
Xextern void USBHostReset(uint32_t ui32Base, _Bool bStart);
Nextern void USBHostResume(uint32_t ui32Base, bool bStart);
Xextern void USBHostResume(uint32_t ui32Base, _Bool bStart);
Nextern uint32_t USBHostSpeedGet(uint32_t ui32Base);
Nextern void USBHostSuspend(uint32_t ui32Base);
Nextern void USBIntDisableControl(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void USBIntEnableControl(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t USBIntStatusControl(uint32_t ui32Base);
Nextern void USBIntDisableEndpoint(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void USBIntEnableEndpoint(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t USBIntStatusEndpoint(uint32_t ui32Base);
Nextern void USBIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void USBIntUnregister(uint32_t ui32Base);
Nextern void USBOTGSessionRequest(uint32_t ui32Base, bool bStart);
Xextern void USBOTGSessionRequest(uint32_t ui32Base, _Bool bStart);
Nextern uint32_t USBModeGet(uint32_t ui32Base);
Nextern void USBEndpointDMAChannel(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32Channel);
Nextern uint32_t USBControllerVersion(uint32_t ui32Base);
Nextern uint32_t USBDMAChannelIntStatus(uint32_t ui32Base);
Nextern void USBDMAChannelConfigSet(uint32_t ui32Base, uint32_t ui32Channel,
N                                   uint32_t ui32Endpoint, uint32_t ui32Config);
Nextern void USBDMAChannelAddressSet(uint32_t ui32Base, uint32_t ui32Channel,
N                                    void *pvAddress);
Nextern void *USBDMAChannelAddressGet(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelCountSet(uint32_t ui32Base, uint32_t ui32Count,
N                                  uint32_t ui32Channel);
Nextern uint32_t USBDMAChannelCountGet(uint32_t ui32Base, uint32_t ui32Channel);
Nextern uint32_t USBDMANumChannels(uint32_t ui32Base);
Nextern void USBDMAChannelAssign(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                uint32_t ui32Channel, uint32_t ui32Flags);
Nextern void USBDMAChannelIntEnable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelIntDisable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelEnable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelDisable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern uint32_t USBDMAChannelStatus(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelStatusClear(uint32_t ui32Base, uint32_t ui32Channel,
N                                     uint32_t ui32Status);
Nextern void USBHostEndpointSpeed(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                 uint32_t ui32Flags);
Nextern void USBHostEndpointPing(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                bool bEnable);
X                                _Bool bEnable);
Nextern void USBHostLPMSend(uint32_t ui32Base, uint32_t ui32Address,
N                           uint32_t uiEndpoint);
Nextern void USBHostLPMConfig(uint32_t ui32Base, uint32_t ui32ResumeTime,
N                             uint32_t ui32Config);
Nextern bool USBLPMRemoteWakeEnabled(uint32_t ui32Base);
Xextern _Bool USBLPMRemoteWakeEnabled(uint32_t ui32Base);
Nextern void USBHostLPMResume(uint32_t ui32Base);
Nextern void USBDevLPMRemoteWake(uint32_t ui32Base);
Nextern void USBDevLPMConfig(uint32_t ui32Base, uint32_t ui32Config);
Nextern void USBDevLPMEnable(uint32_t ui32Base);
Nextern void USBDevLPMDisable(uint32_t ui32Base);
Nextern uint32_t USBLPMLinkStateGet(uint32_t ui32Base);
Nextern uint32_t USBLPMEndpointGet(uint32_t ui32Base);
Nextern uint32_t USBLPMIntStatus(uint32_t ui32Base);
Nextern void USBLPMIntDisable(uint32_t ui32Base, uint32_t ui32Ints);
Nextern void USBLPMIntEnable(uint32_t ui32Base, uint32_t ui32Ints);
Nextern void USBHighSpeed(uint32_t ui32Base, bool bEnable);
Xextern void USBHighSpeed(uint32_t ui32Base, _Bool bEnable);
Nextern uint32_t USBDevSpeedGet(uint32_t ui32Base);
Nextern void USBClockEnable(uint32_t ui32Base, uint32_t ui32Div,
N                           uint32_t ui32Flags);
Nextern void USBClockDisable(uint32_t ui32Base);
Nextern void USBULPIConfig(uint32_t ui32Base, uint32_t ui32Config);
Nextern void USBULPIEnable(uint32_t ui32Base);
Nextern void USBULPIDisable(uint32_t ui32Base);
Nextern uint8_t USBULPIRegRead(uint32_t ui32Base, uint8_t ui8Reg);
Nextern void USBULPIRegWrite(uint32_t ui32Base, uint8_t ui8Reg,
N                            uint8_t ui8Data);
Nextern void USBHostMode(uint32_t ui32Base);
Nextern void USBDevMode(uint32_t ui32Base);
Nextern void USBOTGMode(uint32_t ui32Base);
Nextern void USBModeConfig(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void USBPHYPowerOff(uint32_t ui32Base);
Nextern void USBPHYPowerOn(uint32_t ui32Base);
Nextern uint32_t USBNumEndpointsGet(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_USB_H__
L 41 "project.h" 2
N#include "driverlib/watchdog.h"
L 1 "driverlib/watchdog.h" 1
N//*****************************************************************************
N//
N// watchdog.h - Prototypes for the Watchdog Timer API
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_WATCHDOG_H__
N#define __DRIVERLIB_WATCHDOG_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The type of interrupt that can be generated by the watchdog.
N//
N//*****************************************************************************
N#define WATCHDOG_INT_TYPE_INT   0x00000000
N#define WATCHDOG_INT_TYPE_NMI   0x00000004
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern bool WatchdogRunning(uint32_t ui32Base);
Xextern _Bool WatchdogRunning(uint32_t ui32Base);
Nextern void WatchdogEnable(uint32_t ui32Base);
Nextern void WatchdogResetEnable(uint32_t ui32Base);
Nextern void WatchdogResetDisable(uint32_t ui32Base);
Nextern void WatchdogLock(uint32_t ui32Base);
Nextern void WatchdogUnlock(uint32_t ui32Base);
Nextern bool WatchdogLockState(uint32_t ui32Base);
Xextern _Bool WatchdogLockState(uint32_t ui32Base);
Nextern void WatchdogReloadSet(uint32_t ui32Base, uint32_t ui32LoadVal);
Nextern uint32_t WatchdogReloadGet(uint32_t ui32Base);
Nextern uint32_t WatchdogValueGet(uint32_t ui32Base);
Nextern void WatchdogIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void WatchdogIntUnregister(uint32_t ui32Base);
Nextern void WatchdogIntEnable(uint32_t ui32Base);
Nextern uint32_t WatchdogIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t WatchdogIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void WatchdogIntClear(uint32_t ui32Base);
Nextern void WatchdogIntTypeSet(uint32_t ui32Base, uint32_t ui32Type);
Nextern void WatchdogStallEnable(uint32_t ui32Base);
Nextern void WatchdogStallDisable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_WATCHDOG_H__
L 42 "project.h" 2
N
N#include "TM4C123.h"                    // Device header
L 1 "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123.h" 1
N/**************************************************************************//**
N * @file     TM4C123.h
N * @brief    CMSIS Device System Header File for
N *           Texas Instruments Tiva TM4C123 Device Series
N * @version  V12591
N * @date     12. February 2014
N *
N * @note
N *                                                             modified by Keil
N ******************************************************************************/
N
N#ifndef TM4C123_H
N#define TM4C123_H
N
N#if   defined(TM4C1230C3PM)
X#if   0L
S  #include "TM4C1230C3PM.h"
S#elif defined(TM4C1230D5PM)
X#elif 0L
S  #include "TM4C1230D5PM.h"
S#elif defined(TM4C1230E6PM)
X#elif 0L
S  #include "TM4C1230E6PM.h"
S#elif defined(TM4C1230H6PM)
X#elif 0L
S  #include "TM4C1230H6PM.h"
S#elif defined(TM4C1231C3PM)
X#elif 0L
S  #include "TM4C1231C3PM.h"
S#elif defined(TM4C1231D5PM)
X#elif 0L
S  #include "TM4C1231D5PM.h"
S#elif defined(TM4C1231D5PZ)
X#elif 0L
S  #include "TM4C1231D5PZ.h"
S#elif defined(TM4C1231E6PM)
X#elif 0L
S  #include "TM4C1231E6PM.h"
S#elif defined(TM4C1231E6PZ)
X#elif 0L
S  #include "TM4C1231E6PZ.h"
S#elif defined(TM4C1231H6PM)
X#elif 0L
S  #include "TM4C1231H6PM.h"
S#elif defined(TM4C1231H6PZ)
X#elif 0L
S  #include "TM4C1231H6PZ.h"
S#elif defined(TM4C1232C3PM)
X#elif 0L
S  #include "TM4C1232C3PM.h"
S#elif defined(TM4C1232D5PM)
X#elif 0L
S  #include "TM4C1232D5PM.h"
S#elif defined(TM4C1232E6PM)
X#elif 0L
S  #include "TM4C1232E6PM.h"
S#elif defined(TM4C1232H6PM)
X#elif 0L
S  #include "TM4C1232H6PM.h"
S#elif defined(TM4C1233C3PM)
X#elif 0L
S  #include "TM4C1233C3PM.h"
S#elif defined(TM4C1233D5PM)
X#elif 0L
S  #include "TM4C1233D5PM.h"
S#elif defined(TM4C1233D5PZ)
X#elif 0L
S  #include "TM4C1233D5PZ.h"
S#elif defined(TM4C1233E6PM)
X#elif 0L
S  #include "TM4C1233E6PM.h"
S#elif defined(TM4C1233E6PZ)
X#elif 0L
S  #include "TM4C1233E6PZ.h"
S#elif defined(TM4C1233H6PM)
X#elif 0L
S  #include "TM4C1233H6PM.h"
S#elif defined(TM4C1233H6PZ)
X#elif 0L
S  #include "TM4C1233H6PZ.h"
S#elif defined(TM4C1236D5PM)
X#elif 0L
S  #include "TM4C1236D5PM.h"
S#elif defined(TM4C1236E6PM)
X#elif 0L
S  #include "TM4C1236E6PM.h"
S#elif defined(TM4C1236H6PM)
X#elif 0L
S  #include "TM4C1236H6PM.h"
S#elif defined(TM4C1237D5PM)
X#elif 0L
S  #include "TM4C1237D5PM.h"
S#elif defined(TM4C1237D5PZ)
X#elif 0L
S  #include "TM4C1237D5PZ.h"
S#elif defined(TM4C1237E6PM)
X#elif 0L
S  #include "TM4C1237E6PM.h"
S#elif defined(TM4C1237E6PZ)
X#elif 0L
S  #include "TM4C1237E6PZ.h"
S#elif defined(TM4C1237H6PM)
X#elif 0L
S  #include "TM4C1237H6PM.h"
S#elif defined(TM4C1237H6PZ)
X#elif 0L
S  #include "TM4C1237H6PZ.h"
S#elif defined(TM4C123AE6PM)
X#elif 0L
S  #include "TM4C123AE6PM.h"
S#elif defined(TM4C123AH6PM)
X#elif 0L
S  #include "TM4C123AH6PM.h"
S#elif defined(TM4C123BE6PM)
X#elif 0L
S  #include "TM4C123BE6PM.h"
S#elif defined(TM4C123BE6PZ)
X#elif 0L
S  #include "TM4C123BE6PZ.h"
S#elif defined(TM4C123BH6PM)
X#elif 0L
S  #include "TM4C123BH6PM.h"
S#elif defined(TM4C123BH6PZ)
X#elif 0L
S  #include "TM4C123BH6PZ.h"
S#elif defined(TM4C123FE6PM)
X#elif 0L
S  #include "TM4C123FE6PM.h"
S#elif defined(TM4C123FH6PM)
X#elif 0L
S  #include "TM4C123FH6PM.h"
S#elif defined(TM4C123GE6PM)
X#elif 0L
S  #include "TM4C123GE6PM.h"
S#elif defined(TM4C123GE6PZ)
X#elif 0L
S  #include "TM4C123GE6PZ.h"
N#elif defined(TM4C123GH6PM)
X#elif 1L
N  #include "TM4C123GH6PM.h"
L 1 "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1
N
N/****************************************************************************************************//**
N * @file     TM4C123GH6PM.h
N *
N * @brief    CMSIS Cortex-M4 Peripheral Access Layer Header File for
N *           TM4C123GH6PM from Texas Instruments.
N *
N * @version  V12591
N * @date     23. March 2015
N *
N * @note     Generated with SVDConv V2.84c 
N *           from CMSIS SVD File 'TM4C123GH6PM.svd' Version 12591,
N *
N * @par      
N *           Software License Agreement
N *           
N *           Texas Instruments (TI) is supplying this software for use solely and
N *           exclusively on TI's microcontroller products. The software is owned by
N *           TI and/or its suppliers, and is protected under applicable copyright
N *           laws. You may not combine this software with "viral" open-source
N *           software in order to form a larger program.
N *           
N *           THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
N *           NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
N *           NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N *           A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
N *           CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
N *           DAMAGES, FOR ANY REASON WHATSOEVER.
N *           
N *           
N *
N *******************************************************************************************************/
N
N
N
N/** @addtogroup Texas Instruments
N  * @{
N  */
N
N/** @addtogroup TM4C123GH6PM
N  * @{
N  */
N
N#ifndef TM4C123GH6PM_H
N#define TM4C123GH6PM_H
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N
N/* -------------------------  Interrupt Number Definition  ------------------------ */
N
Ntypedef enum {
N/* -------------------  Cortex-M4 Processor Exceptions Numbers  ------------------- */
N  Reset_IRQn                    = -15,              /*!<   1  Reset Vector, invoked on Power up and warm reset                 */
N  NonMaskableInt_IRQn           = -14,              /*!<   2  Non maskable Interrupt, cannot be stopped or preempted           */
N  HardFault_IRQn                = -13,              /*!<   3  Hard Fault, all classes of Fault                                 */
N  MemoryManagement_IRQn         = -12,              /*!<   4  Memory Management, MPU mismatch, including Access Violation
N                                                         and No Match                                                          */
N  BusFault_IRQn                 = -11,              /*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
N                                                         related Fault                                                         */
N  UsageFault_IRQn               = -10,              /*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition    */
N  SVCall_IRQn                   =  -5,              /*!<  11  System Service Call via SVC instruction                          */
N  DebugMonitor_IRQn             =  -4,              /*!<  12  Debug Monitor                                                    */
N  PendSV_IRQn                   =  -2,              /*!<  14  Pendable request for system service                              */
N  SysTick_IRQn                  =  -1,              /*!<  15  System Tick Timer                                                */
N/* -------------------  TM4C123GH6PM Specific Interrupt Numbers  ------------------ */
N  GPIOA_IRQn                    =   0,              /*!<   0  GPIOA                                                            */
N  GPIOB_IRQn                    =   1,              /*!<   1  GPIOB                                                            */
N  GPIOC_IRQn                    =   2,              /*!<   2  GPIOC                                                            */
N  GPIOD_IRQn                    =   3,              /*!<   3  GPIOD                                                            */
N  GPIOE_IRQn                    =   4,              /*!<   4  GPIOE                                                            */
N  UART0_IRQn                    =   5,              /*!<   5  UART0                                                            */
N  UART1_IRQn                    =   6,              /*!<   6  UART1                                                            */
N  SSI0_IRQn                     =   7,              /*!<   7  SSI0                                                             */
N  I2C0_IRQn                     =   8,              /*!<   8  I2C0                                                             */
N  PWM0_FAULT_IRQn               =   9,              /*!<   9  PWM0_FAULT                                                       */
N  PWM0_0_IRQn                   =  10,              /*!<  10  PWM0_0                                                           */
N  PWM0_1_IRQn                   =  11,              /*!<  11  PWM0_1                                                           */
N  PWM0_2_IRQn                   =  12,              /*!<  12  PWM0_2                                                           */
N  QEI0_IRQn                     =  13,              /*!<  13  QEI0                                                             */
N  ADC0SS0_IRQn                  =  14,              /*!<  14  ADC0SS0                                                          */
N  ADC0SS1_IRQn                  =  15,              /*!<  15  ADC0SS1                                                          */
N  ADC0SS2_IRQn                  =  16,              /*!<  16  ADC0SS2                                                          */
N  ADC0SS3_IRQn                  =  17,              /*!<  17  ADC0SS3                                                          */
N  WATCHDOG0_IRQn                =  18,              /*!<  18  WATCHDOG0                                                        */
N  TIMER0A_IRQn                  =  19,              /*!<  19  TIMER0A                                                          */
N  TIMER0B_IRQn                  =  20,              /*!<  20  TIMER0B                                                          */
N  TIMER1A_IRQn                  =  21,              /*!<  21  TIMER1A                                                          */
N  TIMER1B_IRQn                  =  22,              /*!<  22  TIMER1B                                                          */
N  TIMER2A_IRQn                  =  23,              /*!<  23  TIMER2A                                                          */
N  TIMER2B_IRQn                  =  24,              /*!<  24  TIMER2B                                                          */
N  COMP0_IRQn                    =  25,              /*!<  25  COMP0                                                            */
N  COMP1_IRQn                    =  26,              /*!<  26  COMP1                                                            */
N  SYSCTL_IRQn                   =  28,              /*!<  28  SYSCTL                                                           */
N  FLASH_CTRL_IRQn               =  29,              /*!<  29  FLASH_CTRL                                                       */
N  GPIOF_IRQn                    =  30,              /*!<  30  GPIOF                                                            */
N  UART2_IRQn                    =  33,              /*!<  33  UART2                                                            */
N  SSI1_IRQn                     =  34,              /*!<  34  SSI1                                                             */
N  TIMER3A_IRQn                  =  35,              /*!<  35  TIMER3A                                                          */
N  TIMER3B_IRQn                  =  36,              /*!<  36  TIMER3B                                                          */
N  I2C1_IRQn                     =  37,              /*!<  37  I2C1                                                             */
N  QEI1_IRQn                     =  38,              /*!<  38  QEI1                                                             */
N  CAN0_IRQn                     =  39,              /*!<  39  CAN0                                                             */
N  CAN1_IRQn                     =  40,              /*!<  40  CAN1                                                             */
N  HIB_IRQn                      =  43,              /*!<  43  HIB                                                              */
N  USB0_IRQn                     =  44,              /*!<  44  USB0                                                             */
N  PWM0_3_IRQn                   =  45,              /*!<  45  PWM0_3                                                           */
N  UDMA_IRQn                     =  46,              /*!<  46  UDMA                                                             */
N  UDMAERR_IRQn                  =  47,              /*!<  47  UDMAERR                                                          */
N  ADC1SS0_IRQn                  =  48,              /*!<  48  ADC1SS0                                                          */
N  ADC1SS1_IRQn                  =  49,              /*!<  49  ADC1SS1                                                          */
N  ADC1SS2_IRQn                  =  50,              /*!<  50  ADC1SS2                                                          */
N  ADC1SS3_IRQn                  =  51,              /*!<  51  ADC1SS3                                                          */
N  SSI2_IRQn                     =  57,              /*!<  57  SSI2                                                             */
N  SSI3_IRQn                     =  58,              /*!<  58  SSI3                                                             */
N  UART3_IRQn                    =  59,              /*!<  59  UART3                                                            */
N  UART4_IRQn                    =  60,              /*!<  60  UART4                                                            */
N  UART5_IRQn                    =  61,              /*!<  61  UART5                                                            */
N  UART6_IRQn                    =  62,              /*!<  62  UART6                                                            */
N  UART7_IRQn                    =  63,              /*!<  63  UART7                                                            */
N  I2C2_IRQn                     =  68,              /*!<  68  I2C2                                                             */
N  I2C3_IRQn                     =  69,              /*!<  69  I2C3                                                             */
N  TIMER4A_IRQn                  =  70,              /*!<  70  TIMER4A                                                          */
N  TIMER4B_IRQn                  =  71,              /*!<  71  TIMER4B                                                          */
N  TIMER5A_IRQn                  =  92,              /*!<  92  TIMER5A                                                          */
N  TIMER5B_IRQn                  =  93,              /*!<  93  TIMER5B                                                          */
N  WTIMER0A_IRQn                 =  94,              /*!<  94  WTIMER0A                                                         */
N  WTIMER0B_IRQn                 =  95,              /*!<  95  WTIMER0B                                                         */
N  WTIMER1A_IRQn                 =  96,              /*!<  96  WTIMER1A                                                         */
N  WTIMER1B_IRQn                 =  97,              /*!<  97  WTIMER1B                                                         */
N  WTIMER2A_IRQn                 =  98,              /*!<  98  WTIMER2A                                                         */
N  WTIMER2B_IRQn                 =  99,              /*!<  99  WTIMER2B                                                         */
N  WTIMER3A_IRQn                 = 100,              /*!< 100  WTIMER3A                                                         */
N  WTIMER3B_IRQn                 = 101,              /*!< 101  WTIMER3B                                                         */
N  WTIMER4A_IRQn                 = 102,              /*!< 102  WTIMER4A                                                         */
N  WTIMER4B_IRQn                 = 103,              /*!< 103  WTIMER4B                                                         */
N  WTIMER5A_IRQn                 = 104,              /*!< 104  WTIMER5A                                                         */
N  WTIMER5B_IRQn                 = 105,              /*!< 105  WTIMER5B                                                         */
N  SYSEXC_IRQn                   = 106,              /*!< 106  SYSEXC                                                           */
N  PWM1_0_IRQn                   = 134,              /*!< 134  PWM1_0                                                           */
N  PWM1_1_IRQn                   = 135,              /*!< 135  PWM1_1                                                           */
N  PWM1_2_IRQn                   = 136,              /*!< 136  PWM1_2                                                           */
N  PWM1_3_IRQn                   = 137,              /*!< 137  PWM1_3                                                           */
N  PWM1_FAULT_IRQn               = 138               /*!< 138  PWM1_FAULT                                                       */
N} IRQn_Type;
N
N
N/** @addtogroup Configuration_of_CMSIS
N  * @{
N  */
N
N
N/* ================================================================================ */
N/* ================      Processor and Core Peripheral Section     ================ */
N/* ================================================================================ */
N
N/* ----------------Configuration of the Cortex-M4 Processor and Core Peripherals---------------- */
N#define __CM4_REV                 0x0102            /*!< Cortex-M4 Core Revision                                               */
N#define __MPU_PRESENT                  1            /*!< MPU present or not                                                    */
N#define __NVIC_PRIO_BITS               3            /*!< Number of Bits used for Priority Levels                               */
N#define __Vendor_SysTickConfig         0            /*!< Set to 1 if different SysTick Config is used                          */
N#define __FPU_PRESENT                  1            /*!< FPU present or not                                                    */
N/** @} */ /* End of group Configuration_of_CMSIS */
N
N#include "core_cm4.h"                               /*!< Cortex-M4 processor and core peripherals                              */
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\core_cm4.h" 1
N/**************************************************************************//**
N * @file     core_cm4.h
N * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
N * @version  V5.0.1
N * @date     30. January 2017
N ******************************************************************************/
N/*
N * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
N *
N * SPDX-License-Identifier: Apache-2.0
N *
N * Licensed under the Apache License, Version 2.0 (the License); you may
N * not use this file except in compliance with the License.
N * You may obtain a copy of the License at
N *
N * www.apache.org/licenses/LICENSE-2.0
N *
N * Unless required by applicable law or agreed to in writing, software
N * distributed under the License is distributed on an AS IS BASIS, WITHOUT
N * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
N * See the License for the specific language governing permissions and
N * limitations under the License.
N */
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060528 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CM4_H_GENERIC
N#define __CORE_CM4_H_GENERIC
N
N#include <stdint.h>
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/**
N  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
N  CMSIS violates the following MISRA-C:2004 rules:
N
N   \li Required Rule 8.5, object/function definition in header file.<br>
N     Function definitions in header files are used to allow 'inlining'.
N
N   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
N     Unions are used for effective representation of core registers.
N
N   \li Advisory Rule 19.7, Function-like macro defined.<br>
N     Function-like macros are used to allow more efficient code.
N */
N
N
N/*******************************************************************************
N *                 CMSIS definitions
N ******************************************************************************/
N/**
N  \ingroup Cortex_M4
N  @{
N */
N
N/*  CMSIS CM4 definitions */
N#define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL main version */
N#define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub version */
N#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
N                                    __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version number */
X#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) |                                     __CM4_CMSIS_VERSION_SUB           )   
N
N#define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
N
N/** __FPU_USED indicates whether an FPU is used or not.
N    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
N*/
N#if defined ( __CC_ARM )
X#if 1L
N  #if defined __TARGET_FPU_VFP
X  #if 1L
N    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
X    #if 1L && (1 == 1U)
N      #define __FPU_USED       1U
N    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
N    #endif
N  #else
S    #define __FPU_USED         0U
N  #endif
N
N#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #if defined __ARM_PCS_VFP
S    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __GNUC__ )
S  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
S    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __ICCARM__ )
S  #if defined __ARMVFP__
S    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __TI_ARM__ )
S  #if defined __TI_VFP_SUPPORT__
S    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __TASKING__ )
S  #if defined __FPU_VFP__
S    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __CSMC__ )
S  #if ( __CSMC__ & 0x400U)
S    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
N#endif
N
N#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\cmsis_compiler.h" 1
N/**************************************************************************//**
N * @file     cmsis_compiler.h
N * @brief    CMSIS compiler generic header file
N * @version  V5.0.1
N * @date     30. January 2017
N ******************************************************************************/
N/*
N * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
N *
N * SPDX-License-Identifier: Apache-2.0
N *
N * Licensed under the Apache License, Version 2.0 (the License); you may
N * not use this file except in compliance with the License.
N * You may obtain a copy of the License at
N *
N * www.apache.org/licenses/LICENSE-2.0
N *
N * Unless required by applicable law or agreed to in writing, software
N * distributed under the License is distributed on an AS IS BASIS, WITHOUT
N * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
N * See the License for the specific language governing permissions and
N * limitations under the License.
N */
N
N#ifndef __CMSIS_COMPILER_H
N#define __CMSIS_COMPILER_H
N
N#include <stdint.h>
N
N/*
N * ARM Compiler 4/5
N */
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\cmsis_armcc.h" 1
N/**************************************************************************//**
N * @file     cmsis_armcc.h
N * @brief    CMSIS compiler ARMCC (ARM compiler V5) header file
N * @version  V5.0.1
N * @date     03. February 2017
N ******************************************************************************/
N/*
N * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
N *
N * SPDX-License-Identifier: Apache-2.0
N *
N * Licensed under the Apache License, Version 2.0 (the License); you may
N * not use this file except in compliance with the License.
N * You may obtain a copy of the License at
N *
N * www.apache.org/licenses/LICENSE-2.0
N *
N * Unless required by applicable law or agreed to in writing, software
N * distributed under the License is distributed on an AS IS BASIS, WITHOUT
N * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
N * See the License for the specific language governing permissions and
N * limitations under the License.
N */
N
N#ifndef __CMSIS_ARMCC_H
N#define __CMSIS_ARMCC_H
N
N
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
X#if 1L && (5060528 < 400677)
S  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
N#endif
N
N/* CMSIS compiler control architecture macros */
N#if ((defined (__TARGET_ARCH_6_M  ) && (__TARGET_ARCH_6_M   == 1)) || \
N     (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M  == 1))   )
X#if ((0L && (__TARGET_ARCH_6_M   == 1)) ||      (0L && (__TARGET_ARCH_6S_M  == 1))   )
S  #define __ARM_ARCH_6M__           1
N#endif
N
N#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M  == 1))
X#if (0L && (__TARGET_ARCH_7_M  == 1))
S  #define __ARM_ARCH_7M__           1
N#endif
N
N#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1))
X#if (1L && (1 == 1))
N  #define __ARM_ARCH_7EM__          1
N#endif
N
N  /* __ARM_ARCH_8M_BASE__  not applicable */
N  /* __ARM_ARCH_8M_MAIN__  not applicable */
N
N
N/* CMSIS compiler specific defines */
N#ifndef   __ASM
N  #define __ASM                     __asm
N#endif
N#ifndef   __INLINE
N  #define __INLINE                  __inline
N#endif
N#ifndef   __STATIC_INLINE
N  #define __STATIC_INLINE           static __inline
N#endif
N#ifndef   __NO_RETURN
N  #define __NO_RETURN               __declspec(noreturn)
N#endif
N#ifndef   __USED
N  #define __USED                    __attribute__((used))
N#endif
N#ifndef   __WEAK
N  #define __WEAK                    __attribute__((weak))
N#endif
N#ifndef   __UNALIGNED_UINT32
N  #define __UNALIGNED_UINT32(x)     (*((__packed uint32_t *)(x)))
N#endif
N#ifndef   __ALIGNED
N  #define __ALIGNED(x)              __attribute__((aligned(x)))
N#endif
N#ifndef   __PACKED
N  #define __PACKED                  __attribute__((packed))
N#endif
N#ifndef   __PACKED_STRUCT
N  #define __PACKED_STRUCT           __packed struct
N#endif
N
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N */
N
N/**
N  \brief   Enable IRQ Interrupts
N  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N/* intrinsic void __enable_irq();     */
N
N
N/**
N  \brief   Disable IRQ Interrupts
N  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N/* intrinsic void __disable_irq();    */
N
N/**
N  \brief   Get Control Register
N  \details Returns the content of the Control Register.
N  \return               Control Register value
N */
N__STATIC_INLINE uint32_t __get_CONTROL(void)
Xstatic __inline uint32_t __get_CONTROL(void)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  return(__regControl);
N}
N
N
N/**
N  \brief   Set Control Register
N  \details Writes the given value to the Control Register.
N  \param [in]    control  Control Register value to set
N */
N__STATIC_INLINE void __set_CONTROL(uint32_t control)
Xstatic __inline void __set_CONTROL(uint32_t control)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  __regControl = control;
N}
N
N
N/**
N  \brief   Get IPSR Register
N  \details Returns the content of the IPSR Register.
N  \return               IPSR Register value
N */
N__STATIC_INLINE uint32_t __get_IPSR(void)
Xstatic __inline uint32_t __get_IPSR(void)
N{
N  register uint32_t __regIPSR          __ASM("ipsr");
X  register uint32_t __regIPSR          __asm("ipsr");
N  return(__regIPSR);
N}
N
N
N/**
N  \brief   Get APSR Register
N  \details Returns the content of the APSR Register.
N  \return               APSR Register value
N */
N__STATIC_INLINE uint32_t __get_APSR(void)
Xstatic __inline uint32_t __get_APSR(void)
N{
N  register uint32_t __regAPSR          __ASM("apsr");
X  register uint32_t __regAPSR          __asm("apsr");
N  return(__regAPSR);
N}
N
N
N/**
N  \brief   Get xPSR Register
N  \details Returns the content of the xPSR Register.
N  \return               xPSR Register value
N */
N__STATIC_INLINE uint32_t __get_xPSR(void)
Xstatic __inline uint32_t __get_xPSR(void)
N{
N  register uint32_t __regXPSR          __ASM("xpsr");
X  register uint32_t __regXPSR          __asm("xpsr");
N  return(__regXPSR);
N}
N
N
N/**
N  \brief   Get Process Stack Pointer
N  \details Returns the current value of the Process Stack Pointer (PSP).
N  \return               PSP Register value
N */
N__STATIC_INLINE uint32_t __get_PSP(void)
Xstatic __inline uint32_t __get_PSP(void)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  return(__regProcessStackPointer);
N}
N
N
N/**
N  \brief   Set Process Stack Pointer
N  \details Assigns the given value to the Process Stack Pointer (PSP).
N  \param [in]    topOfProcStack  Process Stack Pointer value to set
N */
N__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
Xstatic __inline void __set_PSP(uint32_t topOfProcStack)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  __regProcessStackPointer = topOfProcStack;
N}
N
N
N/**
N  \brief   Get Main Stack Pointer
N  \details Returns the current value of the Main Stack Pointer (MSP).
N  \return               MSP Register value
N */
N__STATIC_INLINE uint32_t __get_MSP(void)
Xstatic __inline uint32_t __get_MSP(void)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  return(__regMainStackPointer);
N}
N
N
N/**
N  \brief   Set Main Stack Pointer
N  \details Assigns the given value to the Main Stack Pointer (MSP).
N  \param [in]    topOfMainStack  Main Stack Pointer value to set
N */
N__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
Xstatic __inline void __set_MSP(uint32_t topOfMainStack)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  __regMainStackPointer = topOfMainStack;
N}
N
N
N/**
N  \brief   Get Priority Mask
N  \details Returns the current state of the priority mask bit from the Priority Mask Register.
N  \return               Priority Mask value
N */
N__STATIC_INLINE uint32_t __get_PRIMASK(void)
Xstatic __inline uint32_t __get_PRIMASK(void)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  return(__regPriMask);
N}
N
N
N/**
N  \brief   Set Priority Mask
N  \details Assigns the given value to the Priority Mask Register.
N  \param [in]    priMask  Priority Mask
N */
N__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
Xstatic __inline void __set_PRIMASK(uint32_t priMask)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  __regPriMask = (priMask);
N}
N
N
N#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
N     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
X#if ((0L && (__ARM_ARCH_7M__  == 1)) ||      (1L && (1 == 1))     )
N
N/**
N  \brief   Enable FIQ
N  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __enable_fault_irq                __enable_fiq
N
N
N/**
N  \brief   Disable FIQ
N  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __disable_fault_irq               __disable_fiq
N
N
N/**
N  \brief   Get Base Priority
N  \details Returns the current value of the Base Priority register.
N  \return               Base Priority register value
N */
N__STATIC_INLINE uint32_t  __get_BASEPRI(void)
Xstatic __inline uint32_t  __get_BASEPRI(void)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  return(__regBasePri);
N}
N
N
N/**
N  \brief   Set Base Priority
N  \details Assigns the given value to the Base Priority register.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
Xstatic __inline void __set_BASEPRI(uint32_t basePri)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  __regBasePri = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Set Base Priority with condition
N  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
N           or the new value increases the BASEPRI priority level.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
Xstatic __inline void __set_BASEPRI_MAX(uint32_t basePri)
N{
N  register uint32_t __regBasePriMax      __ASM("basepri_max");
X  register uint32_t __regBasePriMax      __asm("basepri_max");
N  __regBasePriMax = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Get Fault Mask
N  \details Returns the current value of the Fault Mask register.
N  \return               Fault Mask register value
N */
N__STATIC_INLINE uint32_t __get_FAULTMASK(void)
Xstatic __inline uint32_t __get_FAULTMASK(void)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  return(__regFaultMask);
N}
N
N
N/**
N  \brief   Set Fault Mask
N  \details Assigns the given value to the Fault Mask register.
N  \param [in]    faultMask  Fault Mask value to set
N */
N__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
Xstatic __inline void __set_FAULTMASK(uint32_t faultMask)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  __regFaultMask = (faultMask & (uint32_t)1U);
N}
N
N#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
N           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
X#endif  
N
N
N#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
X#if ((1L && (1 == 1))     )
N
N/**
N  \brief   Get FPSCR
N  \details Returns the current value of the Floating Point Status/Control register.
N  \return               Floating Point Status/Control register value
N */
N__STATIC_INLINE uint32_t __get_FPSCR(void)
Xstatic __inline uint32_t __get_FPSCR(void)
N{
N#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
N     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
X#if ((1L && (1 == 1U)) &&      (1L && (1U    == 1U))     )
N  register uint32_t __regfpscr         __ASM("fpscr");
X  register uint32_t __regfpscr         __asm("fpscr");
N  return(__regfpscr);
N#else
S   return(0U);
N#endif
N}
N
N
N/**
N  \brief   Set FPSCR
N  \details Assigns the given value to the Floating Point Status/Control register.
N  \param [in]    fpscr  Floating Point Status/Control value to set
N */
N__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
Xstatic __inline void __set_FPSCR(uint32_t fpscr)
N{
N#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
N     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
X#if ((1L && (1 == 1U)) &&      (1L && (1U    == 1U))     )
N  register uint32_t __regfpscr         __ASM("fpscr");
X  register uint32_t __regfpscr         __asm("fpscr");
N  __regfpscr = (fpscr);
N#else
S  (void)fpscr;
N#endif
N}
N
N#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
N
N
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/**
N  \brief   No Operation
N  \details No Operation does nothing. This instruction can be used for code alignment purposes.
N */
N#define __NOP                             __nop
N
N
N/**
N  \brief   Wait For Interrupt
N  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
N */
N#define __WFI                             __wfi
N
N
N/**
N  \brief   Wait For Event
N  \details Wait For Event is a hint instruction that permits the processor to enter
N           a low-power state until one of a number of events occurs.
N */
N#define __WFE                             __wfe
N
N
N/**
N  \brief   Send Event
N  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
N */
N#define __SEV                             __sev
N
N
N/**
N  \brief   Instruction Synchronization Barrier
N  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
N           so that all instructions following the ISB are fetched from cache or memory,
N           after the instruction has been completed.
N */
N#define __ISB() do {\
N                   __schedule_barrier();\
N                   __isb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __ISB() do {                   __schedule_barrier();                   __isb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Synchronization Barrier
N  \details Acts as a special kind of Data Memory Barrier.
N           It completes when all explicit memory accesses before this instruction complete.
N */
N#define __DSB() do {\
N                   __schedule_barrier();\
N                   __dsb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DSB() do {                   __schedule_barrier();                   __dsb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Memory Barrier
N  \details Ensures the apparent order of the explicit memory operations before
N           and after the instruction, without ensuring their completion.
N */
N#define __DMB() do {\
N                   __schedule_barrier();\
N                   __dmb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DMB() do {                   __schedule_barrier();                   __dmb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Reverse byte order (32 bit)
N  \details Reverses the byte order in integer value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#define __REV                             __rev
N
N
N/**
N  \brief   Reverse byte order (16 bit)
N  \details Reverses the byte order in two unsigned short values.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
X__attribute__((section(".rev16_text"))) static __inline __asm uint32_t __REV16(uint32_t value)
N{
N  rev16 r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   Reverse byte order in signed short value
N  \details Reverses the byte order in a signed short value with sign extension to integer.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
X__attribute__((section(".revsh_text"))) static __inline __asm int32_t __REVSH(int32_t value)
N{
N  revsh r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   Rotate Right in unsigned value (32 bit)
N  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
N  \param [in]    op1  Value to rotate
N  \param [in]    op2  Number of Bits to rotate
N  \return               Rotated value
N */
N#define __ROR                             __ror
N
N
N/**
N  \brief   Breakpoint
N  \details Causes the processor to enter Debug state.
N           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
N  \param [in]    value  is ignored by the processor.
N                 If required, a debugger can use it to store additional information about the breakpoint.
N */
N#define __BKPT(value)                       __breakpoint(value)
N
N
N/**
N  \brief   Reverse bit order of value
N  \details Reverses the bit order of the given value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
N     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
X#if ((0L && (__ARM_ARCH_7M__  == 1)) ||      (1L && (1 == 1))     )
N  #define __RBIT                          __rbit
N#else
S__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
S{
S  uint32_t result;
S  int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
S
S  result = value;                      /* r will be reversed bits of v; first get LSB of v */
S  for (value >>= 1U; value; value >>= 1U)
S  {
S    result <<= 1U;
S    result |= value & 1U;
S    s--;
S  }
S  result <<= s;                        /* shift when v's highest bits are zero */
S  return(result);
S}
N#endif
N
N
N/**
N  \brief   Count leading zeros
N  \details Counts the number of leading zeros of a data value.
N  \param [in]  value  Value to count the leading zeros
N  \return             number of leading zeros in value
N */
N#define __CLZ                             __clz
N
N
N#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
N     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
X#if ((0L && (__ARM_ARCH_7M__  == 1)) ||      (1L && (1 == 1))     )
N
N/**
N  \brief   LDR Exclusive (8 bit)
N  \details Executes a exclusive LDR instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060528 < 5060020)
S  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
N#else
N  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (16 bit)
N  \details Executes a exclusive LDR instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060528 < 5060020)
S  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
N#else
N  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (32 bit)
N  \details Executes a exclusive LDR instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060528 < 5060020)
S  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
N#else
N  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (8 bit)
N  \details Executes a exclusive STR instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060528 < 5060020)
S  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (16 bit)
N  \details Executes a exclusive STR instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060528 < 5060020)
S  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (32 bit)
N  \details Executes a exclusive STR instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060528 < 5060020)
S  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   Remove the exclusive lock
N  \details Removes the exclusive lock which is created by LDREX.
N */
N#define __CLREX                           __clrex
N
N
N/**
N  \brief   Signed Saturate
N  \details Saturates a signed value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (1..32)
N  \return             Saturated value
N */
N#define __SSAT                            __ssat
N
N
N/**
N  \brief   Unsigned Saturate
N  \details Saturates an unsigned value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (0..31)
N  \return             Saturated value
N */
N#define __USAT                            __usat
N
N
N/**
N  \brief   Rotate Right with Extend (32 bit)
N  \details Moves each bit of a bitstring right by one bit.
N           The carry input is shifted in at the left end of the bitstring.
N  \param [in]    value  Value to rotate
N  \return               Rotated value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
X__attribute__((section(".rrx_text"))) static __inline __asm uint32_t __RRX(uint32_t value)
N{
N  rrx r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   LDRT Unprivileged (8 bit)
N  \details Executes a Unprivileged LDRT instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (16 bit)
N  \details Executes a Unprivileged LDRT instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (32 bit)
N  \details Executes a Unprivileged LDRT instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
N
N
N/**
N  \brief   STRT Unprivileged (8 bit)
N  \details Executes a Unprivileged STRT instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRBT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (16 bit)
N  \details Executes a Unprivileged STRT instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRHT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (32 bit)
N  \details Executes a Unprivileged STRT instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRT(value, ptr)                __strt(value, ptr)
N
N#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
N           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
X#endif  
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N
N/* ###################  Compiler specific Intrinsics  ########################### */
N/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
N  Access to dedicated SIMD instructions
N  @{
N*/
N
N#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
X#if ((1L && (1 == 1))     )
N
N#define __SADD8                           __sadd8
N#define __QADD8                           __qadd8
N#define __SHADD8                          __shadd8
N#define __UADD8                           __uadd8
N#define __UQADD8                          __uqadd8
N#define __UHADD8                          __uhadd8
N#define __SSUB8                           __ssub8
N#define __QSUB8                           __qsub8
N#define __SHSUB8                          __shsub8
N#define __USUB8                           __usub8
N#define __UQSUB8                          __uqsub8
N#define __UHSUB8                          __uhsub8
N#define __SADD16                          __sadd16
N#define __QADD16                          __qadd16
N#define __SHADD16                         __shadd16
N#define __UADD16                          __uadd16
N#define __UQADD16                         __uqadd16
N#define __UHADD16                         __uhadd16
N#define __SSUB16                          __ssub16
N#define __QSUB16                          __qsub16
N#define __SHSUB16                         __shsub16
N#define __USUB16                          __usub16
N#define __UQSUB16                         __uqsub16
N#define __UHSUB16                         __uhsub16
N#define __SASX                            __sasx
N#define __QASX                            __qasx
N#define __SHASX                           __shasx
N#define __UASX                            __uasx
N#define __UQASX                           __uqasx
N#define __UHASX                           __uhasx
N#define __SSAX                            __ssax
N#define __QSAX                            __qsax
N#define __SHSAX                           __shsax
N#define __USAX                            __usax
N#define __UQSAX                           __uqsax
N#define __UHSAX                           __uhsax
N#define __USAD8                           __usad8
N#define __USADA8                          __usada8
N#define __SSAT16                          __ssat16
N#define __USAT16                          __usat16
N#define __UXTB16                          __uxtb16
N#define __UXTAB16                         __uxtab16
N#define __SXTB16                          __sxtb16
N#define __SXTAB16                         __sxtab16
N#define __SMUAD                           __smuad
N#define __SMUADX                          __smuadx
N#define __SMLAD                           __smlad
N#define __SMLADX                          __smladx
N#define __SMLALD                          __smlald
N#define __SMLALDX                         __smlaldx
N#define __SMUSD                           __smusd
N#define __SMUSDX                          __smusdx
N#define __SMLSD                           __smlsd
N#define __SMLSDX                          __smlsdx
N#define __SMLSLD                          __smlsld
N#define __SMLSLDX                         __smlsldx
N#define __SEL                             __sel
N#define __QADD                            __qadd
N#define __QSUB                            __qsub
N
N#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
N                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
X#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |                                             ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
N
N#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
N                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
X#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |                                             ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
N
N#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
N                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
X#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) +                                                       ((int64_t)(ARG3) << 32U)     ) >> 32U))
N
N#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
N/*@} end of group CMSIS_SIMD_intrinsics */
N
N
N#endif /* __CMSIS_ARMCC_H */
L 35 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\cmsis_compiler.h" 2
N
N
N/*
N * ARM Compiler 6 (armclang)
N */
N#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armclang.h"
S
S
S/*
S * GNU Compiler
S */
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S
S/*
S * IAR Compiler
S */
S#elif defined ( __ICCARM__ )
S
S  #ifndef   __ASM
S    #define __ASM                     __asm
S  #endif
S  #ifndef   __INLINE
S    #define __INLINE                  inline
S  #endif
S  #ifndef   __STATIC_INLINE
S    #define __STATIC_INLINE           static inline
S  #endif
S
S  #include <cmsis_iar.h>
S
S  #ifndef   __NO_RETURN
S    #define __NO_RETURN               __noreturn
S  #endif
S  #ifndef   __USED
S    #define __USED                    __root
S  #endif
S  #ifndef   __WEAK
S    #define __WEAK                    __weak
S  #endif
S  #ifndef   __UNALIGNED_UINT32
S    __packed struct T_UINT32 { uint32_t v; };
S      #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
S  #endif
S  #ifndef   __ALIGNED
S    #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
S    #define __ALIGNED(x)
S  #endif
S  #ifndef   __PACKED
S    #define __PACKED                  __packed
S  #endif
S  #ifndef   __PACKED_STRUCT
S    #define __PACKED_STRUCT           __packed struct
S  #endif
S
S
S/*
S * TI ARM Compiler
S */
S#elif defined ( __TI_ARM__ )
S  #include <cmsis_ccs.h>
S
S  #ifndef   __ASM
S    #define __ASM                     __asm
S  #endif
S  #ifndef   __INLINE
S    #define __INLINE                  inline
S  #endif
S  #ifndef   __STATIC_INLINE
S    #define __STATIC_INLINE           static inline
S  #endif
S  #ifndef   __NO_RETURN
S    #define __NO_RETURN               __attribute__((noreturn))
S  #endif
S  #ifndef   __USED
S    #define __USED                    __attribute__((used))
S  #endif
S  #ifndef   __WEAK
S    #define __WEAK                    __attribute__((weak))
S  #endif
S  #ifndef   __UNALIGNED_UINT32
S    struct __attribute__((packed)) T_UINT32 { uint32_t v; };
S    #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
S  #endif
S  #ifndef   __ALIGNED
S    #define __ALIGNED(x)              __attribute__((aligned(x)))
S  #endif
S  #ifndef   __PACKED
S    #define __PACKED                  __attribute__((packed))
S  #endif
S  #ifndef   __PACKED_STRUCT
S    #define __PACKED_STRUCT           struct __attribute__((packed))
S  #endif
S
S
S/*
S * TASKING Compiler
S */
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S  #ifndef   __ASM
S    #define __ASM                     __asm
S  #endif
S  #ifndef   __INLINE
S    #define __INLINE                  inline
S  #endif
S  #ifndef   __STATIC_INLINE
S    #define __STATIC_INLINE           static inline
S  #endif
S  #ifndef   __NO_RETURN
S    #define __NO_RETURN               __attribute__((noreturn))
S  #endif
S  #ifndef   __USED
S    #define __USED                    __attribute__((used))
S  #endif
S  #ifndef   __WEAK
S    #define __WEAK                    __attribute__((weak))
S  #endif
S  #ifndef   __UNALIGNED_UINT32
S    struct __packed__ T_UINT32 { uint32_t v; };
S    #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
S  #endif
S  #ifndef   __ALIGNED
S    #define __ALIGNED(x)              __align(x)
S  #endif
S  #ifndef   __PACKED
S    #define __PACKED                  __packed__
S  #endif
S  #ifndef   __PACKED_STRUCT
S    #define __PACKED_STRUCT           struct __packed__
S  #endif
S
S
S/*
S * COSMIC Compiler
S */
S#elif defined ( __CSMC__ )
S   #include <cmsis_csm.h>
S
S #ifndef   __ASM
S    #define __ASM                     _asm
S  #endif
S  #ifndef   __INLINE
S    #define __INLINE                  inline
S  #endif
S  #ifndef   __STATIC_INLINE
S    #define __STATIC_INLINE           static inline
S  #endif
S  #ifndef   __NO_RETURN
S    // NO RETURN is automatically detected hence no warning here
S    #define __NO_RETURN
S  #endif
S  #ifndef   __USED
S    #warning No compiler specific solution for __USED. __USED is ignored.
S    #define __USED
S  #endif
S  #ifndef   __WEAK
S    #define __WEAK                    __weak
S  #endif
S  #ifndef   __UNALIGNED_UINT32
S    @packed struct T_UINT32 { uint32_t v; };
S    #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
S  #endif
S  #ifndef   __ALIGNED
S    #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
S    #define __ALIGNED(x)
S  #endif
S  #ifndef   __PACKED
S    #define __PACKED                  @packed
S  #endif
S  #ifndef   __PACKED_STRUCT
S    #define __PACKED_STRUCT           @packed struct
S  #endif
S
S
S#else
S  #error Unknown compiler.
N#endif
N
N
N#endif /* __CMSIS_COMPILER_H */
N
L 161 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\core_cm4.h" 2
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM4_H_GENERIC */
N
N#ifndef __CMSIS_GENERIC
N
N#ifndef __CORE_CM4_H_DEPENDANT
N#define __CORE_CM4_H_DEPENDANT
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* check device defines and use defaults */
N#if defined __CHECK_DEVICE_DEFINES
X#if 0L
S  #ifndef __CM4_REV
S    #define __CM4_REV               0x0000U
S    #warning "__CM4_REV not defined in device header file; using default!"
S  #endif
S
S  #ifndef __FPU_PRESENT
S    #define __FPU_PRESENT             0U
S    #warning "__FPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __MPU_PRESENT
S    #define __MPU_PRESENT             0U
S    #warning "__MPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __NVIC_PRIO_BITS
S    #define __NVIC_PRIO_BITS          3U
S    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
S  #endif
S
S  #ifndef __Vendor_SysTickConfig
S    #define __Vendor_SysTickConfig    0U
S    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
S  #endif
N#endif
N
N/* IO definitions (access restrictions to peripheral registers) */
N/**
N    \defgroup CMSIS_glob_defs CMSIS Global Defines
N
N    <strong>IO Type Qualifiers</strong> are used
N    \li to specify the access to peripheral variables.
N    \li for automatic generation of peripheral register debug information.
N*/
N#ifdef __cplusplus
S  #define   __I     volatile             /*!< Defines 'read only' permissions */
N#else
N  #define   __I     volatile const       /*!< Defines 'read only' permissions */
N#endif
N#define     __O     volatile             /*!< Defines 'write only' permissions */
N#define     __IO    volatile             /*!< Defines 'read / write' permissions */
N
N/* following defines should be used for structure members */
N#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
N#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
N#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
N
N/*@} end of group Cortex_M4 */
N
N
N
N/*******************************************************************************
N *                 Register Abstraction
N  Core Register contain:
N  - Core Register
N  - Core NVIC Register
N  - Core SCB Register
N  - Core SysTick Register
N  - Core Debug Register
N  - Core MPU Register
N  - Core FPU Register
N ******************************************************************************/
N/**
N  \defgroup CMSIS_core_register Defines and Type Definitions
N  \brief Type definitions and defines for Cortex-M processor based devices.
N*/
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_CORE  Status and Control Registers
N  \brief      Core Register type definitions.
N  @{
N */
N
N/**
N  \brief  Union type to access the Application Program Status Register (APSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
N    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
N    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} APSR_Type;
N
N/* APSR Register Definitions */
N#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
N#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
N
N#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
N#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
N
N#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
N#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
N
N#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
N#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
N
N#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
N#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
N
N#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
N#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
N
N
N/**
N  \brief  Union type to access the Interrupt Program Status Register (IPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} IPSR_Type;
N
N/* IPSR Register Definitions */
N#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
N#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
N    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
N    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
N    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
N    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
N    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} xPSR_Type;
N
N/* xPSR Register Definitions */
N#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
N#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
N
N#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
N#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
N
N#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
N#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
N
N#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
N#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
N
N#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
N#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
N
N#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
N#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
N
N#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
N#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
N
N#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
N#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
N
N#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
N#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
N
N#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
N#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Control Registers (CONTROL).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
N    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
N    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
N    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} CONTROL_Type;
N
N/* CONTROL Register Definitions */
N#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
N#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
N
N#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
N#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
N
N#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
N#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
N
N/*@} end of group CMSIS_CORE */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
N  \brief      Type definitions for the NVIC Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
N */
Ntypedef struct
N{
N  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
X  volatile uint32_t ISER[8U];                
N        uint32_t RESERVED0[24U];
N  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
X  volatile uint32_t ICER[8U];                
N        uint32_t RSERVED1[24U];
N  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
X  volatile uint32_t ISPR[8U];                
N        uint32_t RESERVED2[24U];
N  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
X  volatile uint32_t ICPR[8U];                
N        uint32_t RESERVED3[24U];
N  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
X  volatile uint32_t IABR[8U];                
N        uint32_t RESERVED4[56U];
N  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
X  volatile uint8_t  IP[240U];                
N        uint32_t RESERVED5[644U];
N  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
X  volatile  uint32_t STIR;                    
N}  NVIC_Type;
N
N/* Software Triggered Interrupt Register Definitions */
N#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
N#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
N
N/*@} end of group CMSIS_NVIC */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCB     System Control Block (SCB)
N  \brief    Type definitions for the System Control Block Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control Block (SCB).
N */
Ntypedef struct
N{
N  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
X  volatile const  uint32_t CPUID;                   
N  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
X  volatile uint32_t ICSR;                    
N  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
X  volatile uint32_t VTOR;                    
N  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
X  volatile uint32_t AIRCR;                   
N  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
X  volatile uint32_t SCR;                     
N  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
X  volatile uint32_t CCR;                     
N  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
X  volatile uint8_t  SHP[12U];                
N  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
X  volatile uint32_t SHCSR;                   
N  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
X  volatile uint32_t CFSR;                    
N  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
X  volatile uint32_t HFSR;                    
N  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
X  volatile uint32_t DFSR;                    
N  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
X  volatile uint32_t MMFAR;                   
N  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
X  volatile uint32_t BFAR;                    
N  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
X  volatile uint32_t AFSR;                    
N  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
X  volatile const  uint32_t PFR[2U];                 
N  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
X  volatile const  uint32_t DFR;                     
N  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
X  volatile const  uint32_t ADR;                     
N  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
X  volatile const  uint32_t MMFR[4U];                
N  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
X  volatile const  uint32_t ISAR[5U];                
N        uint32_t RESERVED0[5U];
N  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
X  volatile uint32_t CPACR;                   
N} SCB_Type;
N
N/* SCB CPUID Register Definitions */
N#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
N#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
N
N#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
N#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
N
N#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
N#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
N
N#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
N#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
N
N#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
N#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
N
N/* SCB Interrupt Control State Register Definitions */
N#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
N#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
N
N#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
N#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
N
N#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
N#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
N
N#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
N#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
N
N#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
N#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
N
N#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
N#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
N
N#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
N#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
N
N#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
N#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
N
N#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
N#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
N
N#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
N#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
N
N/* SCB Vector Table Offset Register Definitions */
N#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
N#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
N
N/* SCB Application Interrupt and Reset Control Register Definitions */
N#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
N#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
N
N#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
N#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
N
N#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
N#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
N
N#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
N#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
N
N#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
N#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
N
N#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
N#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
N
N#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
N#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
N
N/* SCB System Control Register Definitions */
N#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
N#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
N
N#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
N#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
N
N#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
N#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
N
N/* SCB Configuration Control Register Definitions */
N#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
N#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
N
N#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
N#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
N
N#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
N#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
N
N#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
N#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
N
N#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
N#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
N
N#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
N#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
N
N/* SCB System Handler Control and State Register Definitions */
N#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
N#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
N
N#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
N#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
N
N#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
N#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
N
N#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
N#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
N
N#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
N#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
N
N#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
N#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
N
N#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
N#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
N
N#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
N#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
N
N#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
N#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
N
N#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
N#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
N
N#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
N#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
N
N#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
N#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
N
N#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
N#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
N
N#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
N#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
N
N/* SCB Configurable Fault Status Register Definitions */
N#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
N#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
N
N#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
N#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
N
N#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
N#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
N
N/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
N#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
N#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
N
N#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
N#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
N
N#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
N#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
N
N#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
N#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
N
N#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
N#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
N
N#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
N#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
N
N/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
N#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
N#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
N
N#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
N#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
N
N#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
N#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
N
N#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
N#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
N
N#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
N#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
N
N#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
N#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
N
N#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
N#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
N
N/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
N#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
N#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
N
N#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
N#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
N
N#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
N#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
N
N#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
N#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
N
N#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
N#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
N
N#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
N#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
N
N/* SCB Hard Fault Status Register Definitions */
N#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
N#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
N
N#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
N#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
N
N#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
N#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
N
N/* SCB Debug Fault Status Register Definitions */
N#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
N#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
N
N#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
N#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
N
N#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
N#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
N
N#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
N#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
N
N#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
N#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
N
N/*@} end of group CMSIS_SCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
N  \brief    Type definitions for the System Control and ID Register not in the SCB
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control and ID Register not in the SCB.
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
X  volatile const  uint32_t ICTR;                    
N  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
X  volatile uint32_t ACTLR;                   
N} SCnSCB_Type;
N
N/* Interrupt Controller Type Register Definitions */
N#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
N#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
N
N/* Auxiliary Control Register Definitions */
N#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
N#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
N
N#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
N#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
N
N#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
N#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
N
N#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
N#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
N
N#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
N#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
N
N/*@} end of group CMSIS_SCnotSCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
N  \brief    Type definitions for the System Timer Registers.
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Timer (SysTick).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
X  volatile uint32_t LOAD;                    
N  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
X  volatile uint32_t VAL;                     
N  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
X  volatile const  uint32_t CALIB;                   
N} SysTick_Type;
N
N/* SysTick Control / Status Register Definitions */
N#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
N#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
N
N#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
N#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
N
N#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
N#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
N
N#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
N#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
N
N/* SysTick Reload Register Definitions */
N#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
N#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
N
N/* SysTick Current Register Definitions */
N#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
N#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
N
N/* SysTick Calibration Register Definitions */
N#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
N#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
N
N#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
N#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
N
N#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
N#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
N
N/*@} end of group CMSIS_SysTick */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
N  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
N */
Ntypedef struct
N{
N  __OM  union
X  volatile  union
N  {
N    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
X    volatile  uint8_t    u8;                  
N    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
X    volatile  uint16_t   u16;                 
N    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
X    volatile  uint32_t   u32;                 
N  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
N        uint32_t RESERVED0[864U];
N  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
X  volatile uint32_t TER;                     
N        uint32_t RESERVED1[15U];
N  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
X  volatile uint32_t TPR;                     
N        uint32_t RESERVED2[15U];
N  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
X  volatile uint32_t TCR;                     
N        uint32_t RESERVED3[29U];
N  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
X  volatile  uint32_t IWR;                     
N  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
X  volatile const  uint32_t IRR;                     
N  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
X  volatile uint32_t IMCR;                    
N        uint32_t RESERVED4[43U];
N  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
X  volatile  uint32_t LAR;                     
N  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
X  volatile const  uint32_t LSR;                     
N        uint32_t RESERVED5[6U];
N  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
X  volatile const  uint32_t PID4;                    
N  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
X  volatile const  uint32_t PID5;                    
N  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
X  volatile const  uint32_t PID6;                    
N  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
X  volatile const  uint32_t PID7;                    
N  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
X  volatile const  uint32_t PID0;                    
N  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
X  volatile const  uint32_t PID1;                    
N  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
X  volatile const  uint32_t PID2;                    
N  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
X  volatile const  uint32_t PID3;                    
N  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
X  volatile const  uint32_t CID0;                    
N  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
X  volatile const  uint32_t CID1;                    
N  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
X  volatile const  uint32_t CID2;                    
N  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
X  volatile const  uint32_t CID3;                    
N} ITM_Type;
N
N/* ITM Trace Privilege Register Definitions */
N#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
N#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
N
N/* ITM Trace Control Register Definitions */
N#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
N#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
N
N#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
N#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
N
N#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
N#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
N
N#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
N#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
N
N#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
N#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
N
N#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
N#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
N
N#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
N#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
N
N#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
N#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
N
N#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
N#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
N
N/* ITM Integration Write Register Definitions */
N#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
N#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
N
N/* ITM Integration Read Register Definitions */
N#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
N#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
N
N/* ITM Integration Mode Control Register Definitions */
N#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
N#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
N
N/* ITM Lock Status Register Definitions */
N#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
N#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
N
N#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
N#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
N
N#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
N#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
N
N/*@}*/ /* end of group CMSIS_ITM */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
N  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
X  volatile uint32_t CYCCNT;                  
N  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
X  volatile uint32_t CPICNT;                  
N  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
X  volatile uint32_t EXCCNT;                  
N  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
X  volatile uint32_t SLEEPCNT;                
N  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
X  volatile uint32_t LSUCNT;                  
N  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
X  volatile uint32_t FOLDCNT;                 
N  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
X  volatile const  uint32_t PCSR;                    
N  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
X  volatile uint32_t COMP0;                   
N  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
X  volatile uint32_t MASK0;                   
N  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
X  volatile uint32_t FUNCTION0;               
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
X  volatile uint32_t COMP1;                   
N  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
X  volatile uint32_t MASK1;                   
N  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
X  volatile uint32_t FUNCTION1;               
N        uint32_t RESERVED1[1U];
N  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
X  volatile uint32_t COMP2;                   
N  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
X  volatile uint32_t MASK2;                   
N  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
X  volatile uint32_t FUNCTION2;               
N        uint32_t RESERVED2[1U];
N  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
X  volatile uint32_t COMP3;                   
N  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
X  volatile uint32_t MASK3;                   
N  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
X  volatile uint32_t FUNCTION3;               
N} DWT_Type;
N
N/* DWT Control Register Definitions */
N#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
N#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
N
N#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
N#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
N
N#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
N#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
N
N#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
N#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
N
N#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
N#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
N
N#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
N#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
N
N#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
N#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
N
N#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
N#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
N
N#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
N#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
N
N#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
N#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
N
N#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
N#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
N
N#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
N#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
N
N#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
N#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
N
N#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
N#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
N
N#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
N#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
N
N#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
N#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
N
N#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
N#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
N
N#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
N#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
N
N/* DWT CPI Count Register Definitions */
N#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
N#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
N
N/* DWT Exception Overhead Count Register Definitions */
N#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
N#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
N
N/* DWT Sleep Count Register Definitions */
N#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
N#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
N
N/* DWT LSU Count Register Definitions */
N#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
N#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
N
N/* DWT Folded-instruction Count Register Definitions */
N#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
N#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
N
N/* DWT Comparator Mask Register Definitions */
N#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
N#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
N
N/* DWT Comparator Function Register Definitions */
N#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
N#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
N
N#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
N#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
N
N#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
N#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
N
N#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
N#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
N
N#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
N#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
N
N#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
N#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
N
N#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
N#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
N
N#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
N#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
N
N#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
N#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
N
N/*@}*/ /* end of group CMSIS_DWT */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
N  \brief    Type definitions for the Trace Port Interface (TPI)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Trace Port Interface Register (TPI).
N */
Ntypedef struct
N{
N  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
X  volatile uint32_t SSPSR;                   
N  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
X  volatile uint32_t CSPSR;                   
N        uint32_t RESERVED0[2U];
N  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
X  volatile uint32_t ACPR;                    
N        uint32_t RESERVED1[55U];
N  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
X  volatile uint32_t SPPR;                    
N        uint32_t RESERVED2[131U];
N  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
X  volatile const  uint32_t FFSR;                    
N  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
X  volatile uint32_t FFCR;                    
N  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
X  volatile const  uint32_t FSCR;                    
N        uint32_t RESERVED3[759U];
N  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
X  volatile const  uint32_t TRIGGER;                 
N  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
X  volatile const  uint32_t FIFO0;                   
N  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
X  volatile const  uint32_t ITATBCTR2;               
N        uint32_t RESERVED4[1U];
N  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
X  volatile const  uint32_t ITATBCTR0;               
N  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
X  volatile const  uint32_t FIFO1;                   
N  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
X  volatile uint32_t ITCTRL;                  
N        uint32_t RESERVED5[39U];
N  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
X  volatile uint32_t CLAIMSET;                
N  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
X  volatile uint32_t CLAIMCLR;                
N        uint32_t RESERVED7[8U];
N  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
X  volatile const  uint32_t DEVID;                   
N  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
X  volatile const  uint32_t DEVTYPE;                 
N} TPI_Type;
N
N/* TPI Asynchronous Clock Prescaler Register Definitions */
N#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
N#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
N
N/* TPI Selected Pin Protocol Register Definitions */
N#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
N#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
N
N/* TPI Formatter and Flush Status Register Definitions */
N#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
N#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
N
N#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
N#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
N
N#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
N#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
N
N#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
N#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
N
N/* TPI Formatter and Flush Control Register Definitions */
N#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
N#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
N
N#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
N#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
N
N/* TPI TRIGGER Register Definitions */
N#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
N#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
N
N/* TPI Integration ETM Data Register Definitions (FIFO0) */
N#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
N#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
N
N#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
N#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
N
N#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
N#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
N
N#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
N#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
N
N#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
N#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
N
N#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
N#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
N
N#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
N#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
N
N/* TPI ITATBCTR2 Register Definitions */
N#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
N#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
N
N/* TPI Integration ITM Data Register Definitions (FIFO1) */
N#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
N#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
N
N#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
N#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
N
N#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
N#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
N
N#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
N#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
N
N#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
N#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
N
N#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
N#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
N
N#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
N#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
N
N/* TPI ITATBCTR0 Register Definitions */
N#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
N#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
N
N/* TPI Integration Mode Control Register Definitions */
N#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
N#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
N
N/* TPI DEVID Register Definitions */
N#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
N#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
N
N#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
N#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
N
N#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
N#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
N
N#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
N#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
N
N#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
N#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
N
N#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
N#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
N
N/* TPI DEVTYPE Register Definitions */
N#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
N#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
N
N#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
N#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
N
N/*@}*/ /* end of group CMSIS_TPI */
N
N
N#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
X#if 1L && (1 == 1U)
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
N  \brief    Type definitions for the Memory Protection Unit (MPU)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Memory Protection Unit (MPU).
N */
Ntypedef struct
N{
N  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
X  volatile const  uint32_t TYPE;                    
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
X  volatile uint32_t RNR;                     
N  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
X  volatile uint32_t RBAR;                    
N  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
X  volatile uint32_t RASR;                    
N  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
X  volatile uint32_t RBAR_A1;                 
N  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
X  volatile uint32_t RASR_A1;                 
N  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
X  volatile uint32_t RBAR_A2;                 
N  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
X  volatile uint32_t RASR_A2;                 
N  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
X  volatile uint32_t RBAR_A3;                 
N  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
X  volatile uint32_t RASR_A3;                 
N} MPU_Type;
N
N/* MPU Type Register Definitions */
N#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
N#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
N
N#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
N#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
N
N#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
N#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
N
N/* MPU Control Register Definitions */
N#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
N#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
N
N#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
N#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
N
N#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
N#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
N
N/* MPU Region Number Register Definitions */
N#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
N#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
N
N/* MPU Region Base Address Register Definitions */
N#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
N#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
N
N#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
N#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
N
N#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
N#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
N
N/* MPU Region Attribute and Size Register Definitions */
N#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
N#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
N
N#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
N#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
N
N#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
N#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
N
N#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
N#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
N
N#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
N#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
N
N#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
N#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
N
N#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
N#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
N
N#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
N#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
N
N#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
N#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
N
N#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
N#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
N
N/*@} end of group CMSIS_MPU */
N#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
N  \brief    Type definitions for the Floating Point Unit (FPU)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Floating Point Unit (FPU).
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
X  volatile uint32_t FPCCR;                   
N  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
X  volatile uint32_t FPCAR;                   
N  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
X  volatile uint32_t FPDSCR;                  
N  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
X  volatile const  uint32_t MVFR0;                   
N  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
X  volatile const  uint32_t MVFR1;                   
N} FPU_Type;
N
N/* Floating-Point Context Control Register Definitions */
N#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
N#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
N
N#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
N#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
N
N#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
N#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
N
N#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
N#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
N
N#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
N#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
N
N#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
N#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
N
N#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
N#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
N
N#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
N#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
N
N#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
N#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
N
N/* Floating-Point Context Address Register Definitions */
N#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
N#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
N
N/* Floating-Point Default Status Control Register Definitions */
N#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
N#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
N
N#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
N#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
N
N#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
N#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
N
N#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
N#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
N
N/* Media and FP Feature Register 0 Definitions */
N#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
N#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
N
N#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
N#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
N
N#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
N#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
N
N#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
N#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
N
N#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
N#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
N
N#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
N#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
N
N#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
N#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
N
N#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
N#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
N
N/* Media and FP Feature Register 1 Definitions */
N#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
N#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
N
N#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
N#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
N
N#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
N#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
N
N#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
N#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
N
N/*@} end of group CMSIS_FPU */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
N  \brief    Type definitions for the Core Debug Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Core Debug Register (CoreDebug).
N */
Ntypedef struct
N{
N  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
X  volatile uint32_t DHCSR;                   
N  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
X  volatile  uint32_t DCRSR;                   
N  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
X  volatile uint32_t DCRDR;                   
N  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
X  volatile uint32_t DEMCR;                   
N} CoreDebug_Type;
N
N/* Debug Halting Control and Status Register Definitions */
N#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
N#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
N
N#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
N#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
N
N#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
N#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
N
N#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
N#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
N
N#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
N#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
N
N#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
N#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
N
N#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
N#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
N
N#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
N#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
N
N#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
N#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
N
N#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
N#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
N
N#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
N#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
N
N#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
N#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
N
N/* Debug Core Register Selector Register Definitions */
N#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
N#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
N
N#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
N#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
N
N/* Debug Exception and Monitor Control Register Definitions */
N#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
N#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
N
N#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
N#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
N
N#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
N#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
N
N#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
N#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
N
N#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
N#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
N
N#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
N#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
N
N#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
N#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
N
N#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
N#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
N
N#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
N#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
N
N#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
N#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
N
N#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
N#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
N
N#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
N#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
N
N#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
N#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
N
N/*@} end of group CMSIS_CoreDebug */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_bitfield     Core register bit field macros
N  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
N  @{
N */
N
N/**
N  \brief   Mask and shift a bit field value for use in a register bit range.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
N  \return           Masked and shifted value.
N*/
N#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
N
N/**
N  \brief     Mask and shift a register value to extract a bit filed value.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
N  \return           Masked and shifted bit field value.
N*/
N#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
N
N/*@} end of group CMSIS_core_bitfield */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_base     Core Definitions
N  \brief      Definitions for base addresses, unions, and structures.
N  @{
N */
N
N/* Memory mapping of Core Hardware */
N#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
W "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\core_cm4.h" 1545 9 incompatible redefinition of macro "ITM_BASE"  (declared at line 145 of "inc/hw_memmap.h")
N#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
W "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\core_cm4.h" 1546 9 incompatible redefinition of macro "DWT_BASE"  (declared at line 146 of "inc/hw_memmap.h")
N#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
N#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
N#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
N#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
W "C:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include\core_cm4.h" 1550 9 incompatible redefinition of macro "NVIC_BASE"  (declared at line 148 of "inc/hw_memmap.h")
N#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
N#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
N
N#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
N#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
N#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
N#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
N#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
N#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
N#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
N#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
N
N#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
X#if 1L && (1 == 1U)
N  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
N  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
N#endif
N
N#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
N#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
N
N/*@} */
N
N
N
N/*******************************************************************************
N *                Hardware Abstraction Layer
N  Core Function Interface contains:
N  - Core NVIC Functions
N  - Core SysTick Functions
N  - Core Debug Functions
N  - Core Register Access Functions
N ******************************************************************************/
N/**
N  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
N*/
N
N
N
N/* ##########################   NVIC functions  #################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
N  \brief    Functions that manage interrupts and exceptions via the NVIC.
N  @{
N */
N
N#ifdef CMSIS_NVIC_VIRTUAL
S  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
S    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
S  #endif
S  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
N#else
N  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
N  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
N  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
N  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
N  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
N  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
N  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
N  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
N  #define NVIC_GetActive              __NVIC_GetActive
N  #define NVIC_SetPriority            __NVIC_SetPriority
N  #define NVIC_GetPriority            __NVIC_GetPriority
N  #define NVIC_SystemReset            __NVIC_SystemReset
N#endif /* CMSIS_NVIC_VIRTUAL */
N
N#ifdef CMSIS_VECTAB_VIRTUAL
S  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
S   #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
S  #endif
S  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
N#else
N  #define NVIC_SetVector              __NVIC_SetVector
N  #define NVIC_GetVector              __NVIC_GetVector
N#endif  /* (CMSIS_VECTAB_VIRTUAL) */
N
N#define NVIC_USER_IRQ_OFFSET          16
N
N
N
N/**
N  \brief   Set Priority Grouping
N  \details Sets the priority grouping field using the required unlock sequence.
N           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
N           Only values from 0..7 are used.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]      PriorityGroup  Priority grouping field.
N */
N__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Xstatic __inline void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
N{
N  uint32_t reg_value;
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
N
N  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
X  reg_value  =  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;                                                    
N  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
X  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));  
N  reg_value  =  (reg_value                                   |
N                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
X                ((uint32_t)0x5FAUL << 16U) |
N                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
N  SCB->AIRCR =  reg_value;
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR =  reg_value;
N}
N
N
N/**
N  \brief   Get Priority Grouping
N  \details Reads the priority grouping field from the NVIC Interrupt Controller.
N  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
N */
N__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
Xstatic __inline uint32_t __NVIC_GetPriorityGrouping(void)
N{
N  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
X  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
N}
N
N
N/**
N  \brief   Enable Interrupt
N  \details Enables a device specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  Device specific interrupt number.
N  \note    IRQn must not be negative.
N */
N__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
Xstatic __inline void __NVIC_EnableIRQ(IRQn_Type IRQn)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N  }
N}
N
N
N/**
N  \brief   Get Interrupt Enable status
N  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
N  \param [in]      IRQn  Device specific interrupt number.
N  \return             0  Interrupt is not enabled.
N  \return             1  Interrupt is enabled.
N  \note    IRQn must not be negative.
N */
N__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
Xstatic __inline uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N  }
N  else
N  {
N    return(0U);
N  }
N}
N
N
N/**
N  \brief   Disable Interrupt
N  \details Disables a device specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  Device specific interrupt number.
N  \note    IRQn must not be negative.
N */
N__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
Xstatic __inline void __NVIC_DisableIRQ(IRQn_Type IRQn)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N    __DSB();
X    do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);
N    __ISB();
X    do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U);
N  }
N}
N
N
N/**
N  \brief   Get Pending Interrupt
N  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
N  \param [in]      IRQn  Device specific interrupt number.
N  \return             0  Interrupt status is not pending.
N  \return             1  Interrupt status is pending.
N  \note    IRQn must not be negative.
N */
N__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N  }
N  else
N  {
N    return(0U);
N  }
N}
N
N
N/**
N  \brief   Set Pending Interrupt
N  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
N  \param [in]      IRQn  Device specific interrupt number.
N  \note    IRQn must not be negative.
N */
N__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N  }
N}
N
N
N/**
N  \brief   Clear Pending Interrupt
N  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
N  \param [in]      IRQn  Device specific interrupt number.
N  \note    IRQn must not be negative.
N */
N__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N  }
N}
N
N
N/**
N  \brief   Get Active Interrupt
N  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
N  \param [in]      IRQn  Device specific interrupt number.
N  \return             0  Interrupt status is not active.
N  \return             1  Interrupt status is active.
N  \note    IRQn must not be negative.
N */
N__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
Xstatic __inline uint32_t __NVIC_GetActive(IRQn_Type IRQn)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N  }
N  else
N  {
N    return(0U);
N  }
N}
N
N
N/**
N  \brief   Set Interrupt Priority
N  \details Sets the priority of a device specific interrupt or a processor exception.
N           The interrupt number can be positive to specify a device specific interrupt,
N           or negative to specify a processor exception.
N  \param [in]      IRQn  Interrupt number.
N  \param [in]  priority  Priority to set.
N  \note    The priority cannot be set for every processor exception.
N */
N__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Xstatic __inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
N{
N  if ((int32_t)(IRQn) >= 0)
N  {
N    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - 3)) & (uint32_t)0xFFUL);
N  }
N  else
N  {
N    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 3)) & (uint32_t)0xFFUL);
N  }
N}
N
N
N/**
N  \brief   Get Interrupt Priority
N  \details Reads the priority of a device specific interrupt or a processor exception.
N           The interrupt number can be positive to specify a device specific interrupt,
N           or negative to specify a processor exception.
N  \param [in]   IRQn  Interrupt number.
N  \return             Interrupt Priority.
N                      Value is aligned automatically to the implemented priority bits of the microcontroller.
N */
N__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
Xstatic __inline uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
N{
N
N  if ((int32_t)(IRQn) >= 0)
N  {
N    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - 3)));
N  }
N  else
N  {
N    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - 3)));
N  }
N}
N
N
N/**
N  \brief   Encode Priority
N  \details Encodes the priority for an interrupt with the given priority group,
N           preemptive priority value, and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]     PriorityGroup  Used priority group.
N  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
N  \param [in]       SubPriority  Subpriority value (starting from 0).
N  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
N */
N__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Xstatic __inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3)) ? (uint32_t)(3) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(3)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3));
N
N  return (
N           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
N           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
N         );
N}
N
N
N/**
N  \brief   Decode Priority
N  \details Decodes an interrupt priority value with a given priority group to
N           preemptive priority value and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
N  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
N  \param [in]     PriorityGroup  Used priority group.
N  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
N  \param [out]     pSubPriority  Subpriority value (starting from 0).
N */
N__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
Xstatic __inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3)) ? (uint32_t)(3) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(3)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3));
N
N  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
N  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
N}
N
N
N/**
N  \brief   Set Interrupt Vector
N  \details Sets an interrupt vector in SRAM based interrupt vector table.
N           The interrupt number can be positive to specify a device specific interrupt,
N           or negative to specify a processor exception.
N           VTOR must been relocated to SRAM before.
N  \param [in]   IRQn      Interrupt number
N  \param [in]   vector    Address of interrupt handler function
N */
N__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
Xstatic __inline void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
N{
N  uint32_t *vectors = (uint32_t *)SCB->VTOR;
X  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
N  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
X  vectors[(int32_t)IRQn + 16] = vector;
N}
N
N
N/**
N  \brief   Get Interrupt Vector
N  \details Reads an interrupt vector from interrupt vector table.
N           The interrupt number can be positive to specify a device specific interrupt,
N           or negative to specify a processor exception.
N  \param [in]   IRQn      Interrupt number.
N  \return                 Address of interrupt handler function
N */
N__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
Xstatic __inline uint32_t __NVIC_GetVector(IRQn_Type IRQn)
N{
N  uint32_t *vectors = (uint32_t *)SCB->VTOR;
X  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
N  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
X  return vectors[(int32_t)IRQn + 16];
N}
N
N
N/**
N  \brief   System Reset
N  \details Initiates a system reset request to reset the MCU.
N */
N__STATIC_INLINE void __NVIC_SystemReset(void)
Xstatic __inline void __NVIC_SystemReset(void)
N{
N  __DSB();                                                          /* Ensure all outstanding memory accesses included
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                          
N                                                                       buffered write are completed before reset */
N  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR  = (uint32_t)((0x5FAUL << 16U)    |
N                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
X                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
N                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
X                            (1UL << 2U)    );          
N  __DSB();                                                          /* Ensure completion of memory access */
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                           
N
N  for(;;)                                                           /* wait until reset */
N  {
N    __NOP();
X    __nop();
N  }
N}
N
N/*@} end of CMSIS_Core_NVICFunctions */
N
N
N/* ##########################  FPU functions  #################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_FpuFunctions FPU Functions
N  \brief    Function that provides FPU type.
N  @{
N */
N
N/**
N  \brief   get FPU type
N  \details returns the FPU type
N  \returns
N   - \b  0: No FPU
N   - \b  1: Single precision FPU
N   - \b  2: Double + Single precision FPU
N */
N__STATIC_INLINE uint32_t SCB_GetFPUType(void)
Xstatic __inline uint32_t SCB_GetFPUType(void)
N{
N  uint32_t mvfr0;
N
N  mvfr0 = FPU->MVFR0;
X  mvfr0 = ((FPU_Type *) ((0xE000E000UL) + 0x0F30UL) )->MVFR0;
N  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
X  if      ((mvfr0 & ((0xFUL << 4U) | (0xFUL << 8U))) == 0x020U)
N  {
N    return 1U;           /* Single precision FPU */
N  }
N  else
N  {
N    return 0U;           /* No FPU */
N  }
N}
N
N
N/*@} end of CMSIS_Core_FpuFunctions */
N
N
N
N/* ##################################    SysTick function  ############################################ */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
N  \brief    Functions that configure the System.
N  @{
N */
N
N#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
X#if 1L && (0 == 0U)
N
N/**
N  \brief   System Tick Configuration
N  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
N           Counter is in free running mode to generate periodic interrupts.
N  \param [in]  ticks  Number of ticks between two interrupts.
N  \return          0  Function succeeded.
N  \return          1  Function failed.
N  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
N           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
N           must contain a vendor-specific implementation of this function.
N */
N__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Xstatic __inline uint32_t SysTick_Config(uint32_t ticks)
N{
N  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
X  if ((ticks - 1UL) > (0xFFFFFFUL ))
N  {
N    return (1UL);                                                   /* Reload value impossible */
N  }
N
N  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD  = (uint32_t)(ticks - 1UL);                          
N  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
X  __NVIC_SetPriority (SysTick_IRQn, (1UL << 3) - 1UL);  
N  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL   = 0UL;                                              
N  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  = (1UL << 2U) |
N                   SysTick_CTRL_TICKINT_Msk   |
X                   (1UL << 1U)   |
N                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
X                   (1UL );                          
N  return (0UL);                                                     /* Function successful */
N}
N
N#endif
N
N/*@} end of CMSIS_Core_SysTickFunctions */
N
N
N
N/* ##################################### Debug In/Output function ########################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_core_DebugFunctions ITM Functions
N  \brief    Functions that access the ITM debug interface.
N  @{
N */
N
Nextern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
N#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
N
N
N/**
N  \brief   ITM Send Character
N  \details Transmits a character via the ITM channel 0, and
N           \li Just returns when no debugger is connected that has booked the output.
N           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
N  \param [in]     ch  Character to transmit.
N  \returns            Character to transmit.
N */
N__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Xstatic __inline uint32_t ITM_SendChar (uint32_t ch)
N{
N  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
X  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&       
N      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
X      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL               ) != 0UL)   )      
N  {
N    while (ITM->PORT[0U].u32 == 0UL)
X    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
N    {
N      __NOP();
X      __nop();
N    }
N    ITM->PORT[0U].u8 = (uint8_t)ch;
X    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
N  }
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Receive Character
N  \details Inputs a character via the external variable \ref ITM_RxBuffer.
N  \return             Received character.
N  \return         -1  No character pending.
N */
N__STATIC_INLINE int32_t ITM_ReceiveChar (void)
Xstatic __inline int32_t ITM_ReceiveChar (void)
N{
N  int32_t ch = -1;                           /* no character available */
N
N  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer != ((int32_t)0x5AA55AA5U))
N  {
N    ch = ITM_RxBuffer;
N    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
X    ITM_RxBuffer = ((int32_t)0x5AA55AA5U);        
N  }
N
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Check Character
N  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
N  \return          0  No character available.
N  \return          1  Character available.
N */
N__STATIC_INLINE int32_t ITM_CheckChar (void)
Xstatic __inline int32_t ITM_CheckChar (void)
N{
N
N  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer == ((int32_t)0x5AA55AA5U))
N  {
N    return (0);                              /* no character available */
N  }
N  else
N  {
N    return (1);                              /*    character available */
N  }
N}
N
N/*@} end of CMSIS_core_DebugFunctions */
N
N
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM4_H_DEPENDANT */
N
N#endif /* __CMSIS_GENERIC */
L 168 "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 2
N#include "system_TM4C123.h"                         /*!< TM4C123GH6PM System                                                   */
L 1 "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\system_TM4C123.h" 1
N/**************************************************************************//**
N * @file     system_LM4F.h
N * @brief    CMSIS Cortex-M4 Device Peripheral Access Layer Header File for
N *           TI Tiva TM4C123 Class Devices
N * @version  V3.1
N * @date     15. May 2013
N *
N * @note
N * Copyright (C) 2010-2011 ARM Limited. All rights reserved.
N *
N * @par
N * ARM Limited (ARM) is supplying this software for use with Cortex-M
N * processor based microcontrollers.  This file can be freely distributed
N * within development tools that are supporting such ARM based processors.
N *
N * @par
N * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
N * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
N * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
N * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
N * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
N *
N ******************************************************************************/
N
N
N#ifndef SYSTEM_TM4C123_H
N#define SYSTEM_TM4C123_H
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N#include <stdint.h>
N
Nextern uint32_t SystemCoreClock;     /*!< System Clock Frequency (Core Clock)  */
N
N
N/**
N * Initialize the system
N *
N * @param  none
N * @return none
N *
N * @brief  Setup the microcontroller system.
N *         Initialize the System and update the SystemCoreClock variable.
N */
Nextern void SystemInit (void);
N
N/**
N * Update SystemCoreClock variable
N *
N * @param  none
N * @return none
N *
N * @brief  Updates the SystemCoreClock with current core Clock
N *         retrieved from cpu registers.
N */
Nextern void SystemCoreClockUpdate (void);
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* SYSTEM_TM4C123_H */
L 169 "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 2
N
N
N/* ================================================================================ */
N/* ================       Device Specific Peripheral Section       ================ */
N/* ================================================================================ */
N
N
N/** @addtogroup Device_Peripheral_Registers
N  * @{
N  */
N
N
N/* -------------------  Start of section using anonymous unions  ------------------ */
N#if defined(__CC_ARM)
X#if 1L
N  #pragma push
N  #pragma anon_unions
N#elif defined(__ICCARM__)
S  #pragma language=extended
S#elif defined(__GNUC__)
S  /* anonymous unions are enabled by default */
S#elif defined(__TMS470__)
S/* anonymous unions are enabled by default */
S#elif defined(__TASKING__)
S  #pragma warning 586
S#else
S  #warning Not supported compiler type
N#endif
N
N
N
N/* ================================================================================ */
N/* ================                    WATCHDOG0                   ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for WATCHDOG0 peripheral (WATCHDOG0)
N  */
N
Ntypedef struct {                                    /*!< WATCHDOG0 Structure                                                   */
N  __IO uint32_t  LOAD;                              /*!< Watchdog Load                                                         */
X  volatile uint32_t  LOAD;                               
N  __IO uint32_t  VALUE;                             /*!< Watchdog Value                                                        */
X  volatile uint32_t  VALUE;                              
N  __IO uint32_t  CTL;                               /*!< Watchdog Control                                                      */
X  volatile uint32_t  CTL;                                
N  __O  uint32_t  ICR;                               /*!< Watchdog Interrupt Clear                                              */
X  volatile  uint32_t  ICR;                                
N  __IO uint32_t  RIS;                               /*!< Watchdog Raw Interrupt Status                                         */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  MIS;                               /*!< Watchdog Masked Interrupt Status                                      */
X  volatile uint32_t  MIS;                                
N  __I  uint32_t  RESERVED[256];
X  volatile const  uint32_t  RESERVED[256];
N  __IO uint32_t  TEST;                              /*!< Watchdog Test                                                         */
X  volatile uint32_t  TEST;                               
N  __I  uint32_t  RESERVED1[505];
X  volatile const  uint32_t  RESERVED1[505];
N  __IO uint32_t  LOCK;                              /*!< Watchdog Lock                                                         */
X  volatile uint32_t  LOCK;                               
N} WATCHDOG0_Type;
N
N
N/* ================================================================================ */
N/* ================                      GPIOA                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for GPIOA peripheral (GPIOA)
N  */
N
Ntypedef struct {                                    /*!< GPIOA Structure                                                       */
N  __I  uint32_t  RESERVED[255];
X  volatile const  uint32_t  RESERVED[255];
N  __IO uint32_t  DATA;                              /*!< GPIO Data                                                             */
X  volatile uint32_t  DATA;                               
N  __IO uint32_t  DIR;                               /*!< GPIO Direction                                                        */
X  volatile uint32_t  DIR;                                
N  __IO uint32_t  IS;                                /*!< GPIO Interrupt Sense                                                  */
X  volatile uint32_t  IS;                                 
N  __IO uint32_t  IBE;                               /*!< GPIO Interrupt Both Edges                                             */
X  volatile uint32_t  IBE;                                
N  __IO uint32_t  IEV;                               /*!< GPIO Interrupt Event                                                  */
X  volatile uint32_t  IEV;                                
N  __IO uint32_t  IM;                                /*!< GPIO Interrupt Mask                                                   */
X  volatile uint32_t  IM;                                 
N  __IO uint32_t  RIS;                               /*!< GPIO Raw Interrupt Status                                             */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  MIS;                               /*!< GPIO Masked Interrupt Status                                          */
X  volatile uint32_t  MIS;                                
N  __O  uint32_t  ICR;                               /*!< GPIO Interrupt Clear                                                  */
X  volatile  uint32_t  ICR;                                
N  __IO uint32_t  AFSEL;                             /*!< GPIO Alternate Function Select                                        */
X  volatile uint32_t  AFSEL;                              
N  __I  uint32_t  RESERVED1[55];
X  volatile const  uint32_t  RESERVED1[55];
N  __IO uint32_t  DR2R;                              /*!< GPIO 2-mA Drive Select                                                */
X  volatile uint32_t  DR2R;                               
N  __IO uint32_t  DR4R;                              /*!< GPIO 4-mA Drive Select                                                */
X  volatile uint32_t  DR4R;                               
N  __IO uint32_t  DR8R;                              /*!< GPIO 8-mA Drive Select                                                */
X  volatile uint32_t  DR8R;                               
N  __IO uint32_t  ODR;                               /*!< GPIO Open Drain Select                                                */
X  volatile uint32_t  ODR;                                
N  __IO uint32_t  PUR;                               /*!< GPIO Pull-Up Select                                                   */
X  volatile uint32_t  PUR;                                
N  __IO uint32_t  PDR;                               /*!< GPIO Pull-Down Select                                                 */
X  volatile uint32_t  PDR;                                
N  __IO uint32_t  SLR;                               /*!< GPIO Slew Rate Control Select                                         */
X  volatile uint32_t  SLR;                                
N  __IO uint32_t  DEN;                               /*!< GPIO Digital Enable                                                   */
X  volatile uint32_t  DEN;                                
N  __IO uint32_t  LOCK;                              /*!< GPIO Lock                                                             */
X  volatile uint32_t  LOCK;                               
N  __IO uint32_t  CR;                                /*!< GPIO Commit                                                           */
X  volatile uint32_t  CR;                                 
N  __IO uint32_t  AMSEL;                             /*!< GPIO Analog Mode Select                                               */
X  volatile uint32_t  AMSEL;                              
N  __IO uint32_t  PCTL;                              /*!< GPIO Port Control                                                     */
X  volatile uint32_t  PCTL;                               
N  __IO uint32_t  ADCCTL;                            /*!< GPIO ADC Control                                                      */
X  volatile uint32_t  ADCCTL;                             
N  __IO uint32_t  DMACTL;                            /*!< GPIO DMA Control                                                      */
X  volatile uint32_t  DMACTL;                             
N} GPIOA_Type;
N
N
N/* ================================================================================ */
N/* ================                      SSI0                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for SSI0 peripheral (SSI0)
N  */
N
Ntypedef struct {                                    /*!< SSI0 Structure                                                        */
N  __IO uint32_t  CR0;                               /*!< SSI Control 0                                                         */
X  volatile uint32_t  CR0;                                
N  __IO uint32_t  CR1;                               /*!< SSI Control 1                                                         */
X  volatile uint32_t  CR1;                                
N  __IO uint32_t  DR;                                /*!< SSI Data                                                              */
X  volatile uint32_t  DR;                                 
N  __IO uint32_t  SR;                                /*!< SSI Status                                                            */
X  volatile uint32_t  SR;                                 
N  __IO uint32_t  CPSR;                              /*!< SSI Clock Prescale                                                    */
X  volatile uint32_t  CPSR;                               
N  __IO uint32_t  IM;                                /*!< SSI Interrupt Mask                                                    */
X  volatile uint32_t  IM;                                 
N  __IO uint32_t  RIS;                               /*!< SSI Raw Interrupt Status                                              */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  MIS;                               /*!< SSI Masked Interrupt Status                                           */
X  volatile uint32_t  MIS;                                
N  __O  uint32_t  ICR;                               /*!< SSI Interrupt Clear                                                   */
X  volatile  uint32_t  ICR;                                
N  __IO uint32_t  DMACTL;                            /*!< SSI DMA Control                                                       */
X  volatile uint32_t  DMACTL;                             
N  __I  uint32_t  RESERVED[1000];
X  volatile const  uint32_t  RESERVED[1000];
N  __IO uint32_t  CC;                                /*!< SSI Clock Configuration                                               */
X  volatile uint32_t  CC;                                 
N} SSI0_Type;
N
N
N/* ================================================================================ */
N/* ================                      UART0                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for UART0 peripheral (UART0)
N  */
N
Ntypedef struct {                                    /*!< UART0 Structure                                                       */
N  __IO uint32_t  DR;                                /*!< UART Data                                                             */
X  volatile uint32_t  DR;                                 
N  
N  union {
N    __IO uint32_t  ECR_UART_ALT;                    /*!< UART Receive Status/Error Clear                                       */
X    volatile uint32_t  ECR_UART_ALT;                     
N    __IO uint32_t  RSR;                             /*!< UART Receive Status/Error Clear                                       */
X    volatile uint32_t  RSR;                              
N  };
N  __I  uint32_t  RESERVED[4];
X  volatile const  uint32_t  RESERVED[4];
N  __IO uint32_t  FR;                                /*!< UART Flag                                                             */
X  volatile uint32_t  FR;                                 
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  __IO uint32_t  ILPR;                              /*!< UART IrDA Low-Power Register                                          */
X  volatile uint32_t  ILPR;                               
N  __IO uint32_t  IBRD;                              /*!< UART Integer Baud-Rate Divisor                                        */
X  volatile uint32_t  IBRD;                               
N  __IO uint32_t  FBRD;                              /*!< UART Fractional Baud-Rate Divisor                                     */
X  volatile uint32_t  FBRD;                               
N  __IO uint32_t  LCRH;                              /*!< UART Line Control                                                     */
X  volatile uint32_t  LCRH;                               
N  __IO uint32_t  CTL;                               /*!< UART Control                                                          */
X  volatile uint32_t  CTL;                                
N  __IO uint32_t  IFLS;                              /*!< UART Interrupt FIFO Level Select                                      */
X  volatile uint32_t  IFLS;                               
N  __IO uint32_t  IM;                                /*!< UART Interrupt Mask                                                   */
X  volatile uint32_t  IM;                                 
N  __IO uint32_t  RIS;                               /*!< UART Raw Interrupt Status                                             */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  MIS;                               /*!< UART Masked Interrupt Status                                          */
X  volatile uint32_t  MIS;                                
N  __O  uint32_t  ICR;                               /*!< UART Interrupt Clear                                                  */
X  volatile  uint32_t  ICR;                                
N  __IO uint32_t  DMACTL;                            /*!< UART DMA Control                                                      */
X  volatile uint32_t  DMACTL;                             
N  __I  uint32_t  RESERVED2[22];
X  volatile const  uint32_t  RESERVED2[22];
N  __IO uint32_t  _9BITADDR;                         /*!< UART 9-Bit Self Address                                               */
X  volatile uint32_t  _9BITADDR;                          
N  __IO uint32_t  _9BITAMASK;                        /*!< UART 9-Bit Self Address Mask                                          */
X  volatile uint32_t  _9BITAMASK;                         
N  __I  uint32_t  RESERVED3[965];
X  volatile const  uint32_t  RESERVED3[965];
N  __IO uint32_t  PP;                                /*!< UART Peripheral Properties                                            */
X  volatile uint32_t  PP;                                 
N  __I  uint32_t  RESERVED4;
X  volatile const  uint32_t  RESERVED4;
N  __IO uint32_t  CC;                                /*!< UART Clock Configuration                                              */
X  volatile uint32_t  CC;                                 
N} UART0_Type;
N
N
N/* ================================================================================ */
N/* ================                      I2C0                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for I2C0 peripheral (I2C0)
N  */
N
Ntypedef struct {                                    /*!< I2C0 Structure                                                        */
N  __IO uint32_t  MSA;                               /*!< I2C Master Slave Address                                              */
X  volatile uint32_t  MSA;                                
N  
N  union {
N    __IO uint32_t  MCS_I2C0_ALT;                    /*!< I2C Master Control/Status                                             */
X    volatile uint32_t  MCS_I2C0_ALT;                     
N    __IO uint32_t  MCS;                             /*!< I2C Master Control/Status                                             */
X    volatile uint32_t  MCS;                              
N  };
N  __IO uint32_t  MDR;                               /*!< I2C Master Data                                                       */
X  volatile uint32_t  MDR;                                
N  __IO uint32_t  MTPR;                              /*!< I2C Master Timer Period                                               */
X  volatile uint32_t  MTPR;                               
N  __IO uint32_t  MIMR;                              /*!< I2C Master Interrupt Mask                                             */
X  volatile uint32_t  MIMR;                               
N  __IO uint32_t  MRIS;                              /*!< I2C Master Raw Interrupt Status                                       */
X  volatile uint32_t  MRIS;                               
N  __IO uint32_t  MMIS;                              /*!< I2C Master Masked Interrupt Status                                    */
X  volatile uint32_t  MMIS;                               
N  __O  uint32_t  MICR;                              /*!< I2C Master Interrupt Clear                                            */
X  volatile  uint32_t  MICR;                               
N  __IO uint32_t  MCR;                               /*!< I2C Master Configuration                                              */
X  volatile uint32_t  MCR;                                
N  __IO uint32_t  MCLKOCNT;                          /*!< I2C Master Clock Low Timeout Count                                    */
X  volatile uint32_t  MCLKOCNT;                           
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  MBMON;                             /*!< I2C Master Bus Monitor                                                */
X  volatile uint32_t  MBMON;                              
N  __I  uint32_t  RESERVED1[2];
X  volatile const  uint32_t  RESERVED1[2];
N  __IO uint32_t  MCR2;                              /*!< I2C Master Configuration 2                                            */
X  volatile uint32_t  MCR2;                               
N  __I  uint32_t  RESERVED2[497];
X  volatile const  uint32_t  RESERVED2[497];
N  __IO uint32_t  SOAR;                              /*!< I2C Slave Own Address                                                 */
X  volatile uint32_t  SOAR;                               
N  
N  union {
N    __IO uint32_t  SCSR_I2C0_ALT;                   /*!< I2C Slave Control/Status                                              */
X    volatile uint32_t  SCSR_I2C0_ALT;                    
N    __IO uint32_t  SCSR;                            /*!< I2C Slave Control/Status                                              */
X    volatile uint32_t  SCSR;                             
N  };
N  __IO uint32_t  SDR;                               /*!< I2C Slave Data                                                        */
X  volatile uint32_t  SDR;                                
N  __IO uint32_t  SIMR;                              /*!< I2C Slave Interrupt Mask                                              */
X  volatile uint32_t  SIMR;                               
N  __IO uint32_t  SRIS;                              /*!< I2C Slave Raw Interrupt Status                                        */
X  volatile uint32_t  SRIS;                               
N  __IO uint32_t  SMIS;                              /*!< I2C Slave Masked Interrupt Status                                     */
X  volatile uint32_t  SMIS;                               
N  __O  uint32_t  SICR;                              /*!< I2C Slave Interrupt Clear                                             */
X  volatile  uint32_t  SICR;                               
N  __IO uint32_t  SOAR2;                             /*!< I2C Slave Own Address 2                                               */
X  volatile uint32_t  SOAR2;                              
N  __IO uint32_t  SACKCTL;                           /*!< I2C Slave ACK Control                                                 */
X  volatile uint32_t  SACKCTL;                            
N  __I  uint32_t  RESERVED3[487];
X  volatile const  uint32_t  RESERVED3[487];
N  __IO uint32_t  PP;                                /*!< I2C Peripheral Properties                                             */
X  volatile uint32_t  PP;                                 
N  __IO uint32_t  PC;                                /*!< I2C Peripheral Configuration                                          */
X  volatile uint32_t  PC;                                 
N} I2C0_Type;
N
N
N/* ================================================================================ */
N/* ================                      PWM0                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for PWM0 peripheral (PWM0)
N  */
N
Ntypedef struct {                                    /*!< PWM0 Structure                                                        */
N  __IO uint32_t  CTL;                               /*!< PWM Master Control                                                    */
X  volatile uint32_t  CTL;                                
N  __IO uint32_t  SYNC;                              /*!< PWM Time Base Sync                                                    */
X  volatile uint32_t  SYNC;                               
N  __IO uint32_t  ENABLE;                            /*!< PWM Output Enable                                                     */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  INVERT;                            /*!< PWM Output Inversion                                                  */
X  volatile uint32_t  INVERT;                             
N  __IO uint32_t  FAULT;                             /*!< PWM Output Fault                                                      */
X  volatile uint32_t  FAULT;                              
N  __IO uint32_t  INTEN;                             /*!< PWM Interrupt Enable                                                  */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  RIS;                               /*!< PWM Raw Interrupt Status                                              */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  ISC;                               /*!< PWM Interrupt Status and Clear                                        */
X  volatile uint32_t  ISC;                                
N  __IO uint32_t  STATUS;                            /*!< PWM Status                                                            */
X  volatile uint32_t  STATUS;                             
N  __IO uint32_t  FAULTVAL;                          /*!< PWM Fault Condition Value                                             */
X  volatile uint32_t  FAULTVAL;                           
N  __IO uint32_t  ENUPD;                             /*!< PWM Enable Update                                                     */
X  volatile uint32_t  ENUPD;                              
N  __I  uint32_t  RESERVED[5];
X  volatile const  uint32_t  RESERVED[5];
N  __IO uint32_t  _0_CTL;                            /*!< PWM0 Control                                                          */
X  volatile uint32_t  _0_CTL;                             
N  __IO uint32_t  _0_INTEN;                          /*!< PWM0 Interrupt and Trigger Enable                                     */
X  volatile uint32_t  _0_INTEN;                           
N  __IO uint32_t  _0_RIS;                            /*!< PWM0 Raw Interrupt Status                                             */
X  volatile uint32_t  _0_RIS;                             
N  __IO uint32_t  _0_ISC;                            /*!< PWM0 Interrupt Status and Clear                                       */
X  volatile uint32_t  _0_ISC;                             
N  __IO uint32_t  _0_LOAD;                           /*!< PWM0 Load                                                             */
X  volatile uint32_t  _0_LOAD;                            
N  __IO uint32_t  _0_COUNT;                          /*!< PWM0 Counter                                                          */
X  volatile uint32_t  _0_COUNT;                           
N  __IO uint32_t  _0_CMPA;                           /*!< PWM0 Compare A                                                        */
X  volatile uint32_t  _0_CMPA;                            
N  __IO uint32_t  _0_CMPB;                           /*!< PWM0 Compare B                                                        */
X  volatile uint32_t  _0_CMPB;                            
N  __IO uint32_t  _0_GENA;                           /*!< PWM0 Generator A Control                                              */
X  volatile uint32_t  _0_GENA;                            
N  __IO uint32_t  _0_GENB;                           /*!< PWM0 Generator B Control                                              */
X  volatile uint32_t  _0_GENB;                            
N  __IO uint32_t  _0_DBCTL;                          /*!< PWM0 Dead-Band Control                                                */
X  volatile uint32_t  _0_DBCTL;                           
N  __IO uint32_t  _0_DBRISE;                         /*!< PWM0 Dead-Band Rising-Edge Delay                                      */
X  volatile uint32_t  _0_DBRISE;                          
N  __IO uint32_t  _0_DBFALL;                         /*!< PWM0 Dead-Band Falling-Edge-Delay                                     */
X  volatile uint32_t  _0_DBFALL;                          
N  __IO uint32_t  _0_FLTSRC0;                        /*!< PWM0 Fault Source 0                                                   */
X  volatile uint32_t  _0_FLTSRC0;                         
N  __IO uint32_t  _0_FLTSRC1;                        /*!< PWM0 Fault Source 1                                                   */
X  volatile uint32_t  _0_FLTSRC1;                         
N  __IO uint32_t  _0_MINFLTPER;                      /*!< PWM0 Minimum Fault Period                                             */
X  volatile uint32_t  _0_MINFLTPER;                       
N  __IO uint32_t  _1_CTL;                            /*!< PWM1 Control                                                          */
X  volatile uint32_t  _1_CTL;                             
N  __IO uint32_t  _1_INTEN;                          /*!< PWM1 Interrupt and Trigger Enable                                     */
X  volatile uint32_t  _1_INTEN;                           
N  __IO uint32_t  _1_RIS;                            /*!< PWM1 Raw Interrupt Status                                             */
X  volatile uint32_t  _1_RIS;                             
N  __IO uint32_t  _1_ISC;                            /*!< PWM1 Interrupt Status and Clear                                       */
X  volatile uint32_t  _1_ISC;                             
N  __IO uint32_t  _1_LOAD;                           /*!< PWM1 Load                                                             */
X  volatile uint32_t  _1_LOAD;                            
N  __IO uint32_t  _1_COUNT;                          /*!< PWM1 Counter                                                          */
X  volatile uint32_t  _1_COUNT;                           
N  __IO uint32_t  _1_CMPA;                           /*!< PWM1 Compare A                                                        */
X  volatile uint32_t  _1_CMPA;                            
N  __IO uint32_t  _1_CMPB;                           /*!< PWM1 Compare B                                                        */
X  volatile uint32_t  _1_CMPB;                            
N  __IO uint32_t  _1_GENA;                           /*!< PWM1 Generator A Control                                              */
X  volatile uint32_t  _1_GENA;                            
N  __IO uint32_t  _1_GENB;                           /*!< PWM1 Generator B Control                                              */
X  volatile uint32_t  _1_GENB;                            
N  __IO uint32_t  _1_DBCTL;                          /*!< PWM1 Dead-Band Control                                                */
X  volatile uint32_t  _1_DBCTL;                           
N  __IO uint32_t  _1_DBRISE;                         /*!< PWM1 Dead-Band Rising-Edge Delay                                      */
X  volatile uint32_t  _1_DBRISE;                          
N  __IO uint32_t  _1_DBFALL;                         /*!< PWM1 Dead-Band Falling-Edge-Delay                                     */
X  volatile uint32_t  _1_DBFALL;                          
N  __IO uint32_t  _1_FLTSRC0;                        /*!< PWM1 Fault Source 0                                                   */
X  volatile uint32_t  _1_FLTSRC0;                         
N  __IO uint32_t  _1_FLTSRC1;                        /*!< PWM1 Fault Source 1                                                   */
X  volatile uint32_t  _1_FLTSRC1;                         
N  __IO uint32_t  _1_MINFLTPER;                      /*!< PWM1 Minimum Fault Period                                             */
X  volatile uint32_t  _1_MINFLTPER;                       
N  __IO uint32_t  _2_CTL;                            /*!< PWM2 Control                                                          */
X  volatile uint32_t  _2_CTL;                             
N  __IO uint32_t  _2_INTEN;                          /*!< PWM2 Interrupt and Trigger Enable                                     */
X  volatile uint32_t  _2_INTEN;                           
N  __IO uint32_t  _2_RIS;                            /*!< PWM2 Raw Interrupt Status                                             */
X  volatile uint32_t  _2_RIS;                             
N  __IO uint32_t  _2_ISC;                            /*!< PWM2 Interrupt Status and Clear                                       */
X  volatile uint32_t  _2_ISC;                             
N  __IO uint32_t  _2_LOAD;                           /*!< PWM2 Load                                                             */
X  volatile uint32_t  _2_LOAD;                            
N  __IO uint32_t  _2_COUNT;                          /*!< PWM2 Counter                                                          */
X  volatile uint32_t  _2_COUNT;                           
N  __IO uint32_t  _2_CMPA;                           /*!< PWM2 Compare A                                                        */
X  volatile uint32_t  _2_CMPA;                            
N  __IO uint32_t  _2_CMPB;                           /*!< PWM2 Compare B                                                        */
X  volatile uint32_t  _2_CMPB;                            
N  __IO uint32_t  _2_GENA;                           /*!< PWM2 Generator A Control                                              */
X  volatile uint32_t  _2_GENA;                            
N  __IO uint32_t  _2_GENB;                           /*!< PWM2 Generator B Control                                              */
X  volatile uint32_t  _2_GENB;                            
N  __IO uint32_t  _2_DBCTL;                          /*!< PWM2 Dead-Band Control                                                */
X  volatile uint32_t  _2_DBCTL;                           
N  __IO uint32_t  _2_DBRISE;                         /*!< PWM2 Dead-Band Rising-Edge Delay                                      */
X  volatile uint32_t  _2_DBRISE;                          
N  __IO uint32_t  _2_DBFALL;                         /*!< PWM2 Dead-Band Falling-Edge-Delay                                     */
X  volatile uint32_t  _2_DBFALL;                          
N  __IO uint32_t  _2_FLTSRC0;                        /*!< PWM2 Fault Source 0                                                   */
X  volatile uint32_t  _2_FLTSRC0;                         
N  __IO uint32_t  _2_FLTSRC1;                        /*!< PWM2 Fault Source 1                                                   */
X  volatile uint32_t  _2_FLTSRC1;                         
N  __IO uint32_t  _2_MINFLTPER;                      /*!< PWM2 Minimum Fault Period                                             */
X  volatile uint32_t  _2_MINFLTPER;                       
N  __IO uint32_t  _3_CTL;                            /*!< PWM3 Control                                                          */
X  volatile uint32_t  _3_CTL;                             
N  __IO uint32_t  _3_INTEN;                          /*!< PWM3 Interrupt and Trigger Enable                                     */
X  volatile uint32_t  _3_INTEN;                           
N  __IO uint32_t  _3_RIS;                            /*!< PWM3 Raw Interrupt Status                                             */
X  volatile uint32_t  _3_RIS;                             
N  __IO uint32_t  _3_ISC;                            /*!< PWM3 Interrupt Status and Clear                                       */
X  volatile uint32_t  _3_ISC;                             
N  __IO uint32_t  _3_LOAD;                           /*!< PWM3 Load                                                             */
X  volatile uint32_t  _3_LOAD;                            
N  __IO uint32_t  _3_COUNT;                          /*!< PWM3 Counter                                                          */
X  volatile uint32_t  _3_COUNT;                           
N  __IO uint32_t  _3_CMPA;                           /*!< PWM3 Compare A                                                        */
X  volatile uint32_t  _3_CMPA;                            
N  __IO uint32_t  _3_CMPB;                           /*!< PWM3 Compare B                                                        */
X  volatile uint32_t  _3_CMPB;                            
N  __IO uint32_t  _3_GENA;                           /*!< PWM3 Generator A Control                                              */
X  volatile uint32_t  _3_GENA;                            
N  __IO uint32_t  _3_GENB;                           /*!< PWM3 Generator B Control                                              */
X  volatile uint32_t  _3_GENB;                            
N  __IO uint32_t  _3_DBCTL;                          /*!< PWM3 Dead-Band Control                                                */
X  volatile uint32_t  _3_DBCTL;                           
N  __IO uint32_t  _3_DBRISE;                         /*!< PWM3 Dead-Band Rising-Edge Delay                                      */
X  volatile uint32_t  _3_DBRISE;                          
N  __IO uint32_t  _3_DBFALL;                         /*!< PWM3 Dead-Band Falling-Edge-Delay                                     */
X  volatile uint32_t  _3_DBFALL;                          
N  __IO uint32_t  _3_FLTSRC0;                        /*!< PWM3 Fault Source 0                                                   */
X  volatile uint32_t  _3_FLTSRC0;                         
N  __IO uint32_t  _3_FLTSRC1;                        /*!< PWM3 Fault Source 1                                                   */
X  volatile uint32_t  _3_FLTSRC1;                         
N  __IO uint32_t  _3_MINFLTPER;                      /*!< PWM3 Minimum Fault Period                                             */
X  volatile uint32_t  _3_MINFLTPER;                       
N  __I  uint32_t  RESERVED1[432];
X  volatile const  uint32_t  RESERVED1[432];
N  __IO uint32_t  _0_FLTSEN;                         /*!< PWM0 Fault Pin Logic Sense                                            */
X  volatile uint32_t  _0_FLTSEN;                          
N  __I  uint32_t  _0_FLTSTAT0;                       /*!< PWM0 Fault Status 0                                                   */
X  volatile const  uint32_t  _0_FLTSTAT0;                        
N  __I  uint32_t  _0_FLTSTAT1;                       /*!< PWM0 Fault Status 1                                                   */
X  volatile const  uint32_t  _0_FLTSTAT1;                        
N  __I  uint32_t  RESERVED2[29];
X  volatile const  uint32_t  RESERVED2[29];
N  __IO uint32_t  _1_FLTSEN;                         /*!< PWM1 Fault Pin Logic Sense                                            */
X  volatile uint32_t  _1_FLTSEN;                          
N  __I  uint32_t  _1_FLTSTAT0;                       /*!< PWM1 Fault Status 0                                                   */
X  volatile const  uint32_t  _1_FLTSTAT0;                        
N  __I  uint32_t  _1_FLTSTAT1;                       /*!< PWM1 Fault Status 1                                                   */
X  volatile const  uint32_t  _1_FLTSTAT1;                        
N  __I  uint32_t  RESERVED3[30];
X  volatile const  uint32_t  RESERVED3[30];
N  __I  uint32_t  _2_FLTSTAT0;                       /*!< PWM2 Fault Status 0                                                   */
X  volatile const  uint32_t  _2_FLTSTAT0;                        
N  __I  uint32_t  _2_FLTSTAT1;                       /*!< PWM2 Fault Status 1                                                   */
X  volatile const  uint32_t  _2_FLTSTAT1;                        
N  __I  uint32_t  RESERVED4[30];
X  volatile const  uint32_t  RESERVED4[30];
N  __I  uint32_t  _3_FLTSTAT0;                       /*!< PWM3 Fault Status 0                                                   */
X  volatile const  uint32_t  _3_FLTSTAT0;                        
N  __I  uint32_t  _3_FLTSTAT1;                       /*!< PWM3 Fault Status 1                                                   */
X  volatile const  uint32_t  _3_FLTSTAT1;                        
N  __I  uint32_t  RESERVED5[397];
X  volatile const  uint32_t  RESERVED5[397];
N  __IO uint32_t  PP;                                /*!< PWM Peripheral Properties                                             */
X  volatile uint32_t  PP;                                 
N} PWM0_Type;
N
N
N/* ================================================================================ */
N/* ================                      QEI0                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for QEI0 peripheral (QEI0)
N  */
N
Ntypedef struct {                                    /*!< QEI0 Structure                                                        */
N  __IO uint32_t  CTL;                               /*!< QEI Control                                                           */
X  volatile uint32_t  CTL;                                
N  __IO uint32_t  STAT;                              /*!< QEI Status                                                            */
X  volatile uint32_t  STAT;                               
N  __IO uint32_t  POS;                               /*!< QEI Position                                                          */
X  volatile uint32_t  POS;                                
N  __IO uint32_t  MAXPOS;                            /*!< QEI Maximum Position                                                  */
X  volatile uint32_t  MAXPOS;                             
N  __IO uint32_t  LOAD;                              /*!< QEI Timer Load                                                        */
X  volatile uint32_t  LOAD;                               
N  __IO uint32_t  TIME;                              /*!< QEI Timer                                                             */
X  volatile uint32_t  TIME;                               
N  __IO uint32_t  COUNT;                             /*!< QEI Velocity Counter                                                  */
X  volatile uint32_t  COUNT;                              
N  __IO uint32_t  SPEED;                             /*!< QEI Velocity                                                          */
X  volatile uint32_t  SPEED;                              
N  __IO uint32_t  INTEN;                             /*!< QEI Interrupt Enable                                                  */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  RIS;                               /*!< QEI Raw Interrupt Status                                              */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  ISC;                               /*!< QEI Interrupt Status and Clear                                        */
X  volatile uint32_t  ISC;                                
N} QEI0_Type;
N
N
N/* ================================================================================ */
N/* ================                     TIMER0                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for TIMER0 peripheral (TIMER0)
N  */
N
Ntypedef struct {                                    /*!< TIMER0 Structure                                                      */
N  __IO uint32_t  CFG;                               /*!< GPTM Configuration                                                    */
X  volatile uint32_t  CFG;                                
N  __IO uint32_t  TAMR;                              /*!< GPTM Timer A Mode                                                     */
X  volatile uint32_t  TAMR;                               
N  __IO uint32_t  TBMR;                              /*!< GPTM Timer B Mode                                                     */
X  volatile uint32_t  TBMR;                               
N  __IO uint32_t  CTL;                               /*!< GPTM Control                                                          */
X  volatile uint32_t  CTL;                                
N  __IO uint32_t  SYNC;                              /*!< GPTM Synchronize                                                      */
X  volatile uint32_t  SYNC;                               
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  IMR;                               /*!< GPTM Interrupt Mask                                                   */
X  volatile uint32_t  IMR;                                
N  __IO uint32_t  RIS;                               /*!< GPTM Raw Interrupt Status                                             */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  MIS;                               /*!< GPTM Masked Interrupt Status                                          */
X  volatile uint32_t  MIS;                                
N  __O  uint32_t  ICR;                               /*!< GPTM Interrupt Clear                                                  */
X  volatile  uint32_t  ICR;                                
N  __IO uint32_t  TAILR;                             /*!< GPTM Timer A Interval Load                                            */
X  volatile uint32_t  TAILR;                              
N  __IO uint32_t  TBILR;                             /*!< GPTM Timer B Interval Load                                            */
X  volatile uint32_t  TBILR;                              
N  __IO uint32_t  TAMATCHR;                          /*!< GPTM Timer A Match                                                    */
X  volatile uint32_t  TAMATCHR;                           
N  __IO uint32_t  TBMATCHR;                          /*!< GPTM Timer B Match                                                    */
X  volatile uint32_t  TBMATCHR;                           
N  __IO uint32_t  TAPR;                              /*!< GPTM Timer A Prescale                                                 */
X  volatile uint32_t  TAPR;                               
N  __IO uint32_t  TBPR;                              /*!< GPTM Timer B Prescale                                                 */
X  volatile uint32_t  TBPR;                               
N  __IO uint32_t  TAPMR;                             /*!< GPTM TimerA Prescale Match                                            */
X  volatile uint32_t  TAPMR;                              
N  __IO uint32_t  TBPMR;                             /*!< GPTM TimerB Prescale Match                                            */
X  volatile uint32_t  TBPMR;                              
N  __IO uint32_t  TAR;                               /*!< GPTM Timer A                                                          */
X  volatile uint32_t  TAR;                                
N  __IO uint32_t  TBR;                               /*!< GPTM Timer B                                                          */
X  volatile uint32_t  TBR;                                
N  __IO uint32_t  TAV;                               /*!< GPTM Timer A Value                                                    */
X  volatile uint32_t  TAV;                                
N  __IO uint32_t  TBV;                               /*!< GPTM Timer B Value                                                    */
X  volatile uint32_t  TBV;                                
N  __IO uint32_t  RTCPD;                             /*!< GPTM RTC Predivide                                                    */
X  volatile uint32_t  RTCPD;                              
N  __IO uint32_t  TAPS;                              /*!< GPTM Timer A Prescale Snapshot                                        */
X  volatile uint32_t  TAPS;                               
N  __IO uint32_t  TBPS;                              /*!< GPTM Timer B Prescale Snapshot                                        */
X  volatile uint32_t  TBPS;                               
N  __IO uint32_t  TAPV;                              /*!< GPTM Timer A Prescale Value                                           */
X  volatile uint32_t  TAPV;                               
N  __IO uint32_t  TBPV;                              /*!< GPTM Timer B Prescale Value                                           */
X  volatile uint32_t  TBPV;                               
N  __I  uint32_t  RESERVED1[981];
X  volatile const  uint32_t  RESERVED1[981];
N  __IO uint32_t  PP;                                /*!< GPTM Peripheral Properties                                            */
X  volatile uint32_t  PP;                                 
N} TIMER0_Type;
N
N
N/* ================================================================================ */
N/* ================                     WTIMER0                    ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for WTIMER0 peripheral (WTIMER0)
N  */
N
Ntypedef struct {                                    /*!< WTIMER0 Structure                                                     */
N  __IO uint32_t  CFG;                               /*!< GPTM Configuration                                                    */
X  volatile uint32_t  CFG;                                
N  __IO uint32_t  TAMR;                              /*!< GPTM Timer A Mode                                                     */
X  volatile uint32_t  TAMR;                               
N  __IO uint32_t  TBMR;                              /*!< GPTM Timer B Mode                                                     */
X  volatile uint32_t  TBMR;                               
N  __IO uint32_t  CTL;                               /*!< GPTM Control                                                          */
X  volatile uint32_t  CTL;                                
N  __IO uint32_t  SYNC;                              /*!< GPTM Synchronize                                                      */
X  volatile uint32_t  SYNC;                               
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  IMR;                               /*!< GPTM Interrupt Mask                                                   */
X  volatile uint32_t  IMR;                                
N  __IO uint32_t  RIS;                               /*!< GPTM Raw Interrupt Status                                             */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  MIS;                               /*!< GPTM Masked Interrupt Status                                          */
X  volatile uint32_t  MIS;                                
N  __O  uint32_t  ICR;                               /*!< GPTM Interrupt Clear                                                  */
X  volatile  uint32_t  ICR;                                
N  __IO uint32_t  TAILR;                             /*!< GPTM Timer A Interval Load                                            */
X  volatile uint32_t  TAILR;                              
N  __IO uint32_t  TBILR;                             /*!< GPTM Timer B Interval Load                                            */
X  volatile uint32_t  TBILR;                              
N  __IO uint32_t  TAMATCHR;                          /*!< GPTM Timer A Match                                                    */
X  volatile uint32_t  TAMATCHR;                           
N  __IO uint32_t  TBMATCHR;                          /*!< GPTM Timer B Match                                                    */
X  volatile uint32_t  TBMATCHR;                           
N  __IO uint32_t  TAPR;                              /*!< GPTM Timer A Prescale                                                 */
X  volatile uint32_t  TAPR;                               
N  __IO uint32_t  TBPR;                              /*!< GPTM Timer B Prescale                                                 */
X  volatile uint32_t  TBPR;                               
N  __IO uint32_t  TAPMR;                             /*!< GPTM TimerA Prescale Match                                            */
X  volatile uint32_t  TAPMR;                              
N  __IO uint32_t  TBPMR;                             /*!< GPTM TimerB Prescale Match                                            */
X  volatile uint32_t  TBPMR;                              
N  __IO uint32_t  TAR;                               /*!< GPTM Timer A                                                          */
X  volatile uint32_t  TAR;                                
N  __IO uint32_t  TBR;                               /*!< GPTM Timer B                                                          */
X  volatile uint32_t  TBR;                                
N  __IO uint32_t  TAV;                               /*!< GPTM Timer A Value                                                    */
X  volatile uint32_t  TAV;                                
N  __IO uint32_t  TBV;                               /*!< GPTM Timer B Value                                                    */
X  volatile uint32_t  TBV;                                
N  __IO uint32_t  RTCPD;                             /*!< GPTM RTC Predivide                                                    */
X  volatile uint32_t  RTCPD;                              
N  __IO uint32_t  TAPS;                              /*!< GPTM Timer A Prescale Snapshot                                        */
X  volatile uint32_t  TAPS;                               
N  __IO uint32_t  TBPS;                              /*!< GPTM Timer B Prescale Snapshot                                        */
X  volatile uint32_t  TBPS;                               
N  __IO uint32_t  TAPV;                              /*!< GPTM Timer A Prescale Value                                           */
X  volatile uint32_t  TAPV;                               
N  __IO uint32_t  TBPV;                              /*!< GPTM Timer B Prescale Value                                           */
X  volatile uint32_t  TBPV;                               
N  __I  uint32_t  RESERVED1[981];
X  volatile const  uint32_t  RESERVED1[981];
N  __IO uint32_t  PP;                                /*!< GPTM Peripheral Properties                                            */
X  volatile uint32_t  PP;                                 
N} WTIMER0_Type;
N
N
N/* ================================================================================ */
N/* ================                      ADC0                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for ADC0 peripheral (ADC0)
N  */
N
Ntypedef struct {                                    /*!< ADC0 Structure                                                        */
N  __IO uint32_t  ACTSS;                             /*!< ADC Active Sample Sequencer                                           */
X  volatile uint32_t  ACTSS;                              
N  __IO uint32_t  RIS;                               /*!< ADC Raw Interrupt Status                                              */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  IM;                                /*!< ADC Interrupt Mask                                                    */
X  volatile uint32_t  IM;                                 
N  __IO uint32_t  ISC;                               /*!< ADC Interrupt Status and Clear                                        */
X  volatile uint32_t  ISC;                                
N  __IO uint32_t  OSTAT;                             /*!< ADC Overflow Status                                                   */
X  volatile uint32_t  OSTAT;                              
N  __IO uint32_t  EMUX;                              /*!< ADC Event Multiplexer Select                                          */
X  volatile uint32_t  EMUX;                               
N  __IO uint32_t  USTAT;                             /*!< ADC Underflow Status                                                  */
X  volatile uint32_t  USTAT;                              
N  __IO uint32_t  TSSEL;                             /*!< ADC Trigger Source Select                                             */
X  volatile uint32_t  TSSEL;                              
N  __IO uint32_t  SSPRI;                             /*!< ADC Sample Sequencer Priority                                         */
X  volatile uint32_t  SSPRI;                              
N  __IO uint32_t  SPC;                               /*!< ADC Sample Phase Control                                              */
X  volatile uint32_t  SPC;                                
N  __IO uint32_t  PSSI;                              /*!< ADC Processor Sample Sequence Initiate                                */
X  volatile uint32_t  PSSI;                               
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  SAC;                               /*!< ADC Sample Averaging Control                                          */
X  volatile uint32_t  SAC;                                
N  __IO uint32_t  DCISC;                             /*!< ADC Digital Comparator Interrupt Status and Clear                     */
X  volatile uint32_t  DCISC;                              
N  __IO uint32_t  CTL;                               /*!< ADC Control                                                           */
X  volatile uint32_t  CTL;                                
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  __IO uint32_t  SSMUX0;                            /*!< ADC Sample Sequence Input Multiplexer Select 0                        */
X  volatile uint32_t  SSMUX0;                             
N  __IO uint32_t  SSCTL0;                            /*!< ADC Sample Sequence Control 0                                         */
X  volatile uint32_t  SSCTL0;                             
N  __IO uint32_t  SSFIFO0;                           /*!< ADC Sample Sequence Result FIFO 0                                     */
X  volatile uint32_t  SSFIFO0;                            
N  __IO uint32_t  SSFSTAT0;                          /*!< ADC Sample Sequence FIFO 0 Status                                     */
X  volatile uint32_t  SSFSTAT0;                           
N  __IO uint32_t  SSOP0;                             /*!< ADC Sample Sequence 0 Operation                                       */
X  volatile uint32_t  SSOP0;                              
N  __IO uint32_t  SSDC0;                             /*!< ADC Sample Sequence 0 Digital Comparator Select                       */
X  volatile uint32_t  SSDC0;                              
N  __I  uint32_t  RESERVED2[2];
X  volatile const  uint32_t  RESERVED2[2];
N  __IO uint32_t  SSMUX1;                            /*!< ADC Sample Sequence Input Multiplexer Select 1                        */
X  volatile uint32_t  SSMUX1;                             
N  __IO uint32_t  SSCTL1;                            /*!< ADC Sample Sequence Control 1                                         */
X  volatile uint32_t  SSCTL1;                             
N  __IO uint32_t  SSFIFO1;                           /*!< ADC Sample Sequence Result FIFO 1                                     */
X  volatile uint32_t  SSFIFO1;                            
N  __IO uint32_t  SSFSTAT1;                          /*!< ADC Sample Sequence FIFO 1 Status                                     */
X  volatile uint32_t  SSFSTAT1;                           
N  __IO uint32_t  SSOP1;                             /*!< ADC Sample Sequence 1 Operation                                       */
X  volatile uint32_t  SSOP1;                              
N  __IO uint32_t  SSDC1;                             /*!< ADC Sample Sequence 1 Digital Comparator Select                       */
X  volatile uint32_t  SSDC1;                              
N  __I  uint32_t  RESERVED3[2];
X  volatile const  uint32_t  RESERVED3[2];
N  __IO uint32_t  SSMUX2;                            /*!< ADC Sample Sequence Input Multiplexer Select 2                        */
X  volatile uint32_t  SSMUX2;                             
N  __IO uint32_t  SSCTL2;                            /*!< ADC Sample Sequence Control 2                                         */
X  volatile uint32_t  SSCTL2;                             
N  __IO uint32_t  SSFIFO2;                           /*!< ADC Sample Sequence Result FIFO 2                                     */
X  volatile uint32_t  SSFIFO2;                            
N  __IO uint32_t  SSFSTAT2;                          /*!< ADC Sample Sequence FIFO 2 Status                                     */
X  volatile uint32_t  SSFSTAT2;                           
N  __IO uint32_t  SSOP2;                             /*!< ADC Sample Sequence 2 Operation                                       */
X  volatile uint32_t  SSOP2;                              
N  __IO uint32_t  SSDC2;                             /*!< ADC Sample Sequence 2 Digital Comparator Select                       */
X  volatile uint32_t  SSDC2;                              
N  __I  uint32_t  RESERVED4[2];
X  volatile const  uint32_t  RESERVED4[2];
N  __IO uint32_t  SSMUX3;                            /*!< ADC Sample Sequence Input Multiplexer Select 3                        */
X  volatile uint32_t  SSMUX3;                             
N  __IO uint32_t  SSCTL3;                            /*!< ADC Sample Sequence Control 3                                         */
X  volatile uint32_t  SSCTL3;                             
N  __IO uint32_t  SSFIFO3;                           /*!< ADC Sample Sequence Result FIFO 3                                     */
X  volatile uint32_t  SSFIFO3;                            
N  __IO uint32_t  SSFSTAT3;                          /*!< ADC Sample Sequence FIFO 3 Status                                     */
X  volatile uint32_t  SSFSTAT3;                           
N  __IO uint32_t  SSOP3;                             /*!< ADC Sample Sequence 3 Operation                                       */
X  volatile uint32_t  SSOP3;                              
N  __IO uint32_t  SSDC3;                             /*!< ADC Sample Sequence 3 Digital Comparator Select                       */
X  volatile uint32_t  SSDC3;                              
N  __I  uint32_t  RESERVED5[786];
X  volatile const  uint32_t  RESERVED5[786];
N  __O  uint32_t  DCRIC;                             /*!< ADC Digital Comparator Reset Initial Conditions                       */
X  volatile  uint32_t  DCRIC;                              
N  __I  uint32_t  RESERVED6[63];
X  volatile const  uint32_t  RESERVED6[63];
N  __IO uint32_t  DCCTL0;                            /*!< ADC Digital Comparator Control 0                                      */
X  volatile uint32_t  DCCTL0;                             
N  __IO uint32_t  DCCTL1;                            /*!< ADC Digital Comparator Control 1                                      */
X  volatile uint32_t  DCCTL1;                             
N  __IO uint32_t  DCCTL2;                            /*!< ADC Digital Comparator Control 2                                      */
X  volatile uint32_t  DCCTL2;                             
N  __IO uint32_t  DCCTL3;                            /*!< ADC Digital Comparator Control 3                                      */
X  volatile uint32_t  DCCTL3;                             
N  __IO uint32_t  DCCTL4;                            /*!< ADC Digital Comparator Control 4                                      */
X  volatile uint32_t  DCCTL4;                             
N  __IO uint32_t  DCCTL5;                            /*!< ADC Digital Comparator Control 5                                      */
X  volatile uint32_t  DCCTL5;                             
N  __IO uint32_t  DCCTL6;                            /*!< ADC Digital Comparator Control 6                                      */
X  volatile uint32_t  DCCTL6;                             
N  __IO uint32_t  DCCTL7;                            /*!< ADC Digital Comparator Control 7                                      */
X  volatile uint32_t  DCCTL7;                             
N  __I  uint32_t  RESERVED7[8];
X  volatile const  uint32_t  RESERVED7[8];
N  __IO uint32_t  DCCMP0;                            /*!< ADC Digital Comparator Range 0                                        */
X  volatile uint32_t  DCCMP0;                             
N  __IO uint32_t  DCCMP1;                            /*!< ADC Digital Comparator Range 1                                        */
X  volatile uint32_t  DCCMP1;                             
N  __IO uint32_t  DCCMP2;                            /*!< ADC Digital Comparator Range 2                                        */
X  volatile uint32_t  DCCMP2;                             
N  __IO uint32_t  DCCMP3;                            /*!< ADC Digital Comparator Range 3                                        */
X  volatile uint32_t  DCCMP3;                             
N  __IO uint32_t  DCCMP4;                            /*!< ADC Digital Comparator Range 4                                        */
X  volatile uint32_t  DCCMP4;                             
N  __IO uint32_t  DCCMP5;                            /*!< ADC Digital Comparator Range 5                                        */
X  volatile uint32_t  DCCMP5;                             
N  __IO uint32_t  DCCMP6;                            /*!< ADC Digital Comparator Range 6                                        */
X  volatile uint32_t  DCCMP6;                             
N  __IO uint32_t  DCCMP7;                            /*!< ADC Digital Comparator Range 7                                        */
X  volatile uint32_t  DCCMP7;                             
N  __I  uint32_t  RESERVED8[88];
X  volatile const  uint32_t  RESERVED8[88];
N  __IO uint32_t  PP;                                /*!< ADC Peripheral Properties                                             */
X  volatile uint32_t  PP;                                 
N  __IO uint32_t  PC;                                /*!< ADC Peripheral Configuration                                          */
X  volatile uint32_t  PC;                                 
N  __IO uint32_t  CC;                                /*!< ADC Clock Configuration                                               */
X  volatile uint32_t  CC;                                 
N} ADC0_Type;
N
N
N/* ================================================================================ */
N/* ================                      COMP                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for COMP peripheral (COMP)
N  */
N
Ntypedef struct {                                    /*!< COMP Structure                                                        */
N  __IO uint32_t  ACMIS;                             /*!< Analog Comparator Masked Interrupt Status                             */
X  volatile uint32_t  ACMIS;                              
N  __IO uint32_t  ACRIS;                             /*!< Analog Comparator Raw Interrupt Status                                */
X  volatile uint32_t  ACRIS;                              
N  __IO uint32_t  ACINTEN;                           /*!< Analog Comparator Interrupt Enable                                    */
X  volatile uint32_t  ACINTEN;                            
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  ACREFCTL;                          /*!< Analog Comparator Reference Voltage Control                           */
X  volatile uint32_t  ACREFCTL;                           
N  __I  uint32_t  RESERVED1[3];
X  volatile const  uint32_t  RESERVED1[3];
N  __IO uint32_t  ACSTAT0;                           /*!< Analog Comparator Status 0                                            */
X  volatile uint32_t  ACSTAT0;                            
N  __IO uint32_t  ACCTL0;                            /*!< Analog Comparator Control 0                                           */
X  volatile uint32_t  ACCTL0;                             
N  __I  uint32_t  RESERVED2[6];
X  volatile const  uint32_t  RESERVED2[6];
N  __IO uint32_t  ACSTAT1;                           /*!< Analog Comparator Status 1                                            */
X  volatile uint32_t  ACSTAT1;                            
N  __IO uint32_t  ACCTL1;                            /*!< Analog Comparator Control 1                                           */
X  volatile uint32_t  ACCTL1;                             
N  __I  uint32_t  RESERVED3[990];
X  volatile const  uint32_t  RESERVED3[990];
N  __IO uint32_t  PP;                                /*!< Analog Comparator Peripheral Properties                               */
X  volatile uint32_t  PP;                                 
N} COMP_Type;
N
N
N/* ================================================================================ */
N/* ================                      CAN0                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for CAN0 peripheral (CAN0)
N  */
N
Ntypedef struct {                                    /*!< CAN0 Structure                                                        */
N  __IO uint32_t  CTL;                               /*!< CAN Control                                                           */
X  volatile uint32_t  CTL;                                
N  __IO uint32_t  STS;                               /*!< CAN Status                                                            */
X  volatile uint32_t  STS;                                
N  __IO uint32_t  ERR;                               /*!< CAN Error Counter                                                     */
X  volatile uint32_t  ERR;                                
N  __IO uint32_t  BIT;                               /*!< CAN Bit Timing                                                        */
X  volatile uint32_t  BIT;                                
N  __IO uint32_t  INT;                               /*!< CAN Interrupt                                                         */
X  volatile uint32_t  INT;                                
N  __IO uint32_t  TST;                               /*!< CAN Test                                                              */
X  volatile uint32_t  TST;                                
N  __IO uint32_t  BRPE;                              /*!< CAN Baud Rate Prescaler Extension                                     */
X  volatile uint32_t  BRPE;                               
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  IF1CRQ;                            /*!< CAN IF1 Command Request                                               */
X  volatile uint32_t  IF1CRQ;                             
N  
N  union {
N    __IO uint32_t  IF1CMSK_CAN0_ALT;                /*!< CAN IF1 Command Mask                                                  */
X    volatile uint32_t  IF1CMSK_CAN0_ALT;                 
N    __IO uint32_t  IF1CMSK;                         /*!< CAN IF1 Command Mask                                                  */
X    volatile uint32_t  IF1CMSK;                          
N  };
N  __IO uint32_t  IF1MSK1;                           /*!< CAN IF1 Mask 1                                                        */
X  volatile uint32_t  IF1MSK1;                            
N  __IO uint32_t  IF1MSK2;                           /*!< CAN IF1 Mask 2                                                        */
X  volatile uint32_t  IF1MSK2;                            
N  __IO uint32_t  IF1ARB1;                           /*!< CAN IF1 Arbitration 1                                                 */
X  volatile uint32_t  IF1ARB1;                            
N  __IO uint32_t  IF1ARB2;                           /*!< CAN IF1 Arbitration 2                                                 */
X  volatile uint32_t  IF1ARB2;                            
N  __IO uint32_t  IF1MCTL;                           /*!< CAN IF1 Message Control                                               */
X  volatile uint32_t  IF1MCTL;                            
N  __IO uint32_t  IF1DA1;                            /*!< CAN IF1 Data A1                                                       */
X  volatile uint32_t  IF1DA1;                             
N  __IO uint32_t  IF1DA2;                            /*!< CAN IF1 Data A2                                                       */
X  volatile uint32_t  IF1DA2;                             
N  __IO uint32_t  IF1DB1;                            /*!< CAN IF1 Data B1                                                       */
X  volatile uint32_t  IF1DB1;                             
N  __IO uint32_t  IF1DB2;                            /*!< CAN IF1 Data B2                                                       */
X  volatile uint32_t  IF1DB2;                             
N  __I  uint32_t  RESERVED1[13];
X  volatile const  uint32_t  RESERVED1[13];
N  __IO uint32_t  IF2CRQ;                            /*!< CAN IF2 Command Request                                               */
X  volatile uint32_t  IF2CRQ;                             
N  
N  union {
N    __IO uint32_t  IF2CMSK_CAN0_ALT;                /*!< CAN IF2 Command Mask                                                  */
X    volatile uint32_t  IF2CMSK_CAN0_ALT;                 
N    __IO uint32_t  IF2CMSK;                         /*!< CAN IF2 Command Mask                                                  */
X    volatile uint32_t  IF2CMSK;                          
N  };
N  __IO uint32_t  IF2MSK1;                           /*!< CAN IF2 Mask 1                                                        */
X  volatile uint32_t  IF2MSK1;                            
N  __IO uint32_t  IF2MSK2;                           /*!< CAN IF2 Mask 2                                                        */
X  volatile uint32_t  IF2MSK2;                            
N  __IO uint32_t  IF2ARB1;                           /*!< CAN IF2 Arbitration 1                                                 */
X  volatile uint32_t  IF2ARB1;                            
N  __IO uint32_t  IF2ARB2;                           /*!< CAN IF2 Arbitration 2                                                 */
X  volatile uint32_t  IF2ARB2;                            
N  __IO uint32_t  IF2MCTL;                           /*!< CAN IF2 Message Control                                               */
X  volatile uint32_t  IF2MCTL;                            
N  __IO uint32_t  IF2DA1;                            /*!< CAN IF2 Data A1                                                       */
X  volatile uint32_t  IF2DA1;                             
N  __IO uint32_t  IF2DA2;                            /*!< CAN IF2 Data A2                                                       */
X  volatile uint32_t  IF2DA2;                             
N  __IO uint32_t  IF2DB1;                            /*!< CAN IF2 Data B1                                                       */
X  volatile uint32_t  IF2DB1;                             
N  __IO uint32_t  IF2DB2;                            /*!< CAN IF2 Data B2                                                       */
X  volatile uint32_t  IF2DB2;                             
N  __I  uint32_t  RESERVED2[21];
X  volatile const  uint32_t  RESERVED2[21];
N  __IO uint32_t  TXRQ1;                             /*!< CAN Transmission Request 1                                            */
X  volatile uint32_t  TXRQ1;                              
N  __IO uint32_t  TXRQ2;                             /*!< CAN Transmission Request 2                                            */
X  volatile uint32_t  TXRQ2;                              
N  __I  uint32_t  RESERVED3[6];
X  volatile const  uint32_t  RESERVED3[6];
N  __IO uint32_t  NWDA1;                             /*!< CAN New Data 1                                                        */
X  volatile uint32_t  NWDA1;                              
N  __IO uint32_t  NWDA2;                             /*!< CAN New Data 2                                                        */
X  volatile uint32_t  NWDA2;                              
N  __I  uint32_t  RESERVED4[6];
X  volatile const  uint32_t  RESERVED4[6];
N  __IO uint32_t  MSG1INT;                           /*!< CAN Message 1 Interrupt Pending                                       */
X  volatile uint32_t  MSG1INT;                            
N  __IO uint32_t  MSG2INT;                           /*!< CAN Message 2 Interrupt Pending                                       */
X  volatile uint32_t  MSG2INT;                            
N  __I  uint32_t  RESERVED5[6];
X  volatile const  uint32_t  RESERVED5[6];
N  __IO uint32_t  MSG1VAL;                           /*!< CAN Message 1 Valid                                                   */
X  volatile uint32_t  MSG1VAL;                            
N  __IO uint32_t  MSG2VAL;                           /*!< CAN Message 2 Valid                                                   */
X  volatile uint32_t  MSG2VAL;                            
N} CAN0_Type;
N
N
N/* ================================================================================ */
N/* ================                      USB0                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for USB0 peripheral (USB0)
N  */
N
Ntypedef struct {                                    /*!< USB0 Structure                                                        */
N  __IO uint8_t   FADDR;                             /*!< USB Device Functional Address                                         */
X  volatile uint8_t   FADDR;                              
N  __IO uint8_t   POWER;                             /*!< USB Power                                                             */
X  volatile uint8_t   POWER;                              
N  __IO uint16_t  TXIS;                              /*!< USB Transmit Interrupt Status                                         */
X  volatile uint16_t  TXIS;                               
N  __IO uint16_t  RXIS;                              /*!< USB Receive Interrupt Status                                          */
X  volatile uint16_t  RXIS;                               
N  __IO uint16_t  TXIE;                              /*!< USB Transmit Interrupt Enable                                         */
X  volatile uint16_t  TXIE;                               
N  __IO uint16_t  RXIE;                              /*!< USB Receive Interrupt Enable                                          */
X  volatile uint16_t  RXIE;                               
N  
N  union {
N    __IO uint8_t   IS_USB0_ALT;                     /*!< USB General Interrupt Status                                          */
X    volatile uint8_t   IS_USB0_ALT;                      
N    __IO uint8_t   IS;                              /*!< USB General Interrupt Status                                          */
X    volatile uint8_t   IS;                               
N  };
N  
N  union {
N    __IO uint8_t   IE_USB0_ALT;                     /*!< USB Interrupt Enable                                                  */
X    volatile uint8_t   IE_USB0_ALT;                      
N    __IO uint8_t   IE;                              /*!< USB Interrupt Enable                                                  */
X    volatile uint8_t   IE;                               
N  };
N  __IO uint16_t  FRAME;                             /*!< USB Frame Value                                                       */
X  volatile uint16_t  FRAME;                              
N  __IO uint8_t   EPIDX;                             /*!< USB Endpoint Index                                                    */
X  volatile uint8_t   EPIDX;                              
N  __IO uint8_t   TEST;                              /*!< USB Test Mode                                                         */
X  volatile uint8_t   TEST;                               
N  __I  uint32_t  RESERVED[4];
X  volatile const  uint32_t  RESERVED[4];
N  __IO uint32_t  FIFO0;                             /*!< USB FIFO Endpoint 0                                                   */
X  volatile uint32_t  FIFO0;                              
N  __IO uint32_t  FIFO1;                             /*!< USB FIFO Endpoint 1                                                   */
X  volatile uint32_t  FIFO1;                              
N  __IO uint32_t  FIFO2;                             /*!< USB FIFO Endpoint 2                                                   */
X  volatile uint32_t  FIFO2;                              
N  __IO uint32_t  FIFO3;                             /*!< USB FIFO Endpoint 3                                                   */
X  volatile uint32_t  FIFO3;                              
N  __IO uint32_t  FIFO4;                             /*!< USB FIFO Endpoint 4                                                   */
X  volatile uint32_t  FIFO4;                              
N  __IO uint32_t  FIFO5;                             /*!< USB FIFO Endpoint 5                                                   */
X  volatile uint32_t  FIFO5;                              
N  __IO uint32_t  FIFO6;                             /*!< USB FIFO Endpoint 6                                                   */
X  volatile uint32_t  FIFO6;                              
N  __IO uint32_t  FIFO7;                             /*!< USB FIFO Endpoint 7                                                   */
X  volatile uint32_t  FIFO7;                              
N  __I  uint32_t  RESERVED1[8];
X  volatile const  uint32_t  RESERVED1[8];
N  __IO uint8_t   DEVCTL;                            /*!< USB Device Control                                                    */
X  volatile uint8_t   DEVCTL;                             
N  __I  uint8_t   RESERVED2;
X  volatile const  uint8_t   RESERVED2;
N  __IO uint8_t   TXFIFOSZ;                          /*!< USB Transmit Dynamic FIFO Sizing                                      */
X  volatile uint8_t   TXFIFOSZ;                           
N  __IO uint8_t   RXFIFOSZ;                          /*!< USB Receive Dynamic FIFO Sizing                                       */
X  volatile uint8_t   RXFIFOSZ;                           
N  __IO uint16_t  TXFIFOADD;                         /*!< USB Transmit FIFO Start Address                                       */
X  volatile uint16_t  TXFIFOADD;                          
N  __IO uint16_t  RXFIFOADD;                         /*!< USB Receive FIFO Start Address                                        */
X  volatile uint16_t  RXFIFOADD;                          
N  __I  uint16_t  RESERVED3[9];
X  volatile const  uint16_t  RESERVED3[9];
N  __IO uint8_t   CONTIM;                            /*!< USB Connect Timing                                                    */
X  volatile uint8_t   CONTIM;                             
N  __IO uint8_t   VPLEN;                             /*!< USB OTG VBUS Pulse Timing                                             */
X  volatile uint8_t   VPLEN;                              
N  __I  uint8_t   RESERVED4;
X  volatile const  uint8_t   RESERVED4;
N  __IO uint8_t   FSEOF;                             /*!< USB Full-Speed Last Transaction to End of Frame Timing                */
X  volatile uint8_t   FSEOF;                              
N  __IO uint8_t   LSEOF;                             /*!< USB Low-Speed Last Transaction to End of Frame Timing                 */
X  volatile uint8_t   LSEOF;                              
N  __I  uint8_t   RESERVED5;
X  volatile const  uint8_t   RESERVED5;
N  __IO uint8_t   TXFUNCADDR0;                       /*!< USB Transmit Functional Address Endpoint 0                            */
X  volatile uint8_t   TXFUNCADDR0;                        
N  __I  uint8_t   RESERVED6;
X  volatile const  uint8_t   RESERVED6;
N  __IO uint8_t   TXHUBADDR0;                        /*!< USB Transmit Hub Address Endpoint 0                                   */
X  volatile uint8_t   TXHUBADDR0;                         
N  __IO uint8_t   TXHUBPORT0;                        /*!< USB Transmit Hub Port Endpoint 0                                      */
X  volatile uint8_t   TXHUBPORT0;                         
N  __I  uint32_t  RESERVED7;
X  volatile const  uint32_t  RESERVED7;
N  __IO uint8_t   TXFUNCADDR1;                       /*!< USB Transmit Functional Address Endpoint 1                            */
X  volatile uint8_t   TXFUNCADDR1;                        
N  __I  uint8_t   RESERVED8;
X  volatile const  uint8_t   RESERVED8;
N  __IO uint8_t   TXHUBADDR1;                        /*!< USB Transmit Hub Address Endpoint 1                                   */
X  volatile uint8_t   TXHUBADDR1;                         
N  __IO uint8_t   TXHUBPORT1;                        /*!< USB Transmit Hub Port Endpoint 1                                      */
X  volatile uint8_t   TXHUBPORT1;                         
N  __IO uint8_t   RXFUNCADDR1;                       /*!< USB Receive Functional Address Endpoint 1                             */
X  volatile uint8_t   RXFUNCADDR1;                        
N  __I  uint8_t   RESERVED9;
X  volatile const  uint8_t   RESERVED9;
N  __IO uint8_t   RXHUBADDR1;                        /*!< USB Receive Hub Address Endpoint 1                                    */
X  volatile uint8_t   RXHUBADDR1;                         
N  __IO uint8_t   RXHUBPORT1;                        /*!< USB Receive Hub Port Endpoint 1                                       */
X  volatile uint8_t   RXHUBPORT1;                         
N  __IO uint8_t   TXFUNCADDR2;                       /*!< USB Transmit Functional Address Endpoint 2                            */
X  volatile uint8_t   TXFUNCADDR2;                        
N  __I  uint8_t   RESERVED10;
X  volatile const  uint8_t   RESERVED10;
N  __IO uint8_t   TXHUBADDR2;                        /*!< USB Transmit Hub Address Endpoint 2                                   */
X  volatile uint8_t   TXHUBADDR2;                         
N  __IO uint8_t   TXHUBPORT2;                        /*!< USB Transmit Hub Port Endpoint 2                                      */
X  volatile uint8_t   TXHUBPORT2;                         
N  __IO uint8_t   RXFUNCADDR2;                       /*!< USB Receive Functional Address Endpoint 2                             */
X  volatile uint8_t   RXFUNCADDR2;                        
N  __I  uint8_t   RESERVED11;
X  volatile const  uint8_t   RESERVED11;
N  __IO uint8_t   RXHUBADDR2;                        /*!< USB Receive Hub Address Endpoint 2                                    */
X  volatile uint8_t   RXHUBADDR2;                         
N  __IO uint8_t   RXHUBPORT2;                        /*!< USB Receive Hub Port Endpoint 2                                       */
X  volatile uint8_t   RXHUBPORT2;                         
N  __IO uint8_t   TXFUNCADDR3;                       /*!< USB Transmit Functional Address Endpoint 3                            */
X  volatile uint8_t   TXFUNCADDR3;                        
N  __I  uint8_t   RESERVED12;
X  volatile const  uint8_t   RESERVED12;
N  __IO uint8_t   TXHUBADDR3;                        /*!< USB Transmit Hub Address Endpoint 3                                   */
X  volatile uint8_t   TXHUBADDR3;                         
N  __IO uint8_t   TXHUBPORT3;                        /*!< USB Transmit Hub Port Endpoint 3                                      */
X  volatile uint8_t   TXHUBPORT3;                         
N  __IO uint8_t   RXFUNCADDR3;                       /*!< USB Receive Functional Address Endpoint 3                             */
X  volatile uint8_t   RXFUNCADDR3;                        
N  __I  uint8_t   RESERVED13;
X  volatile const  uint8_t   RESERVED13;
N  __IO uint8_t   RXHUBADDR3;                        /*!< USB Receive Hub Address Endpoint 3                                    */
X  volatile uint8_t   RXHUBADDR3;                         
N  __IO uint8_t   RXHUBPORT3;                        /*!< USB Receive Hub Port Endpoint 3                                       */
X  volatile uint8_t   RXHUBPORT3;                         
N  __IO uint8_t   TXFUNCADDR4;                       /*!< USB Transmit Functional Address Endpoint 4                            */
X  volatile uint8_t   TXFUNCADDR4;                        
N  __I  uint8_t   RESERVED14;
X  volatile const  uint8_t   RESERVED14;
N  __IO uint8_t   TXHUBADDR4;                        /*!< USB Transmit Hub Address Endpoint 4                                   */
X  volatile uint8_t   TXHUBADDR4;                         
N  __IO uint8_t   TXHUBPORT4;                        /*!< USB Transmit Hub Port Endpoint 4                                      */
X  volatile uint8_t   TXHUBPORT4;                         
N  __IO uint8_t   RXFUNCADDR4;                       /*!< USB Receive Functional Address Endpoint 4                             */
X  volatile uint8_t   RXFUNCADDR4;                        
N  __I  uint8_t   RESERVED15;
X  volatile const  uint8_t   RESERVED15;
N  __IO uint8_t   RXHUBADDR4;                        /*!< USB Receive Hub Address Endpoint 4                                    */
X  volatile uint8_t   RXHUBADDR4;                         
N  __IO uint8_t   RXHUBPORT4;                        /*!< USB Receive Hub Port Endpoint 4                                       */
X  volatile uint8_t   RXHUBPORT4;                         
N  __IO uint8_t   TXFUNCADDR5;                       /*!< USB Transmit Functional Address Endpoint 5                            */
X  volatile uint8_t   TXFUNCADDR5;                        
N  __I  uint8_t   RESERVED16;
X  volatile const  uint8_t   RESERVED16;
N  __IO uint8_t   TXHUBADDR5;                        /*!< USB Transmit Hub Address Endpoint 5                                   */
X  volatile uint8_t   TXHUBADDR5;                         
N  __IO uint8_t   TXHUBPORT5;                        /*!< USB Transmit Hub Port Endpoint 5                                      */
X  volatile uint8_t   TXHUBPORT5;                         
N  __IO uint8_t   RXFUNCADDR5;                       /*!< USB Receive Functional Address Endpoint 5                             */
X  volatile uint8_t   RXFUNCADDR5;                        
N  __I  uint8_t   RESERVED17;
X  volatile const  uint8_t   RESERVED17;
N  __IO uint8_t   RXHUBADDR5;                        /*!< USB Receive Hub Address Endpoint 5                                    */
X  volatile uint8_t   RXHUBADDR5;                         
N  __IO uint8_t   RXHUBPORT5;                        /*!< USB Receive Hub Port Endpoint 5                                       */
X  volatile uint8_t   RXHUBPORT5;                         
N  __IO uint8_t   TXFUNCADDR6;                       /*!< USB Transmit Functional Address Endpoint 6                            */
X  volatile uint8_t   TXFUNCADDR6;                        
N  __I  uint8_t   RESERVED18;
X  volatile const  uint8_t   RESERVED18;
N  __IO uint8_t   TXHUBADDR6;                        /*!< USB Transmit Hub Address Endpoint 6                                   */
X  volatile uint8_t   TXHUBADDR6;                         
N  __IO uint8_t   TXHUBPORT6;                        /*!< USB Transmit Hub Port Endpoint 6                                      */
X  volatile uint8_t   TXHUBPORT6;                         
N  __IO uint8_t   RXFUNCADDR6;                       /*!< USB Receive Functional Address Endpoint 6                             */
X  volatile uint8_t   RXFUNCADDR6;                        
N  __I  uint8_t   RESERVED19;
X  volatile const  uint8_t   RESERVED19;
N  __IO uint8_t   RXHUBADDR6;                        /*!< USB Receive Hub Address Endpoint 6                                    */
X  volatile uint8_t   RXHUBADDR6;                         
N  __IO uint8_t   RXHUBPORT6;                        /*!< USB Receive Hub Port Endpoint 6                                       */
X  volatile uint8_t   RXHUBPORT6;                         
N  __IO uint8_t   TXFUNCADDR7;                       /*!< USB Transmit Functional Address Endpoint 7                            */
X  volatile uint8_t   TXFUNCADDR7;                        
N  __I  uint8_t   RESERVED20;
X  volatile const  uint8_t   RESERVED20;
N  __IO uint8_t   TXHUBADDR7;                        /*!< USB Transmit Hub Address Endpoint 7                                   */
X  volatile uint8_t   TXHUBADDR7;                         
N  __IO uint8_t   TXHUBPORT7;                        /*!< USB Transmit Hub Port Endpoint 7                                      */
X  volatile uint8_t   TXHUBPORT7;                         
N  __IO uint8_t   RXFUNCADDR7;                       /*!< USB Receive Functional Address Endpoint 7                             */
X  volatile uint8_t   RXFUNCADDR7;                        
N  __I  uint8_t   RESERVED21;
X  volatile const  uint8_t   RESERVED21;
N  __IO uint8_t   RXHUBADDR7;                        /*!< USB Receive Hub Address Endpoint 7                                    */
X  volatile uint8_t   RXHUBADDR7;                         
N  __IO uint8_t   RXHUBPORT7;                        /*!< USB Receive Hub Port Endpoint 7                                       */
X  volatile uint8_t   RXHUBPORT7;                         
N  __I  uint16_t  RESERVED22[33];
X  volatile const  uint16_t  RESERVED22[33];
N  
N  union {
N    __O  uint8_t   CSRL0_USB0_ALT;                  /*!< USB Control and Status Endpoint 0 Low                                 */
X    volatile  uint8_t   CSRL0_USB0_ALT;                   
N    __O  uint8_t   CSRL0;                           /*!< USB Control and Status Endpoint 0 Low                                 */
X    volatile  uint8_t   CSRL0;                            
N  };
N  __O  uint8_t   CSRH0;                             /*!< USB Control and Status Endpoint 0 High                                */
X  volatile  uint8_t   CSRH0;                              
N  __I  uint32_t  RESERVED23;
X  volatile const  uint32_t  RESERVED23;
N  __IO uint8_t   COUNT0;                            /*!< USB Receive Byte Count Endpoint 0                                     */
X  volatile uint8_t   COUNT0;                             
N  __I  uint8_t   RESERVED24;
X  volatile const  uint8_t   RESERVED24;
N  __IO uint8_t   TYPE0;                             /*!< USB Type Endpoint 0                                                   */
X  volatile uint8_t   TYPE0;                              
N  __IO uint8_t   NAKLMT;                            /*!< USB NAK Limit                                                         */
X  volatile uint8_t   NAKLMT;                             
N  __I  uint32_t  RESERVED25;
X  volatile const  uint32_t  RESERVED25;
N  __IO uint16_t  TXMAXP1;                           /*!< USB Maximum Transmit Data Endpoint 1                                  */
X  volatile uint16_t  TXMAXP1;                            
N  
N  union {
N    __IO uint8_t   TXCSRL1_USB0_ALT;                /*!< USB Transmit Control and Status Endpoint 1 Low                        */
X    volatile uint8_t   TXCSRL1_USB0_ALT;                 
N    __IO uint8_t   TXCSRL1;                         /*!< USB Transmit Control and Status Endpoint 1 Low                        */
X    volatile uint8_t   TXCSRL1;                          
N  };
N  __IO uint8_t   TXCSRH1;                           /*!< USB Transmit Control and Status Endpoint 1 High                       */
X  volatile uint8_t   TXCSRH1;                            
N  __IO uint16_t  RXMAXP1;                           /*!< USB Maximum Receive Data Endpoint 1                                   */
X  volatile uint16_t  RXMAXP1;                            
N  
N  union {
N    __IO uint8_t   RXCSRL1_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 1 Low                         */
X    volatile uint8_t   RXCSRL1_USB0_ALT;                 
N    __IO uint8_t   RXCSRL1;                         /*!< USB Receive Control and Status Endpoint 1 Low                         */
X    volatile uint8_t   RXCSRL1;                          
N  };
N  
N  union {
N    __IO uint8_t   RXCSRH1_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 1 High                        */
X    volatile uint8_t   RXCSRH1_USB0_ALT;                 
N    __IO uint8_t   RXCSRH1;                         /*!< USB Receive Control and Status Endpoint 1 High                        */
X    volatile uint8_t   RXCSRH1;                          
N  };
N  __IO uint16_t  RXCOUNT1;                          /*!< USB Receive Byte Count Endpoint 1                                     */
X  volatile uint16_t  RXCOUNT1;                           
N  __IO uint8_t   TXTYPE1;                           /*!< USB Host Transmit Configure Type Endpoint 1                           */
X  volatile uint8_t   TXTYPE1;                            
N  
N  union {
N    __IO uint8_t   TXINTERVAL1_USB0_ALT;            /*!< USB Host Transmit Interval Endpoint 1                                 */
X    volatile uint8_t   TXINTERVAL1_USB0_ALT;             
N    __IO uint8_t   TXINTERVAL1;                     /*!< USB Host Transmit Interval Endpoint 1                                 */
X    volatile uint8_t   TXINTERVAL1;                      
N  };
N  __IO uint8_t   RXTYPE1;                           /*!< USB Host Configure Receive Type Endpoint 1                            */
X  volatile uint8_t   RXTYPE1;                            
N  
N  union {
N    __IO uint8_t   RXINTERVAL1_USB0_ALT;            /*!< USB Host Receive Polling Interval Endpoint 1                          */
X    volatile uint8_t   RXINTERVAL1_USB0_ALT;             
N    __IO uint8_t   RXINTERVAL1;                     /*!< USB Host Receive Polling Interval Endpoint 1                          */
X    volatile uint8_t   RXINTERVAL1;                      
N  };
N  __I  uint16_t  RESERVED26;
X  volatile const  uint16_t  RESERVED26;
N  __IO uint16_t  TXMAXP2;                           /*!< USB Maximum Transmit Data Endpoint 2                                  */
X  volatile uint16_t  TXMAXP2;                            
N  
N  union {
N    __IO uint8_t   TXCSRL2_USB0_ALT;                /*!< USB Transmit Control and Status Endpoint 2 Low                        */
X    volatile uint8_t   TXCSRL2_USB0_ALT;                 
N    __IO uint8_t   TXCSRL2;                         /*!< USB Transmit Control and Status Endpoint 2 Low                        */
X    volatile uint8_t   TXCSRL2;                          
N  };
N  __IO uint8_t   TXCSRH2;                           /*!< USB Transmit Control and Status Endpoint 2 High                       */
X  volatile uint8_t   TXCSRH2;                            
N  __IO uint16_t  RXMAXP2;                           /*!< USB Maximum Receive Data Endpoint 2                                   */
X  volatile uint16_t  RXMAXP2;                            
N  
N  union {
N    __IO uint8_t   RXCSRL2_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 2 Low                         */
X    volatile uint8_t   RXCSRL2_USB0_ALT;                 
N    __IO uint8_t   RXCSRL2;                         /*!< USB Receive Control and Status Endpoint 2 Low                         */
X    volatile uint8_t   RXCSRL2;                          
N  };
N  
N  union {
N    __IO uint8_t   RXCSRH2_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 2 High                        */
X    volatile uint8_t   RXCSRH2_USB0_ALT;                 
N    __IO uint8_t   RXCSRH2;                         /*!< USB Receive Control and Status Endpoint 2 High                        */
X    volatile uint8_t   RXCSRH2;                          
N  };
N  __IO uint16_t  RXCOUNT2;                          /*!< USB Receive Byte Count Endpoint 2                                     */
X  volatile uint16_t  RXCOUNT2;                           
N  __IO uint8_t   TXTYPE2;                           /*!< USB Host Transmit Configure Type Endpoint 2                           */
X  volatile uint8_t   TXTYPE2;                            
N  
N  union {
N    __IO uint8_t   TXINTERVAL2_USB0_ALT;            /*!< USB Host Transmit Interval Endpoint 2                                 */
X    volatile uint8_t   TXINTERVAL2_USB0_ALT;             
N    __IO uint8_t   TXINTERVAL2;                     /*!< USB Host Transmit Interval Endpoint 2                                 */
X    volatile uint8_t   TXINTERVAL2;                      
N  };
N  __IO uint8_t   RXTYPE2;                           /*!< USB Host Configure Receive Type Endpoint 2                            */
X  volatile uint8_t   RXTYPE2;                            
N  
N  union {
N    __IO uint8_t   RXINTERVAL2_USB0_ALT;            /*!< USB Host Receive Polling Interval Endpoint 2                          */
X    volatile uint8_t   RXINTERVAL2_USB0_ALT;             
N    __IO uint8_t   RXINTERVAL2;                     /*!< USB Host Receive Polling Interval Endpoint 2                          */
X    volatile uint8_t   RXINTERVAL2;                      
N  };
N  __I  uint16_t  RESERVED27;
X  volatile const  uint16_t  RESERVED27;
N  __IO uint16_t  TXMAXP3;                           /*!< USB Maximum Transmit Data Endpoint 3                                  */
X  volatile uint16_t  TXMAXP3;                            
N  
N  union {
N    __IO uint8_t   TXCSRL3_USB0_ALT;                /*!< USB Transmit Control and Status Endpoint 3 Low                        */
X    volatile uint8_t   TXCSRL3_USB0_ALT;                 
N    __IO uint8_t   TXCSRL3;                         /*!< USB Transmit Control and Status Endpoint 3 Low                        */
X    volatile uint8_t   TXCSRL3;                          
N  };
N  __IO uint8_t   TXCSRH3;                           /*!< USB Transmit Control and Status Endpoint 3 High                       */
X  volatile uint8_t   TXCSRH3;                            
N  __IO uint16_t  RXMAXP3;                           /*!< USB Maximum Receive Data Endpoint 3                                   */
X  volatile uint16_t  RXMAXP3;                            
N  
N  union {
N    __IO uint8_t   RXCSRL3_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 3 Low                         */
X    volatile uint8_t   RXCSRL3_USB0_ALT;                 
N    __IO uint8_t   RXCSRL3;                         /*!< USB Receive Control and Status Endpoint 3 Low                         */
X    volatile uint8_t   RXCSRL3;                          
N  };
N  
N  union {
N    __IO uint8_t   RXCSRH3_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 3 High                        */
X    volatile uint8_t   RXCSRH3_USB0_ALT;                 
N    __IO uint8_t   RXCSRH3;                         /*!< USB Receive Control and Status Endpoint 3 High                        */
X    volatile uint8_t   RXCSRH3;                          
N  };
N  __IO uint16_t  RXCOUNT3;                          /*!< USB Receive Byte Count Endpoint 3                                     */
X  volatile uint16_t  RXCOUNT3;                           
N  __IO uint8_t   TXTYPE3;                           /*!< USB Host Transmit Configure Type Endpoint 3                           */
X  volatile uint8_t   TXTYPE3;                            
N  
N  union {
N    __IO uint8_t   TXINTERVAL3_USB0_ALT;            /*!< USB Host Transmit Interval Endpoint 3                                 */
X    volatile uint8_t   TXINTERVAL3_USB0_ALT;             
N    __IO uint8_t   TXINTERVAL3;                     /*!< USB Host Transmit Interval Endpoint 3                                 */
X    volatile uint8_t   TXINTERVAL3;                      
N  };
N  __IO uint8_t   RXTYPE3;                           /*!< USB Host Configure Receive Type Endpoint 3                            */
X  volatile uint8_t   RXTYPE3;                            
N  
N  union {
N    __IO uint8_t   RXINTERVAL3_USB0_ALT;            /*!< USB Host Receive Polling Interval Endpoint 3                          */
X    volatile uint8_t   RXINTERVAL3_USB0_ALT;             
N    __IO uint8_t   RXINTERVAL3;                     /*!< USB Host Receive Polling Interval Endpoint 3                          */
X    volatile uint8_t   RXINTERVAL3;                      
N  };
N  __I  uint16_t  RESERVED28;
X  volatile const  uint16_t  RESERVED28;
N  __IO uint16_t  TXMAXP4;                           /*!< USB Maximum Transmit Data Endpoint 4                                  */
X  volatile uint16_t  TXMAXP4;                            
N  
N  union {
N    __IO uint8_t   TXCSRL4_USB0_ALT;                /*!< USB Transmit Control and Status Endpoint 4 Low                        */
X    volatile uint8_t   TXCSRL4_USB0_ALT;                 
N    __IO uint8_t   TXCSRL4;                         /*!< USB Transmit Control and Status Endpoint 4 Low                        */
X    volatile uint8_t   TXCSRL4;                          
N  };
N  __IO uint8_t   TXCSRH4;                           /*!< USB Transmit Control and Status Endpoint 4 High                       */
X  volatile uint8_t   TXCSRH4;                            
N  __IO uint16_t  RXMAXP4;                           /*!< USB Maximum Receive Data Endpoint 4                                   */
X  volatile uint16_t  RXMAXP4;                            
N  
N  union {
N    __IO uint8_t   RXCSRL4_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 4 Low                         */
X    volatile uint8_t   RXCSRL4_USB0_ALT;                 
N    __IO uint8_t   RXCSRL4;                         /*!< USB Receive Control and Status Endpoint 4 Low                         */
X    volatile uint8_t   RXCSRL4;                          
N  };
N  
N  union {
N    __IO uint8_t   RXCSRH4_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 4 High                        */
X    volatile uint8_t   RXCSRH4_USB0_ALT;                 
N    __IO uint8_t   RXCSRH4;                         /*!< USB Receive Control and Status Endpoint 4 High                        */
X    volatile uint8_t   RXCSRH4;                          
N  };
N  __IO uint16_t  RXCOUNT4;                          /*!< USB Receive Byte Count Endpoint 4                                     */
X  volatile uint16_t  RXCOUNT4;                           
N  __IO uint8_t   TXTYPE4;                           /*!< USB Host Transmit Configure Type Endpoint 4                           */
X  volatile uint8_t   TXTYPE4;                            
N  
N  union {
N    __IO uint8_t   TXINTERVAL4_USB0_ALT;            /*!< USB Host Transmit Interval Endpoint 4                                 */
X    volatile uint8_t   TXINTERVAL4_USB0_ALT;             
N    __IO uint8_t   TXINTERVAL4;                     /*!< USB Host Transmit Interval Endpoint 4                                 */
X    volatile uint8_t   TXINTERVAL4;                      
N  };
N  __IO uint8_t   RXTYPE4;                           /*!< USB Host Configure Receive Type Endpoint 4                            */
X  volatile uint8_t   RXTYPE4;                            
N  
N  union {
N    __IO uint8_t   RXINTERVAL4_USB0_ALT;            /*!< USB Host Receive Polling Interval Endpoint 4                          */
X    volatile uint8_t   RXINTERVAL4_USB0_ALT;             
N    __IO uint8_t   RXINTERVAL4;                     /*!< USB Host Receive Polling Interval Endpoint 4                          */
X    volatile uint8_t   RXINTERVAL4;                      
N  };
N  __I  uint16_t  RESERVED29;
X  volatile const  uint16_t  RESERVED29;
N  __IO uint16_t  TXMAXP5;                           /*!< USB Maximum Transmit Data Endpoint 5                                  */
X  volatile uint16_t  TXMAXP5;                            
N  
N  union {
N    __IO uint8_t   TXCSRL5_USB0_ALT;                /*!< USB Transmit Control and Status Endpoint 5 Low                        */
X    volatile uint8_t   TXCSRL5_USB0_ALT;                 
N    __IO uint8_t   TXCSRL5;                         /*!< USB Transmit Control and Status Endpoint 5 Low                        */
X    volatile uint8_t   TXCSRL5;                          
N  };
N  __IO uint8_t   TXCSRH5;                           /*!< USB Transmit Control and Status Endpoint 5 High                       */
X  volatile uint8_t   TXCSRH5;                            
N  __IO uint16_t  RXMAXP5;                           /*!< USB Maximum Receive Data Endpoint 5                                   */
X  volatile uint16_t  RXMAXP5;                            
N  
N  union {
N    __IO uint8_t   RXCSRL5_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 5 Low                         */
X    volatile uint8_t   RXCSRL5_USB0_ALT;                 
N    __IO uint8_t   RXCSRL5;                         /*!< USB Receive Control and Status Endpoint 5 Low                         */
X    volatile uint8_t   RXCSRL5;                          
N  };
N  
N  union {
N    __IO uint8_t   RXCSRH5_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 5 High                        */
X    volatile uint8_t   RXCSRH5_USB0_ALT;                 
N    __IO uint8_t   RXCSRH5;                         /*!< USB Receive Control and Status Endpoint 5 High                        */
X    volatile uint8_t   RXCSRH5;                          
N  };
N  __IO uint16_t  RXCOUNT5;                          /*!< USB Receive Byte Count Endpoint 5                                     */
X  volatile uint16_t  RXCOUNT5;                           
N  __IO uint8_t   TXTYPE5;                           /*!< USB Host Transmit Configure Type Endpoint 5                           */
X  volatile uint8_t   TXTYPE5;                            
N  
N  union {
N    __IO uint8_t   TXINTERVAL5_USB0_ALT;            /*!< USB Host Transmit Interval Endpoint 5                                 */
X    volatile uint8_t   TXINTERVAL5_USB0_ALT;             
N    __IO uint8_t   TXINTERVAL5;                     /*!< USB Host Transmit Interval Endpoint 5                                 */
X    volatile uint8_t   TXINTERVAL5;                      
N  };
N  __IO uint8_t   RXTYPE5;                           /*!< USB Host Configure Receive Type Endpoint 5                            */
X  volatile uint8_t   RXTYPE5;                            
N  
N  union {
N    __IO uint8_t   RXINTERVAL5_USB0_ALT;            /*!< USB Host Receive Polling Interval Endpoint 5                          */
X    volatile uint8_t   RXINTERVAL5_USB0_ALT;             
N    __IO uint8_t   RXINTERVAL5;                     /*!< USB Host Receive Polling Interval Endpoint 5                          */
X    volatile uint8_t   RXINTERVAL5;                      
N  };
N  __I  uint16_t  RESERVED30;
X  volatile const  uint16_t  RESERVED30;
N  __IO uint16_t  TXMAXP6;                           /*!< USB Maximum Transmit Data Endpoint 6                                  */
X  volatile uint16_t  TXMAXP6;                            
N  
N  union {
N    __IO uint8_t   TXCSRL6_USB0_ALT;                /*!< USB Transmit Control and Status Endpoint 6 Low                        */
X    volatile uint8_t   TXCSRL6_USB0_ALT;                 
N    __IO uint8_t   TXCSRL6;                         /*!< USB Transmit Control and Status Endpoint 6 Low                        */
X    volatile uint8_t   TXCSRL6;                          
N  };
N  __IO uint8_t   TXCSRH6;                           /*!< USB Transmit Control and Status Endpoint 6 High                       */
X  volatile uint8_t   TXCSRH6;                            
N  __IO uint16_t  RXMAXP6;                           /*!< USB Maximum Receive Data Endpoint 6                                   */
X  volatile uint16_t  RXMAXP6;                            
N  
N  union {
N    __IO uint8_t   RXCSRL6_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 6 Low                         */
X    volatile uint8_t   RXCSRL6_USB0_ALT;                 
N    __IO uint8_t   RXCSRL6;                         /*!< USB Receive Control and Status Endpoint 6 Low                         */
X    volatile uint8_t   RXCSRL6;                          
N  };
N  
N  union {
N    __IO uint8_t   RXCSRH6_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 6 High                        */
X    volatile uint8_t   RXCSRH6_USB0_ALT;                 
N    __IO uint8_t   RXCSRH6;                         /*!< USB Receive Control and Status Endpoint 6 High                        */
X    volatile uint8_t   RXCSRH6;                          
N  };
N  __IO uint16_t  RXCOUNT6;                          /*!< USB Receive Byte Count Endpoint 6                                     */
X  volatile uint16_t  RXCOUNT6;                           
N  __IO uint8_t   TXTYPE6;                           /*!< USB Host Transmit Configure Type Endpoint 6                           */
X  volatile uint8_t   TXTYPE6;                            
N  
N  union {
N    __IO uint8_t   TXINTERVAL6_USB0_ALT;            /*!< USB Host Transmit Interval Endpoint 6                                 */
X    volatile uint8_t   TXINTERVAL6_USB0_ALT;             
N    __IO uint8_t   TXINTERVAL6;                     /*!< USB Host Transmit Interval Endpoint 6                                 */
X    volatile uint8_t   TXINTERVAL6;                      
N  };
N  __IO uint8_t   RXTYPE6;                           /*!< USB Host Configure Receive Type Endpoint 6                            */
X  volatile uint8_t   RXTYPE6;                            
N  
N  union {
N    __IO uint8_t   RXINTERVAL6_USB0_ALT;            /*!< USB Host Receive Polling Interval Endpoint 6                          */
X    volatile uint8_t   RXINTERVAL6_USB0_ALT;             
N    __IO uint8_t   RXINTERVAL6;                     /*!< USB Host Receive Polling Interval Endpoint 6                          */
X    volatile uint8_t   RXINTERVAL6;                      
N  };
N  __I  uint16_t  RESERVED31;
X  volatile const  uint16_t  RESERVED31;
N  __IO uint16_t  TXMAXP7;                           /*!< USB Maximum Transmit Data Endpoint 7                                  */
X  volatile uint16_t  TXMAXP7;                            
N  
N  union {
N    __IO uint8_t   TXCSRL7_USB0_ALT;                /*!< USB Transmit Control and Status Endpoint 7 Low                        */
X    volatile uint8_t   TXCSRL7_USB0_ALT;                 
N    __IO uint8_t   TXCSRL7;                         /*!< USB Transmit Control and Status Endpoint 7 Low                        */
X    volatile uint8_t   TXCSRL7;                          
N  };
N  __IO uint8_t   TXCSRH7;                           /*!< USB Transmit Control and Status Endpoint 7 High                       */
X  volatile uint8_t   TXCSRH7;                            
N  __IO uint16_t  RXMAXP7;                           /*!< USB Maximum Receive Data Endpoint 7                                   */
X  volatile uint16_t  RXMAXP7;                            
N  
N  union {
N    __IO uint8_t   RXCSRL7_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 7 Low                         */
X    volatile uint8_t   RXCSRL7_USB0_ALT;                 
N    __IO uint8_t   RXCSRL7;                         /*!< USB Receive Control and Status Endpoint 7 Low                         */
X    volatile uint8_t   RXCSRL7;                          
N  };
N  
N  union {
N    __IO uint8_t   RXCSRH7_USB0_ALT;                /*!< USB Receive Control and Status Endpoint 7 High                        */
X    volatile uint8_t   RXCSRH7_USB0_ALT;                 
N    __IO uint8_t   RXCSRH7;                         /*!< USB Receive Control and Status Endpoint 7 High                        */
X    volatile uint8_t   RXCSRH7;                          
N  };
N  __IO uint16_t  RXCOUNT7;                          /*!< USB Receive Byte Count Endpoint 7                                     */
X  volatile uint16_t  RXCOUNT7;                           
N  __IO uint8_t   TXTYPE7;                           /*!< USB Host Transmit Configure Type Endpoint 7                           */
X  volatile uint8_t   TXTYPE7;                            
N  
N  union {
N    __IO uint8_t   TXINTERVAL7_USB0_ALT;            /*!< USB Host Transmit Interval Endpoint 7                                 */
X    volatile uint8_t   TXINTERVAL7_USB0_ALT;             
N    __IO uint8_t   TXINTERVAL7;                     /*!< USB Host Transmit Interval Endpoint 7                                 */
X    volatile uint8_t   TXINTERVAL7;                      
N  };
N  __IO uint8_t   RXTYPE7;                           /*!< USB Host Configure Receive Type Endpoint 7                            */
X  volatile uint8_t   RXTYPE7;                            
N  
N  union {
N    __IO uint8_t   RXINTERVAL7_USB0_ALT;            /*!< USB Host Receive Polling Interval Endpoint 7                          */
X    volatile uint8_t   RXINTERVAL7_USB0_ALT;             
N    __IO uint8_t   RXINTERVAL7;                     /*!< USB Host Receive Polling Interval Endpoint 7                          */
X    volatile uint8_t   RXINTERVAL7;                      
N  };
N  __I  uint16_t  RESERVED32[195];
X  volatile const  uint16_t  RESERVED32[195];
N  __IO uint16_t  RQPKTCOUNT1;                       /*!< USB Request Packet Count in Block Transfer Endpoint 1                 */
X  volatile uint16_t  RQPKTCOUNT1;                        
N  __I  uint16_t  RESERVED33;
X  volatile const  uint16_t  RESERVED33;
N  __IO uint16_t  RQPKTCOUNT2;                       /*!< USB Request Packet Count in Block Transfer Endpoint 2                 */
X  volatile uint16_t  RQPKTCOUNT2;                        
N  __I  uint16_t  RESERVED34;
X  volatile const  uint16_t  RESERVED34;
N  __IO uint16_t  RQPKTCOUNT3;                       /*!< USB Request Packet Count in Block Transfer Endpoint 3                 */
X  volatile uint16_t  RQPKTCOUNT3;                        
N  __I  uint16_t  RESERVED35;
X  volatile const  uint16_t  RESERVED35;
N  __IO uint16_t  RQPKTCOUNT4;                       /*!< USB Request Packet Count in Block Transfer Endpoint 4                 */
X  volatile uint16_t  RQPKTCOUNT4;                        
N  __I  uint16_t  RESERVED36;
X  volatile const  uint16_t  RESERVED36;
N  __IO uint16_t  RQPKTCOUNT5;                       /*!< USB Request Packet Count in Block Transfer Endpoint 5                 */
X  volatile uint16_t  RQPKTCOUNT5;                        
N  __I  uint16_t  RESERVED37;
X  volatile const  uint16_t  RESERVED37;
N  __IO uint16_t  RQPKTCOUNT6;                       /*!< USB Request Packet Count in Block Transfer Endpoint 6                 */
X  volatile uint16_t  RQPKTCOUNT6;                        
N  __I  uint16_t  RESERVED38;
X  volatile const  uint16_t  RESERVED38;
N  __IO uint16_t  RQPKTCOUNT7;                       /*!< USB Request Packet Count in Block Transfer Endpoint 7                 */
X  volatile uint16_t  RQPKTCOUNT7;                        
N  __I  uint16_t  RESERVED39[17];
X  volatile const  uint16_t  RESERVED39[17];
N  __IO uint16_t  RXDPKTBUFDIS;                      /*!< USB Receive Double Packet Buffer Disable                              */
X  volatile uint16_t  RXDPKTBUFDIS;                       
N  __IO uint16_t  TXDPKTBUFDIS;                      /*!< USB Transmit Double Packet Buffer Disable                             */
X  volatile uint16_t  TXDPKTBUFDIS;                       
N  __I  uint32_t  RESERVED40[47];
X  volatile const  uint32_t  RESERVED40[47];
N  __IO uint32_t  EPC;                               /*!< USB External Power Control                                            */
X  volatile uint32_t  EPC;                                
N  __IO uint32_t  EPCRIS;                            /*!< USB External Power Control Raw Interrupt Status                       */
X  volatile uint32_t  EPCRIS;                             
N  __IO uint32_t  EPCIM;                             /*!< USB External Power Control Interrupt Mask                             */
X  volatile uint32_t  EPCIM;                              
N  __IO uint32_t  EPCISC;                            /*!< USB External Power Control Interrupt Status and Clear                 */
X  volatile uint32_t  EPCISC;                             
N  __IO uint32_t  DRRIS;                             /*!< USB Device RESUME Raw Interrupt Status                                */
X  volatile uint32_t  DRRIS;                              
N  __IO uint32_t  DRIM;                              /*!< USB Device RESUME Interrupt Mask                                      */
X  volatile uint32_t  DRIM;                               
N  __O  uint32_t  DRISC;                             /*!< USB Device RESUME Interrupt Status and Clear                          */
X  volatile  uint32_t  DRISC;                              
N  __IO uint32_t  GPCS;                              /*!< USB General-Purpose Control and Status                                */
X  volatile uint32_t  GPCS;                               
N  __I  uint32_t  RESERVED41[4];
X  volatile const  uint32_t  RESERVED41[4];
N  __IO uint32_t  VDC;                               /*!< USB VBUS Droop Control                                                */
X  volatile uint32_t  VDC;                                
N  __IO uint32_t  VDCRIS;                            /*!< USB VBUS Droop Control Raw Interrupt Status                           */
X  volatile uint32_t  VDCRIS;                             
N  __IO uint32_t  VDCIM;                             /*!< USB VBUS Droop Control Interrupt Mask                                 */
X  volatile uint32_t  VDCIM;                              
N  __IO uint32_t  VDCISC;                            /*!< USB VBUS Droop Control Interrupt Status and Clear                     */
X  volatile uint32_t  VDCISC;                             
N  __I  uint32_t  RESERVED42;
X  volatile const  uint32_t  RESERVED42;
N  __IO uint32_t  IDVRIS;                            /*!< USB ID Valid Detect Raw Interrupt Status                              */
X  volatile uint32_t  IDVRIS;                             
N  __IO uint32_t  IDVIM;                             /*!< USB ID Valid Detect Interrupt Mask                                    */
X  volatile uint32_t  IDVIM;                              
N  __IO uint32_t  IDVISC;                            /*!< USB ID Valid Detect Interrupt Status and Clear                        */
X  volatile uint32_t  IDVISC;                             
N  __IO uint32_t  DMASEL;                            /*!< USB DMA Select                                                        */
X  volatile uint32_t  DMASEL;                             
N  __I  uint32_t  RESERVED43[731];
X  volatile const  uint32_t  RESERVED43[731];
N  __IO uint32_t  PP;                                /*!< USB Peripheral Properties                                             */
X  volatile uint32_t  PP;                                 
N} USB0_Type;
N
N
N/* ================================================================================ */
N/* ================                     EEPROM                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for EEPROM peripheral (EEPROM)
N  */
N
Ntypedef struct {                                    /*!< EEPROM Structure                                                      */
N  __IO uint32_t  EESIZE;                            /*!< EEPROM Size Information                                               */
X  volatile uint32_t  EESIZE;                             
N  __IO uint32_t  EEBLOCK;                           /*!< EEPROM Current Block                                                  */
X  volatile uint32_t  EEBLOCK;                            
N  __IO uint32_t  EEOFFSET;                          /*!< EEPROM Current Offset                                                 */
X  volatile uint32_t  EEOFFSET;                           
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  EERDWR;                            /*!< EEPROM Read-Write                                                     */
X  volatile uint32_t  EERDWR;                             
N  __IO uint32_t  EERDWRINC;                         /*!< EEPROM Read-Write with Increment                                      */
X  volatile uint32_t  EERDWRINC;                          
N  __IO uint32_t  EEDONE;                            /*!< EEPROM Done Status                                                    */
X  volatile uint32_t  EEDONE;                             
N  __IO uint32_t  EESUPP;                            /*!< EEPROM Support Control and Status                                     */
X  volatile uint32_t  EESUPP;                             
N  __IO uint32_t  EEUNLOCK;                          /*!< EEPROM Unlock                                                         */
X  volatile uint32_t  EEUNLOCK;                           
N  __I  uint32_t  RESERVED1[3];
X  volatile const  uint32_t  RESERVED1[3];
N  __IO uint32_t  EEPROT;                            /*!< EEPROM Protection                                                     */
X  volatile uint32_t  EEPROT;                             
N  __IO uint32_t  EEPASS0;                           /*!< EEPROM Password                                                       */
X  volatile uint32_t  EEPASS0;                            
N  __IO uint32_t  EEPASS1;                           /*!< EEPROM Password                                                       */
X  volatile uint32_t  EEPASS1;                            
N  __IO uint32_t  EEPASS2;                           /*!< EEPROM Password                                                       */
X  volatile uint32_t  EEPASS2;                            
N  __IO uint32_t  EEINT;                             /*!< EEPROM Interrupt                                                      */
X  volatile uint32_t  EEINT;                              
N  __I  uint32_t  RESERVED2[3];
X  volatile const  uint32_t  RESERVED2[3];
N  __IO uint32_t  EEHIDE;                            /*!< EEPROM Block Hide                                                     */
X  volatile uint32_t  EEHIDE;                             
N  __I  uint32_t  RESERVED3[11];
X  volatile const  uint32_t  RESERVED3[11];
N  __IO uint32_t  EEDBGME;                           /*!< EEPROM Debug Mass Erase                                               */
X  volatile uint32_t  EEDBGME;                            
N  __I  uint32_t  RESERVED4[975];
X  volatile const  uint32_t  RESERVED4[975];
N  __IO uint32_t  PP;                                /*!< EEPROM Peripheral Properties                                          */
X  volatile uint32_t  PP;                                 
N} EEPROM_Type;
N
N
N/* ================================================================================ */
N/* ================                     SYSEXC                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for SYSEXC peripheral (SYSEXC)
N  */
N
Ntypedef struct {                                    /*!< SYSEXC Structure                                                      */
N  __IO uint32_t  RIS;                               /*!< System Exception Raw Interrupt Status                                 */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  IM;                                /*!< System Exception Interrupt Mask                                       */
X  volatile uint32_t  IM;                                 
N  __IO uint32_t  MIS;                               /*!< System Exception Masked Interrupt Status                              */
X  volatile uint32_t  MIS;                                
N  __O  uint32_t  IC;                                /*!< System Exception Interrupt Clear                                      */
X  volatile  uint32_t  IC;                                 
N} SYSEXC_Type;
N
N
N/* ================================================================================ */
N/* ================                       HIB                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for HIB peripheral (HIB)
N  */
N
Ntypedef struct {                                    /*!< HIB Structure                                                         */
N  __IO uint32_t  RTCC;                              /*!< Hibernation RTC Counter                                               */
X  volatile uint32_t  RTCC;                               
N  __IO uint32_t  RTCM0;                             /*!< Hibernation RTC Match 0                                               */
X  volatile uint32_t  RTCM0;                              
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  RTCLD;                             /*!< Hibernation RTC Load                                                  */
X  volatile uint32_t  RTCLD;                              
N  __IO uint32_t  CTL;                               /*!< Hibernation Control                                                   */
X  volatile uint32_t  CTL;                                
N  __IO uint32_t  IM;                                /*!< Hibernation Interrupt Mask                                            */
X  volatile uint32_t  IM;                                 
N  __IO uint32_t  RIS;                               /*!< Hibernation Raw Interrupt Status                                      */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  MIS;                               /*!< Hibernation Masked Interrupt Status                                   */
X  volatile uint32_t  MIS;                                
N  __IO uint32_t  IC;                                /*!< Hibernation Interrupt Clear                                           */
X  volatile uint32_t  IC;                                 
N  __IO uint32_t  RTCT;                              /*!< Hibernation RTC Trim                                                  */
X  volatile uint32_t  RTCT;                               
N  __IO uint32_t  RTCSS;                             /*!< Hibernation RTC Sub Seconds                                           */
X  volatile uint32_t  RTCSS;                              
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  __IO uint32_t  DATA;                              /*!< Hibernation Data                                                      */
X  volatile uint32_t  DATA;                               
N} HIB_Type;
N
N
N/* ================================================================================ */
N/* ================                   FLASH_CTRL                   ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for FLASH_CTRL peripheral (FLASH_CTRL)
N  */
N
Ntypedef struct {                                    /*!< FLASH_CTRL Structure                                                  */
N  __IO uint32_t  FMA;                               /*!< Flash Memory Address                                                  */
X  volatile uint32_t  FMA;                                
N  __IO uint32_t  FMD;                               /*!< Flash Memory Data                                                     */
X  volatile uint32_t  FMD;                                
N  __IO uint32_t  FMC;                               /*!< Flash Memory Control                                                  */
X  volatile uint32_t  FMC;                                
N  __IO uint32_t  FCRIS;                             /*!< Flash Controller Raw Interrupt Status                                 */
X  volatile uint32_t  FCRIS;                              
N  __IO uint32_t  FCIM;                              /*!< Flash Controller Interrupt Mask                                       */
X  volatile uint32_t  FCIM;                               
N  __IO uint32_t  FCMISC;                            /*!< Flash Controller Masked Interrupt Status and Clear                    */
X  volatile uint32_t  FCMISC;                             
N  __I  uint32_t  RESERVED[2];
X  volatile const  uint32_t  RESERVED[2];
N  __IO uint32_t  FMC2;                              /*!< Flash Memory Control 2                                                */
X  volatile uint32_t  FMC2;                               
N  __I  uint32_t  RESERVED1[3];
X  volatile const  uint32_t  RESERVED1[3];
N  __IO uint32_t  FWBVAL;                            /*!< Flash Write Buffer Valid                                              */
X  volatile uint32_t  FWBVAL;                             
N  __I  uint32_t  RESERVED2[51];
X  volatile const  uint32_t  RESERVED2[51];
N  __IO uint32_t  FWBN;                              /*!< Flash Write Buffer n                                                  */
X  volatile uint32_t  FWBN;                               
N  __I  uint32_t  RESERVED3[943];
X  volatile const  uint32_t  RESERVED3[943];
N  __IO uint32_t  FSIZE;                             /*!< Flash Size                                                            */
X  volatile uint32_t  FSIZE;                              
N  __IO uint32_t  SSIZE;                             /*!< SRAM Size                                                             */
X  volatile uint32_t  SSIZE;                              
N  __I  uint32_t  RESERVED4;
X  volatile const  uint32_t  RESERVED4;
N  
N  union {
N    __IO uint32_t  ROMSWMAP_FLASH_CTRL_ALT;         /*!< ROM Software Map                                                      */
X    volatile uint32_t  ROMSWMAP_FLASH_CTRL_ALT;          
N    __IO uint32_t  ROMSWMAP;                        /*!< ROM Software Map                                                      */
X    volatile uint32_t  ROMSWMAP;                         
N  };
N  __I  uint32_t  RESERVED5[72];
X  volatile const  uint32_t  RESERVED5[72];
N  __IO uint32_t  RMCTL;                             /*!< ROM Control                                                           */
X  volatile uint32_t  RMCTL;                              
N  __I  uint32_t  RESERVED6[55];
X  volatile const  uint32_t  RESERVED6[55];
N  __IO uint32_t  BOOTCFG;                           /*!< Boot Configuration                                                    */
X  volatile uint32_t  BOOTCFG;                            
N  __I  uint32_t  RESERVED7[3];
X  volatile const  uint32_t  RESERVED7[3];
N  __IO uint32_t  USERREG0;                          /*!< User Register 0                                                       */
X  volatile uint32_t  USERREG0;                           
N  __IO uint32_t  USERREG1;                          /*!< User Register 1                                                       */
X  volatile uint32_t  USERREG1;                           
N  __IO uint32_t  USERREG2;                          /*!< User Register 2                                                       */
X  volatile uint32_t  USERREG2;                           
N  __IO uint32_t  USERREG3;                          /*!< User Register 3                                                       */
X  volatile uint32_t  USERREG3;                           
N  __I  uint32_t  RESERVED8[4];
X  volatile const  uint32_t  RESERVED8[4];
N  __IO uint32_t  FMPRE0;                            /*!< Flash Memory Protection Read Enable 0                                 */
X  volatile uint32_t  FMPRE0;                             
N  __IO uint32_t  FMPRE1;                            /*!< Flash Memory Protection Read Enable 1                                 */
X  volatile uint32_t  FMPRE1;                             
N  __IO uint32_t  FMPRE2;                            /*!< Flash Memory Protection Read Enable 2                                 */
X  volatile uint32_t  FMPRE2;                             
N  __IO uint32_t  FMPRE3;                            /*!< Flash Memory Protection Read Enable 3                                 */
X  volatile uint32_t  FMPRE3;                             
N  __I  uint32_t  RESERVED9[124];
X  volatile const  uint32_t  RESERVED9[124];
N  __IO uint32_t  FMPPE0;                            /*!< Flash Memory Protection Program Enable 0                              */
X  volatile uint32_t  FMPPE0;                             
N  __IO uint32_t  FMPPE1;                            /*!< Flash Memory Protection Program Enable 1                              */
X  volatile uint32_t  FMPPE1;                             
N  __IO uint32_t  FMPPE2;                            /*!< Flash Memory Protection Program Enable 2                              */
X  volatile uint32_t  FMPPE2;                             
N  __IO uint32_t  FMPPE3;                            /*!< Flash Memory Protection Program Enable 3                              */
X  volatile uint32_t  FMPPE3;                             
N} FLASH_CTRL_Type;
N
N
N/* ================================================================================ */
N/* ================                     SYSCTL                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for SYSCTL peripheral (SYSCTL)
N  */
N
Ntypedef struct {                                    /*!< SYSCTL Structure                                                      */
N  __IO uint32_t  DID0;                              /*!< Device Identification 0                                               */
X  volatile uint32_t  DID0;                               
N  __IO uint32_t  DID1;                              /*!< Device Identification 1                                               */
X  volatile uint32_t  DID1;                               
N  __IO uint32_t  DC0;                               /*!< Device Capabilities 0                                                 */
X  volatile uint32_t  DC0;                                
N  __I  uint32_t  RESERVED;
X  volatile const  uint32_t  RESERVED;
N  __IO uint32_t  DC1;                               /*!< Device Capabilities 1                                                 */
X  volatile uint32_t  DC1;                                
N  __IO uint32_t  DC2;                               /*!< Device Capabilities 2                                                 */
X  volatile uint32_t  DC2;                                
N  __IO uint32_t  DC3;                               /*!< Device Capabilities 3                                                 */
X  volatile uint32_t  DC3;                                
N  __IO uint32_t  DC4;                               /*!< Device Capabilities 4                                                 */
X  volatile uint32_t  DC4;                                
N  __IO uint32_t  DC5;                               /*!< Device Capabilities 5                                                 */
X  volatile uint32_t  DC5;                                
N  __IO uint32_t  DC6;                               /*!< Device Capabilities 6                                                 */
X  volatile uint32_t  DC6;                                
N  __IO uint32_t  DC7;                               /*!< Device Capabilities 7                                                 */
X  volatile uint32_t  DC7;                                
N  __IO uint32_t  DC8;                               /*!< Device Capabilities 8                                                 */
X  volatile uint32_t  DC8;                                
N  __IO uint32_t  PBORCTL;                           /*!< Brown-Out Reset Control                                               */
X  volatile uint32_t  PBORCTL;                            
N  __I  uint32_t  RESERVED1[3];
X  volatile const  uint32_t  RESERVED1[3];
N  __IO uint32_t  SRCR0;                             /*!< Software Reset Control 0                                              */
X  volatile uint32_t  SRCR0;                              
N  __IO uint32_t  SRCR1;                             /*!< Software Reset Control 1                                              */
X  volatile uint32_t  SRCR1;                              
N  __IO uint32_t  SRCR2;                             /*!< Software Reset Control 2                                              */
X  volatile uint32_t  SRCR2;                              
N  __I  uint32_t  RESERVED2;
X  volatile const  uint32_t  RESERVED2;
N  __IO uint32_t  RIS;                               /*!< Raw Interrupt Status                                                  */
X  volatile uint32_t  RIS;                                
N  __IO uint32_t  IMC;                               /*!< Interrupt Mask Control                                                */
X  volatile uint32_t  IMC;                                
N  __IO uint32_t  MISC;                              /*!< Masked Interrupt Status and Clear                                     */
X  volatile uint32_t  MISC;                               
N  __IO uint32_t  RESC;                              /*!< Reset Cause                                                           */
X  volatile uint32_t  RESC;                               
N  __IO uint32_t  RCC;                               /*!< Run-Mode Clock Configuration                                          */
X  volatile uint32_t  RCC;                                
N  __I  uint32_t  RESERVED3[2];
X  volatile const  uint32_t  RESERVED3[2];
N  __IO uint32_t  GPIOHBCTL;                         /*!< GPIO High-Performance Bus Control                                     */
X  volatile uint32_t  GPIOHBCTL;                          
N  __IO uint32_t  RCC2;                              /*!< Run-Mode Clock Configuration 2                                        */
X  volatile uint32_t  RCC2;                               
N  __I  uint32_t  RESERVED4[2];
X  volatile const  uint32_t  RESERVED4[2];
N  __IO uint32_t  MOSCCTL;                           /*!< Main Oscillator Control                                               */
X  volatile uint32_t  MOSCCTL;                            
N  __I  uint32_t  RESERVED5[32];
X  volatile const  uint32_t  RESERVED5[32];
N  __IO uint32_t  RCGC0;                             /*!< Run Mode Clock Gating Control Register 0                              */
X  volatile uint32_t  RCGC0;                              
N  __IO uint32_t  RCGC1;                             /*!< Run Mode Clock Gating Control Register 1                              */
X  volatile uint32_t  RCGC1;                              
N  __IO uint32_t  RCGC2;                             /*!< Run Mode Clock Gating Control Register 2                              */
X  volatile uint32_t  RCGC2;                              
N  __I  uint32_t  RESERVED6;
X  volatile const  uint32_t  RESERVED6;
N  __IO uint32_t  SCGC0;                             /*!< Sleep Mode Clock Gating Control Register 0                            */
X  volatile uint32_t  SCGC0;                              
N  __IO uint32_t  SCGC1;                             /*!< Sleep Mode Clock Gating Control Register 1                            */
X  volatile uint32_t  SCGC1;                              
N  __IO uint32_t  SCGC2;                             /*!< Sleep Mode Clock Gating Control Register 2                            */
X  volatile uint32_t  SCGC2;                              
N  __I  uint32_t  RESERVED7;
X  volatile const  uint32_t  RESERVED7;
N  __IO uint32_t  DCGC0;                             /*!< Deep Sleep Mode Clock Gating Control Register 0                       */
X  volatile uint32_t  DCGC0;                              
N  __IO uint32_t  DCGC1;                             /*!< Deep-Sleep Mode Clock Gating Control Register 1                       */
X  volatile uint32_t  DCGC1;                              
N  __IO uint32_t  DCGC2;                             /*!< Deep Sleep Mode Clock Gating Control Register 2                       */
X  volatile uint32_t  DCGC2;                              
N  __I  uint32_t  RESERVED8[6];
X  volatile const  uint32_t  RESERVED8[6];
N  __IO uint32_t  DSLPCLKCFG;                        /*!< Deep Sleep Clock Configuration                                        */
X  volatile uint32_t  DSLPCLKCFG;                         
N  __I  uint32_t  RESERVED9;
X  volatile const  uint32_t  RESERVED9;
N  __IO uint32_t  SYSPROP;                           /*!< System Properties                                                     */
X  volatile uint32_t  SYSPROP;                            
N  __IO uint32_t  PIOSCCAL;                          /*!< Precision Internal Oscillator Calibration                             */
X  volatile uint32_t  PIOSCCAL;                           
N  __IO uint32_t  PIOSCSTAT;                         /*!< Precision Internal Oscillator Statistics                              */
X  volatile uint32_t  PIOSCSTAT;                          
N  __I  uint32_t  RESERVED10[2];
X  volatile const  uint32_t  RESERVED10[2];
N  __IO uint32_t  PLLFREQ0;                          /*!< PLL Frequency 0                                                       */
X  volatile uint32_t  PLLFREQ0;                           
N  __IO uint32_t  PLLFREQ1;                          /*!< PLL Frequency 1                                                       */
X  volatile uint32_t  PLLFREQ1;                           
N  __IO uint32_t  PLLSTAT;                           /*!< PLL Status                                                            */
X  volatile uint32_t  PLLSTAT;                            
N  __I  uint32_t  RESERVED11[7];
X  volatile const  uint32_t  RESERVED11[7];
N  __IO uint32_t  SLPPWRCFG;                         /*!< Sleep Power Configuration                                             */
X  volatile uint32_t  SLPPWRCFG;                          
N  __IO uint32_t  DSLPPWRCFG;                        /*!< Deep-Sleep Power Configuration                                        */
X  volatile uint32_t  DSLPPWRCFG;                         
N  __IO uint32_t  DC9;                               /*!< Device Capabilities 9                                                 */
X  volatile uint32_t  DC9;                                
N  __I  uint32_t  RESERVED12[3];
X  volatile const  uint32_t  RESERVED12[3];
N  __IO uint32_t  NVMSTAT;                           /*!< Non-Volatile Memory Information                                       */
X  volatile uint32_t  NVMSTAT;                            
N  __I  uint32_t  RESERVED13[4];
X  volatile const  uint32_t  RESERVED13[4];
N  __IO uint32_t  LDOSPCTL;                          /*!< LDO Sleep Power Control                                               */
X  volatile uint32_t  LDOSPCTL;                           
N  __I  uint32_t  RESERVED14;
X  volatile const  uint32_t  RESERVED14;
N  __IO uint32_t  LDODPCTL;                          /*!< LDO Deep-Sleep Power Control                                          */
X  volatile uint32_t  LDODPCTL;                           
N  __I  uint32_t  RESERVED15[80];
X  volatile const  uint32_t  RESERVED15[80];
N  __IO uint32_t  PPWD;                              /*!< Watchdog Timer Peripheral Present                                     */
X  volatile uint32_t  PPWD;                               
N  __IO uint32_t  PPTIMER;                           /*!< 16/32-Bit General-Purpose Timer Peripheral Present                    */
X  volatile uint32_t  PPTIMER;                            
N  __IO uint32_t  PPGPIO;                            /*!< General-Purpose Input/Output Peripheral Present                       */
X  volatile uint32_t  PPGPIO;                             
N  __IO uint32_t  PPDMA;                             /*!< Micro Direct Memory Access Peripheral Present                         */
X  volatile uint32_t  PPDMA;                              
N  __I  uint32_t  RESERVED16;
X  volatile const  uint32_t  RESERVED16;
N  __IO uint32_t  PPHIB;                             /*!< Hibernation Peripheral Present                                        */
X  volatile uint32_t  PPHIB;                              
N  __IO uint32_t  PPUART;                            /*!< Universal Asynchronous Receiver/Transmitter Peripheral Present        */
X  volatile uint32_t  PPUART;                             
N  __IO uint32_t  PPSSI;                             /*!< Synchronous Serial Interface Peripheral Present                       */
X  volatile uint32_t  PPSSI;                              
N  __IO uint32_t  PPI2C;                             /*!< Inter-Integrated Circuit Peripheral Present                           */
X  volatile uint32_t  PPI2C;                              
N  __I  uint32_t  RESERVED17;
X  volatile const  uint32_t  RESERVED17;
N  __IO uint32_t  PPUSB;                             /*!< Universal Serial Bus Peripheral Present                               */
X  volatile uint32_t  PPUSB;                              
N  __I  uint32_t  RESERVED18[2];
X  volatile const  uint32_t  RESERVED18[2];
N  __IO uint32_t  PPCAN;                             /*!< Controller Area Network Peripheral Present                            */
X  volatile uint32_t  PPCAN;                              
N  __IO uint32_t  PPADC;                             /*!< Analog-to-Digital Converter Peripheral Present                        */
X  volatile uint32_t  PPADC;                              
N  __IO uint32_t  PPACMP;                            /*!< Analog Comparator Peripheral Present                                  */
X  volatile uint32_t  PPACMP;                             
N  __IO uint32_t  PPPWM;                             /*!< Pulse Width Modulator Peripheral Present                              */
X  volatile uint32_t  PPPWM;                              
N  __IO uint32_t  PPQEI;                             /*!< Quadrature Encoder Interface Peripheral Present                       */
X  volatile uint32_t  PPQEI;                              
N  __I  uint32_t  RESERVED19[4];
X  volatile const  uint32_t  RESERVED19[4];
N  __IO uint32_t  PPEEPROM;                          /*!< EEPROM Peripheral Present                                             */
X  volatile uint32_t  PPEEPROM;                           
N  __IO uint32_t  PPWTIMER;                          /*!< 32/64-Bit Wide General-Purpose Timer Peripheral Present               */
X  volatile uint32_t  PPWTIMER;                           
N  __I  uint32_t  RESERVED20[104];
X  volatile const  uint32_t  RESERVED20[104];
N  __IO uint32_t  SRWD;                              /*!< Watchdog Timer Software Reset                                         */
X  volatile uint32_t  SRWD;                               
N  __IO uint32_t  SRTIMER;                           /*!< 16/32-Bit General-Purpose Timer Software Reset                        */
X  volatile uint32_t  SRTIMER;                            
N  __IO uint32_t  SRGPIO;                            /*!< General-Purpose Input/Output Software Reset                           */
X  volatile uint32_t  SRGPIO;                             
N  __IO uint32_t  SRDMA;                             /*!< Micro Direct Memory Access Software Reset                             */
X  volatile uint32_t  SRDMA;                              
N  __I  uint32_t  RESERVED21;
X  volatile const  uint32_t  RESERVED21;
N  __IO uint32_t  SRHIB;                             /*!< Hibernation Software Reset                                            */
X  volatile uint32_t  SRHIB;                              
N  __IO uint32_t  SRUART;                            /*!< Universal Asynchronous Receiver/Transmitter Software Reset            */
X  volatile uint32_t  SRUART;                             
N  __IO uint32_t  SRSSI;                             /*!< Synchronous Serial Interface Software Reset                           */
X  volatile uint32_t  SRSSI;                              
N  __IO uint32_t  SRI2C;                             /*!< Inter-Integrated Circuit Software Reset                               */
X  volatile uint32_t  SRI2C;                              
N  __I  uint32_t  RESERVED22;
X  volatile const  uint32_t  RESERVED22;
N  __IO uint32_t  SRUSB;                             /*!< Universal Serial Bus Software Reset                                   */
X  volatile uint32_t  SRUSB;                              
N  __I  uint32_t  RESERVED23[2];
X  volatile const  uint32_t  RESERVED23[2];
N  __IO uint32_t  SRCAN;                             /*!< Controller Area Network Software Reset                                */
X  volatile uint32_t  SRCAN;                              
N  __IO uint32_t  SRADC;                             /*!< Analog-to-Digital Converter Software Reset                            */
X  volatile uint32_t  SRADC;                              
N  __IO uint32_t  SRACMP;                            /*!< Analog Comparator Software Reset                                      */
X  volatile uint32_t  SRACMP;                             
N  __IO uint32_t  SRPWM;                             /*!< Pulse Width Modulator Software Reset                                  */
X  volatile uint32_t  SRPWM;                              
N  __IO uint32_t  SRQEI;                             /*!< Quadrature Encoder Interface Software Reset                           */
X  volatile uint32_t  SRQEI;                              
N  __I  uint32_t  RESERVED24[4];
X  volatile const  uint32_t  RESERVED24[4];
N  __IO uint32_t  SREEPROM;                          /*!< EEPROM Software Reset                                                 */
X  volatile uint32_t  SREEPROM;                           
N  __IO uint32_t  SRWTIMER;                          /*!< 32/64-Bit Wide General-Purpose Timer Software Reset                   */
X  volatile uint32_t  SRWTIMER;                           
N  __I  uint32_t  RESERVED25[40];
X  volatile const  uint32_t  RESERVED25[40];
N  __IO uint32_t  RCGCWD;                            /*!< Watchdog Timer Run Mode Clock Gating Control                          */
X  volatile uint32_t  RCGCWD;                             
N  __IO uint32_t  RCGCTIMER;                         /*!< 16/32-Bit General-Purpose Timer Run Mode Clock Gating Control         */
X  volatile uint32_t  RCGCTIMER;                          
N  __IO uint32_t  RCGCGPIO;                          /*!< General-Purpose Input/Output Run Mode Clock Gating Control            */
X  volatile uint32_t  RCGCGPIO;                           
N  __IO uint32_t  RCGCDMA;                           /*!< Micro Direct Memory Access Run Mode Clock Gating Control              */
X  volatile uint32_t  RCGCDMA;                            
N  __I  uint32_t  RESERVED26;
X  volatile const  uint32_t  RESERVED26;
N  __IO uint32_t  RCGCHIB;                           /*!< Hibernation Run Mode Clock Gating Control                             */
X  volatile uint32_t  RCGCHIB;                            
N  __IO uint32_t  RCGCUART;                          /*!< Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating
X  volatile uint32_t  RCGCUART;                          
N                                                         Control                                                               */
N  __IO uint32_t  RCGCSSI;                           /*!< Synchronous Serial Interface Run Mode Clock Gating Control            */
X  volatile uint32_t  RCGCSSI;                            
N  __IO uint32_t  RCGCI2C;                           /*!< Inter-Integrated Circuit Run Mode Clock Gating Control                */
X  volatile uint32_t  RCGCI2C;                            
N  __I  uint32_t  RESERVED27;
X  volatile const  uint32_t  RESERVED27;
N  __IO uint32_t  RCGCUSB;                           /*!< Universal Serial Bus Run Mode Clock Gating Control                    */
X  volatile uint32_t  RCGCUSB;                            
N  __I  uint32_t  RESERVED28[2];
X  volatile const  uint32_t  RESERVED28[2];
N  __IO uint32_t  RCGCCAN;                           /*!< Controller Area Network Run Mode Clock Gating Control                 */
X  volatile uint32_t  RCGCCAN;                            
N  __IO uint32_t  RCGCADC;                           /*!< Analog-to-Digital Converter Run Mode Clock Gating Control             */
X  volatile uint32_t  RCGCADC;                            
N  __IO uint32_t  RCGCACMP;                          /*!< Analog Comparator Run Mode Clock Gating Control                       */
X  volatile uint32_t  RCGCACMP;                           
N  __IO uint32_t  RCGCPWM;                           /*!< Pulse Width Modulator Run Mode Clock Gating Control                   */
X  volatile uint32_t  RCGCPWM;                            
N  __IO uint32_t  RCGCQEI;                           /*!< Quadrature Encoder Interface Run Mode Clock Gating Control            */
X  volatile uint32_t  RCGCQEI;                            
N  __I  uint32_t  RESERVED29[4];
X  volatile const  uint32_t  RESERVED29[4];
N  __IO uint32_t  RCGCEEPROM;                        /*!< EEPROM Run Mode Clock Gating Control                                  */
X  volatile uint32_t  RCGCEEPROM;                         
N  __IO uint32_t  RCGCWTIMER;                        /*!< 32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control    */
X  volatile uint32_t  RCGCWTIMER;                         
N  __I  uint32_t  RESERVED30[40];
X  volatile const  uint32_t  RESERVED30[40];
N  __IO uint32_t  SCGCWD;                            /*!< Watchdog Timer Sleep Mode Clock Gating Control                        */
X  volatile uint32_t  SCGCWD;                             
N  __IO uint32_t  SCGCTIMER;                         /*!< 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control       */
X  volatile uint32_t  SCGCTIMER;                          
N  __IO uint32_t  SCGCGPIO;                          /*!< General-Purpose Input/Output Sleep Mode Clock Gating Control          */
X  volatile uint32_t  SCGCGPIO;                           
N  __IO uint32_t  SCGCDMA;                           /*!< Micro Direct Memory Access Sleep Mode Clock Gating Control            */
X  volatile uint32_t  SCGCDMA;                            
N  __I  uint32_t  RESERVED31;
X  volatile const  uint32_t  RESERVED31;
N  __IO uint32_t  SCGCHIB;                           /*!< Hibernation Sleep Mode Clock Gating Control                           */
X  volatile uint32_t  SCGCHIB;                            
N  __IO uint32_t  SCGCUART;                          /*!< Universal Asynchronous Receiver/Transmitter Sleep Mode Clock
X  volatile uint32_t  SCGCUART;                          
N                                                         Gating Control                                                        */
N  __IO uint32_t  SCGCSSI;                           /*!< Synchronous Serial Interface Sleep Mode Clock Gating Control          */
X  volatile uint32_t  SCGCSSI;                            
N  __IO uint32_t  SCGCI2C;                           /*!< Inter-Integrated Circuit Sleep Mode Clock Gating Control              */
X  volatile uint32_t  SCGCI2C;                            
N  __I  uint32_t  RESERVED32;
X  volatile const  uint32_t  RESERVED32;
N  __IO uint32_t  SCGCUSB;                           /*!< Universal Serial Bus Sleep Mode Clock Gating Control                  */
X  volatile uint32_t  SCGCUSB;                            
N  __I  uint32_t  RESERVED33[2];
X  volatile const  uint32_t  RESERVED33[2];
N  __IO uint32_t  SCGCCAN;                           /*!< Controller Area Network Sleep Mode Clock Gating Control               */
X  volatile uint32_t  SCGCCAN;                            
N  __IO uint32_t  SCGCADC;                           /*!< Analog-to-Digital Converter Sleep Mode Clock Gating Control           */
X  volatile uint32_t  SCGCADC;                            
N  __IO uint32_t  SCGCACMP;                          /*!< Analog Comparator Sleep Mode Clock Gating Control                     */
X  volatile uint32_t  SCGCACMP;                           
N  __IO uint32_t  SCGCPWM;                           /*!< Pulse Width Modulator Sleep Mode Clock Gating Control                 */
X  volatile uint32_t  SCGCPWM;                            
N  __IO uint32_t  SCGCQEI;                           /*!< Quadrature Encoder Interface Sleep Mode Clock Gating Control          */
X  volatile uint32_t  SCGCQEI;                            
N  __I  uint32_t  RESERVED34[4];
X  volatile const  uint32_t  RESERVED34[4];
N  __IO uint32_t  SCGCEEPROM;                        /*!< EEPROM Sleep Mode Clock Gating Control                                */
X  volatile uint32_t  SCGCEEPROM;                         
N  __IO uint32_t  SCGCWTIMER;                        /*!< 32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating
X  volatile uint32_t  SCGCWTIMER;                        
N                                                         Control                                                               */
N  __I  uint32_t  RESERVED35[40];
X  volatile const  uint32_t  RESERVED35[40];
N  __IO uint32_t  DCGCWD;                            /*!< Watchdog Timer Deep-Sleep Mode Clock Gating Control                   */
X  volatile uint32_t  DCGCWD;                             
N  __IO uint32_t  DCGCTIMER;                         /*!< 16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating
X  volatile uint32_t  DCGCTIMER;                         
N                                                         Control                                                               */
N  __IO uint32_t  DCGCGPIO;                          /*!< General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control     */
X  volatile uint32_t  DCGCGPIO;                           
N  __IO uint32_t  DCGCDMA;                           /*!< Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control       */
X  volatile uint32_t  DCGCDMA;                            
N  __I  uint32_t  RESERVED36;
X  volatile const  uint32_t  RESERVED36;
N  __IO uint32_t  DCGCHIB;                           /*!< Hibernation Deep-Sleep Mode Clock Gating Control                      */
X  volatile uint32_t  DCGCHIB;                            
N  __IO uint32_t  DCGCUART;                          /*!< Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode
X  volatile uint32_t  DCGCUART;                          
N                                                         Clock Gating Control                                                  */
N  __IO uint32_t  DCGCSSI;                           /*!< Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control     */
X  volatile uint32_t  DCGCSSI;                            
N  __IO uint32_t  DCGCI2C;                           /*!< Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control         */
X  volatile uint32_t  DCGCI2C;                            
N  __I  uint32_t  RESERVED37;
X  volatile const  uint32_t  RESERVED37;
N  __IO uint32_t  DCGCUSB;                           /*!< Universal Serial Bus Deep-Sleep Mode Clock Gating Control             */
X  volatile uint32_t  DCGCUSB;                            
N  __I  uint32_t  RESERVED38[2];
X  volatile const  uint32_t  RESERVED38[2];
N  __IO uint32_t  DCGCCAN;                           /*!< Controller Area Network Deep-Sleep Mode Clock Gating Control          */
X  volatile uint32_t  DCGCCAN;                            
N  __IO uint32_t  DCGCADC;                           /*!< Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control      */
X  volatile uint32_t  DCGCADC;                            
N  __IO uint32_t  DCGCACMP;                          /*!< Analog Comparator Deep-Sleep Mode Clock Gating Control                */
X  volatile uint32_t  DCGCACMP;                           
N  __IO uint32_t  DCGCPWM;                           /*!< Pulse Width Modulator Deep-Sleep Mode Clock Gating Control            */
X  volatile uint32_t  DCGCPWM;                            
N  __IO uint32_t  DCGCQEI;                           /*!< Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control     */
X  volatile uint32_t  DCGCQEI;                            
N  __I  uint32_t  RESERVED39[4];
X  volatile const  uint32_t  RESERVED39[4];
N  __IO uint32_t  DCGCEEPROM;                        /*!< EEPROM Deep-Sleep Mode Clock Gating Control                           */
X  volatile uint32_t  DCGCEEPROM;                         
N  __IO uint32_t  DCGCWTIMER;                        /*!< 32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating
X  volatile uint32_t  DCGCWTIMER;                        
N                                                         Control                                                               */
N  __I  uint32_t  RESERVED40[104];
X  volatile const  uint32_t  RESERVED40[104];
N  __IO uint32_t  PRWD;                              /*!< Watchdog Timer Peripheral Ready                                       */
X  volatile uint32_t  PRWD;                               
N  __IO uint32_t  PRTIMER;                           /*!< 16/32-Bit General-Purpose Timer Peripheral Ready                      */
X  volatile uint32_t  PRTIMER;                            
N  __IO uint32_t  PRGPIO;                            /*!< General-Purpose Input/Output Peripheral Ready                         */
X  volatile uint32_t  PRGPIO;                             
N  __IO uint32_t  PRDMA;                             /*!< Micro Direct Memory Access Peripheral Ready                           */
X  volatile uint32_t  PRDMA;                              
N  __I  uint32_t  RESERVED41;
X  volatile const  uint32_t  RESERVED41;
N  __IO uint32_t  PRHIB;                             /*!< Hibernation Peripheral Ready                                          */
X  volatile uint32_t  PRHIB;                              
N  __IO uint32_t  PRUART;                            /*!< Universal Asynchronous Receiver/Transmitter Peripheral Ready          */
X  volatile uint32_t  PRUART;                             
N  __IO uint32_t  PRSSI;                             /*!< Synchronous Serial Interface Peripheral Ready                         */
X  volatile uint32_t  PRSSI;                              
N  __IO uint32_t  PRI2C;                             /*!< Inter-Integrated Circuit Peripheral Ready                             */
X  volatile uint32_t  PRI2C;                              
N  __I  uint32_t  RESERVED42;
X  volatile const  uint32_t  RESERVED42;
N  __IO uint32_t  PRUSB;                             /*!< Universal Serial Bus Peripheral Ready                                 */
X  volatile uint32_t  PRUSB;                              
N  __I  uint32_t  RESERVED43[2];
X  volatile const  uint32_t  RESERVED43[2];
N  __IO uint32_t  PRCAN;                             /*!< Controller Area Network Peripheral Ready                              */
X  volatile uint32_t  PRCAN;                              
N  __IO uint32_t  PRADC;                             /*!< Analog-to-Digital Converter Peripheral Ready                          */
X  volatile uint32_t  PRADC;                              
N  __IO uint32_t  PRACMP;                            /*!< Analog Comparator Peripheral Ready                                    */
X  volatile uint32_t  PRACMP;                             
N  __IO uint32_t  PRPWM;                             /*!< Pulse Width Modulator Peripheral Ready                                */
X  volatile uint32_t  PRPWM;                              
N  __IO uint32_t  PRQEI;                             /*!< Quadrature Encoder Interface Peripheral Ready                         */
X  volatile uint32_t  PRQEI;                              
N  __I  uint32_t  RESERVED44[4];
X  volatile const  uint32_t  RESERVED44[4];
N  __IO uint32_t  PREEPROM;                          /*!< EEPROM Peripheral Ready                                               */
X  volatile uint32_t  PREEPROM;                           
N  __IO uint32_t  PRWTIMER;                          /*!< 32/64-Bit Wide General-Purpose Timer Peripheral Ready                 */
X  volatile uint32_t  PRWTIMER;                           
N} SYSCTL_Type;
N
N
N/* ================================================================================ */
N/* ================                      UDMA                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Register map for UDMA peripheral (UDMA)
N  */
N
Ntypedef struct {                                    /*!< UDMA Structure                                                        */
N  __IO uint32_t  STAT;                              /*!< DMA Status                                                            */
X  volatile uint32_t  STAT;                               
N  __O  uint32_t  CFG;                               /*!< DMA Configuration                                                     */
X  volatile  uint32_t  CFG;                                
N  __IO uint32_t  CTLBASE;                           /*!< DMA Channel Control Base Pointer                                      */
X  volatile uint32_t  CTLBASE;                            
N  __IO uint32_t  ALTBASE;                           /*!< DMA Alternate Channel Control Base Pointer                            */
X  volatile uint32_t  ALTBASE;                            
N  __IO uint32_t  WAITSTAT;                          /*!< DMA Channel Wait-on-Request Status                                    */
X  volatile uint32_t  WAITSTAT;                           
N  __O  uint32_t  SWREQ;                             /*!< DMA Channel Software Request                                          */
X  volatile  uint32_t  SWREQ;                              
N  __IO uint32_t  USEBURSTSET;                       /*!< DMA Channel Useburst Set                                              */
X  volatile uint32_t  USEBURSTSET;                        
N  __O  uint32_t  USEBURSTCLR;                       /*!< DMA Channel Useburst Clear                                            */
X  volatile  uint32_t  USEBURSTCLR;                        
N  __IO uint32_t  REQMASKSET;                        /*!< DMA Channel Request Mask Set                                          */
X  volatile uint32_t  REQMASKSET;                         
N  __O  uint32_t  REQMASKCLR;                        /*!< DMA Channel Request Mask Clear                                        */
X  volatile  uint32_t  REQMASKCLR;                         
N  __IO uint32_t  ENASET;                            /*!< DMA Channel Enable Set                                                */
X  volatile uint32_t  ENASET;                             
N  __O  uint32_t  ENACLR;                            /*!< DMA Channel Enable Clear                                              */
X  volatile  uint32_t  ENACLR;                             
N  __IO uint32_t  ALTSET;                            /*!< DMA Channel Primary Alternate Set                                     */
X  volatile uint32_t  ALTSET;                             
N  __O  uint32_t  ALTCLR;                            /*!< DMA Channel Primary Alternate Clear                                   */
X  volatile  uint32_t  ALTCLR;                             
N  __IO uint32_t  PRIOSET;                           /*!< DMA Channel Priority Set                                              */
X  volatile uint32_t  PRIOSET;                            
N  __O  uint32_t  PRIOCLR;                           /*!< DMA Channel Priority Clear                                            */
X  volatile  uint32_t  PRIOCLR;                            
N  __I  uint32_t  RESERVED[3];
X  volatile const  uint32_t  RESERVED[3];
N  __IO uint32_t  ERRCLR;                            /*!< DMA Bus Error Clear                                                   */
X  volatile uint32_t  ERRCLR;                             
N  __I  uint32_t  RESERVED1[300];
X  volatile const  uint32_t  RESERVED1[300];
N  __IO uint32_t  CHASGN;                            /*!< DMA Channel Assignment                                                */
X  volatile uint32_t  CHASGN;                             
N  __IO uint32_t  CHIS;                              /*!< DMA Channel Interrupt Status                                          */
X  volatile uint32_t  CHIS;                               
N  __I  uint32_t  RESERVED2[2];
X  volatile const  uint32_t  RESERVED2[2];
N  __IO uint32_t  CHMAP0;                            /*!< DMA Channel Map Select 0                                              */
X  volatile uint32_t  CHMAP0;                             
N  __IO uint32_t  CHMAP1;                            /*!< DMA Channel Map Select 1                                              */
X  volatile uint32_t  CHMAP1;                             
N  __IO uint32_t  CHMAP2;                            /*!< DMA Channel Map Select 2                                              */
X  volatile uint32_t  CHMAP2;                             
N  __IO uint32_t  CHMAP3;                            /*!< DMA Channel Map Select 3                                              */
X  volatile uint32_t  CHMAP3;                             
N} UDMA_Type;
N
N
N/* --------------------  End of section using anonymous unions  ------------------- */
N#if defined(__CC_ARM)
X#if 1L
N  #pragma pop
N#elif defined(__ICCARM__)
S  /* leave anonymous unions enabled */
S#elif defined(__GNUC__)
S  /* anonymous unions are enabled by default */
S#elif defined(__TMS470__)
S  /* anonymous unions are enabled by default */
S#elif defined(__TASKING__)
S  #pragma warning restore
S#else
S  #warning Not supported compiler type
N#endif
N
N
N
N
N/* ================================================================================ */
N/* ================              Peripheral memory map             ================ */
N/* ================================================================================ */
N
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1543 9 incompatible redefinition of macro "WATCHDOG0_BASE"  (declared at line 51 of "inc/hw_memmap.h")
N#define WATCHDOG0_BASE                  0x40000000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1544 9 incompatible redefinition of macro "WATCHDOG1_BASE"  (declared at line 52 of "inc/hw_memmap.h")
N#define WATCHDOG1_BASE                  0x40001000UL
N#define GPIOA_BASE                      0x40004000UL
N#define GPIOB_BASE                      0x40005000UL
N#define GPIOC_BASE                      0x40006000UL
N#define GPIOD_BASE                      0x40007000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1549 9 incompatible redefinition of macro "SSI0_BASE"  (declared at line 57 of "inc/hw_memmap.h")
N#define SSI0_BASE                       0x40008000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1550 9 incompatible redefinition of macro "SSI1_BASE"  (declared at line 58 of "inc/hw_memmap.h")
N#define SSI1_BASE                       0x40009000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1551 9 incompatible redefinition of macro "SSI2_BASE"  (declared at line 59 of "inc/hw_memmap.h")
N#define SSI2_BASE                       0x4000A000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1552 9 incompatible redefinition of macro "SSI3_BASE"  (declared at line 60 of "inc/hw_memmap.h")
N#define SSI3_BASE                       0x4000B000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1553 9 incompatible redefinition of macro "UART0_BASE"  (declared at line 61 of "inc/hw_memmap.h")
N#define UART0_BASE                      0x4000C000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1554 9 incompatible redefinition of macro "UART1_BASE"  (declared at line 62 of "inc/hw_memmap.h")
N#define UART1_BASE                      0x4000D000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1555 9 incompatible redefinition of macro "UART2_BASE"  (declared at line 63 of "inc/hw_memmap.h")
N#define UART2_BASE                      0x4000E000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1556 9 incompatible redefinition of macro "UART3_BASE"  (declared at line 64 of "inc/hw_memmap.h")
N#define UART3_BASE                      0x4000F000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1557 9 incompatible redefinition of macro "UART4_BASE"  (declared at line 65 of "inc/hw_memmap.h")
N#define UART4_BASE                      0x40010000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1558 9 incompatible redefinition of macro "UART5_BASE"  (declared at line 66 of "inc/hw_memmap.h")
N#define UART5_BASE                      0x40011000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1559 9 incompatible redefinition of macro "UART6_BASE"  (declared at line 67 of "inc/hw_memmap.h")
N#define UART6_BASE                      0x40012000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1560 9 incompatible redefinition of macro "UART7_BASE"  (declared at line 68 of "inc/hw_memmap.h")
N#define UART7_BASE                      0x40013000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1561 9 incompatible redefinition of macro "I2C0_BASE"  (declared at line 69 of "inc/hw_memmap.h")
N#define I2C0_BASE                       0x40020000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1562 9 incompatible redefinition of macro "I2C1_BASE"  (declared at line 70 of "inc/hw_memmap.h")
N#define I2C1_BASE                       0x40021000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1563 9 incompatible redefinition of macro "I2C2_BASE"  (declared at line 71 of "inc/hw_memmap.h")
N#define I2C2_BASE                       0x40022000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1564 9 incompatible redefinition of macro "I2C3_BASE"  (declared at line 72 of "inc/hw_memmap.h")
N#define I2C3_BASE                       0x40023000UL
N#define GPIOE_BASE                      0x40024000UL
N#define GPIOF_BASE                      0x40025000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1567 9 incompatible redefinition of macro "PWM0_BASE"  (declared at line 77 of "inc/hw_memmap.h")
N#define PWM0_BASE                       0x40028000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1568 9 incompatible redefinition of macro "PWM1_BASE"  (declared at line 78 of "inc/hw_memmap.h")
N#define PWM1_BASE                       0x40029000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1569 9 incompatible redefinition of macro "QEI0_BASE"  (declared at line 79 of "inc/hw_memmap.h")
N#define QEI0_BASE                       0x4002C000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1570 9 incompatible redefinition of macro "QEI1_BASE"  (declared at line 80 of "inc/hw_memmap.h")
N#define QEI1_BASE                       0x4002D000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1571 9 incompatible redefinition of macro "TIMER0_BASE"  (declared at line 81 of "inc/hw_memmap.h")
N#define TIMER0_BASE                     0x40030000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1572 9 incompatible redefinition of macro "TIMER1_BASE"  (declared at line 82 of "inc/hw_memmap.h")
N#define TIMER1_BASE                     0x40031000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1573 9 incompatible redefinition of macro "TIMER2_BASE"  (declared at line 83 of "inc/hw_memmap.h")
N#define TIMER2_BASE                     0x40032000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1574 9 incompatible redefinition of macro "TIMER3_BASE"  (declared at line 84 of "inc/hw_memmap.h")
N#define TIMER3_BASE                     0x40033000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1575 9 incompatible redefinition of macro "TIMER4_BASE"  (declared at line 85 of "inc/hw_memmap.h")
N#define TIMER4_BASE                     0x40034000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1576 9 incompatible redefinition of macro "TIMER5_BASE"  (declared at line 86 of "inc/hw_memmap.h")
N#define TIMER5_BASE                     0x40035000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1577 9 incompatible redefinition of macro "WTIMER0_BASE"  (declared at line 87 of "inc/hw_memmap.h")
N#define WTIMER0_BASE                    0x40036000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1578 9 incompatible redefinition of macro "WTIMER1_BASE"  (declared at line 88 of "inc/hw_memmap.h")
N#define WTIMER1_BASE                    0x40037000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1579 9 incompatible redefinition of macro "ADC0_BASE"  (declared at line 89 of "inc/hw_memmap.h")
N#define ADC0_BASE                       0x40038000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1580 9 incompatible redefinition of macro "ADC1_BASE"  (declared at line 90 of "inc/hw_memmap.h")
N#define ADC1_BASE                       0x40039000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1581 9 incompatible redefinition of macro "COMP_BASE"  (declared at line 91 of "inc/hw_memmap.h")
N#define COMP_BASE                       0x4003C000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1582 9 incompatible redefinition of macro "CAN0_BASE"  (declared at line 93 of "inc/hw_memmap.h")
N#define CAN0_BASE                       0x40040000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1583 9 incompatible redefinition of macro "CAN1_BASE"  (declared at line 94 of "inc/hw_memmap.h")
N#define CAN1_BASE                       0x40041000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1584 9 incompatible redefinition of macro "WTIMER2_BASE"  (declared at line 95 of "inc/hw_memmap.h")
N#define WTIMER2_BASE                    0x4004C000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1585 9 incompatible redefinition of macro "WTIMER3_BASE"  (declared at line 96 of "inc/hw_memmap.h")
N#define WTIMER3_BASE                    0x4004D000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1586 9 incompatible redefinition of macro "WTIMER4_BASE"  (declared at line 97 of "inc/hw_memmap.h")
N#define WTIMER4_BASE                    0x4004E000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1587 9 incompatible redefinition of macro "WTIMER5_BASE"  (declared at line 98 of "inc/hw_memmap.h")
N#define WTIMER5_BASE                    0x4004F000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1588 9 incompatible redefinition of macro "USB0_BASE"  (declared at line 99 of "inc/hw_memmap.h")
N#define USB0_BASE                       0x40050000UL
N#define GPIOA_AHB_BASE                  0x40058000UL
N#define GPIOB_AHB_BASE                  0x40059000UL
N#define GPIOC_AHB_BASE                  0x4005A000UL
N#define GPIOD_AHB_BASE                  0x4005B000UL
N#define GPIOE_AHB_BASE                  0x4005C000UL
N#define GPIOF_AHB_BASE                  0x4005D000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1595 9 incompatible redefinition of macro "EEPROM_BASE"  (declared at line 121 of "inc/hw_memmap.h")
N#define EEPROM_BASE                     0x400AF000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1596 9 incompatible redefinition of macro "SYSEXC_BASE"  (declared at line 133 of "inc/hw_memmap.h")
N#define SYSEXC_BASE                     0x400F9000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1597 9 incompatible redefinition of macro "HIB_BASE"  (declared at line 134 of "inc/hw_memmap.h")
N#define HIB_BASE                        0x400FC000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1598 9 incompatible redefinition of macro "FLASH_CTRL_BASE"  (declared at line 135 of "inc/hw_memmap.h")
N#define FLASH_CTRL_BASE                 0x400FD000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1599 9 incompatible redefinition of macro "SYSCTL_BASE"  (declared at line 136 of "inc/hw_memmap.h")
N#define SYSCTL_BASE                     0x400FE000UL
W "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123GH6PM.h" 1600 9 incompatible redefinition of macro "UDMA_BASE"  (declared at line 137 of "inc/hw_memmap.h")
N#define UDMA_BASE                       0x400FF000UL
N
N
N/* ================================================================================ */
N/* ================             Peripheral declaration             ================ */
N/* ================================================================================ */
N
N#define WATCHDOG0                       ((WATCHDOG0_Type          *) WATCHDOG0_BASE)
N#define WATCHDOG1                       ((WATCHDOG0_Type          *) WATCHDOG1_BASE)
N#define GPIOA                           ((GPIOA_Type              *) GPIOA_BASE)
N#define GPIOB                           ((GPIOA_Type              *) GPIOB_BASE)
N#define GPIOC                           ((GPIOA_Type              *) GPIOC_BASE)
N#define GPIOD                           ((GPIOA_Type              *) GPIOD_BASE)
N#define SSI0                            ((SSI0_Type               *) SSI0_BASE)
N#define SSI1                            ((SSI0_Type               *) SSI1_BASE)
N#define SSI2                            ((SSI0_Type               *) SSI2_BASE)
N#define SSI3                            ((SSI0_Type               *) SSI3_BASE)
N#define UART0                           ((UART0_Type              *) UART0_BASE)
N#define UART1                           ((UART0_Type              *) UART1_BASE)
N#define UART2                           ((UART0_Type              *) UART2_BASE)
N#define UART3                           ((UART0_Type              *) UART3_BASE)
N#define UART4                           ((UART0_Type              *) UART4_BASE)
N#define UART5                           ((UART0_Type              *) UART5_BASE)
N#define UART6                           ((UART0_Type              *) UART6_BASE)
N#define UART7                           ((UART0_Type              *) UART7_BASE)
N#define I2C0                            ((I2C0_Type               *) I2C0_BASE)
N#define I2C1                            ((I2C0_Type               *) I2C1_BASE)
N#define I2C2                            ((I2C0_Type               *) I2C2_BASE)
N#define I2C3                            ((I2C0_Type               *) I2C3_BASE)
N#define GPIOE                           ((GPIOA_Type              *) GPIOE_BASE)
N#define GPIOF                           ((GPIOA_Type              *) GPIOF_BASE)
N#define PWM0                            ((PWM0_Type               *) PWM0_BASE)
N#define PWM1                            ((PWM0_Type               *) PWM1_BASE)
N#define QEI0                            ((QEI0_Type               *) QEI0_BASE)
N#define QEI1                            ((QEI0_Type               *) QEI1_BASE)
N#define TIMER0                          ((TIMER0_Type             *) TIMER0_BASE)
N#define TIMER1                          ((TIMER0_Type             *) TIMER1_BASE)
N#define TIMER2                          ((TIMER0_Type             *) TIMER2_BASE)
N#define TIMER3                          ((TIMER0_Type             *) TIMER3_BASE)
N#define TIMER4                          ((TIMER0_Type             *) TIMER4_BASE)
N#define TIMER5                          ((TIMER0_Type             *) TIMER5_BASE)
N#define WTIMER0                         ((WTIMER0_Type            *) WTIMER0_BASE)
N#define WTIMER1                         ((TIMER0_Type             *) WTIMER1_BASE)
N#define ADC0                            ((ADC0_Type               *) ADC0_BASE)
N#define ADC1                            ((ADC0_Type               *) ADC1_BASE)
N#define COMP                            ((COMP_Type               *) COMP_BASE)
N#define CAN0                            ((CAN0_Type               *) CAN0_BASE)
N#define CAN1                            ((CAN0_Type               *) CAN1_BASE)
N#define WTIMER2                         ((TIMER0_Type             *) WTIMER2_BASE)
N#define WTIMER3                         ((TIMER0_Type             *) WTIMER3_BASE)
N#define WTIMER4                         ((TIMER0_Type             *) WTIMER4_BASE)
N#define WTIMER5                         ((TIMER0_Type             *) WTIMER5_BASE)
N#define USB0                            ((USB0_Type               *) USB0_BASE)
N#define GPIOA_AHB                       ((GPIOA_Type              *) GPIOA_AHB_BASE)
N#define GPIOB_AHB                       ((GPIOA_Type              *) GPIOB_AHB_BASE)
N#define GPIOC_AHB                       ((GPIOA_Type              *) GPIOC_AHB_BASE)
N#define GPIOD_AHB                       ((GPIOA_Type              *) GPIOD_AHB_BASE)
N#define GPIOE_AHB                       ((GPIOA_Type              *) GPIOE_AHB_BASE)
N#define GPIOF_AHB                       ((GPIOA_Type              *) GPIOF_AHB_BASE)
N#define EEPROM                          ((EEPROM_Type             *) EEPROM_BASE)
N#define SYSEXC                          ((SYSEXC_Type             *) SYSEXC_BASE)
N#define HIB                             ((HIB_Type                *) HIB_BASE)
N#define FLASH_CTRL                      ((FLASH_CTRL_Type         *) FLASH_CTRL_BASE)
N#define SYSCTL                          ((SYSCTL_Type             *) SYSCTL_BASE)
N#define UDMA                            ((UDMA_Type               *) UDMA_BASE)
N
N
N/** @} */ /* End of group Device_Peripheral_Registers */
N/** @} */ /* End of group TM4C123GH6PM */
N/** @} */ /* End of group Texas Instruments */
N
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif  /* TM4C123GH6PM_H */
N
L 99 "C:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123\TM4C123.h" 2
N#elif defined(TM4C123GH6PZ)
S  #include "TM4C123GH6PZ.h"
S#elif defined(TM4C1231H6PGE)
S  #include "TM4C1231H6PGE.h"
S#elif defined(TM4C1233H6PGE)
S  #include "TM4C1233H6PGE.h"
S#elif defined(TM4C1237H6PGE)
S  #include "TM4C1237H6PGE.h"
S#elif defined(TM4C123BH6PGE)
S  #include "TM4C123BH6PGE.h"
S#elif defined(TM4C123BH6ZRB)
S  #include "TM4C123BH6ZRB.h"
S#elif defined(TM4C123GH6PGE)
S  #include "TM4C123GH6PGE.h"
S#elif defined(TM4C123GH6ZRB)
S  #include "TM4C123GH6ZRB.h"
S#elif defined(TM4C123GH6ZXR)
S  #include "TM4C123GH6ZXR.h"
S#else
S#error "TM4C123.h: TM4C123 Device NOT specified"
N#endif
N
N#endif /* TM4C123_H */
L 44 "project.h" 2
N
N#include "C:\Users\mmatti\Documents\GitHub\lab\ADC_helper.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\ADC_helper.h" 1
N
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
L 1 "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include "sysctl.h"
N#include "hw_memmap.h"
C "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" 5 18 #include file "C:\Users\mmatti\Documents\GitHub\lab\gpio.h" includes itself
N#include "gpio.h"
